
MSDL_STM32G0_CRPF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012278  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a44  08012338  08012338  00022338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012d7c  08012d7c  00030578  2**0
                  CONTENTS
  4 .ARM          00000008  08012d7c  08012d7c  00022d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012d84  08012d84  00030578  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012d84  08012d84  00022d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012d88  08012d88  00022d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000578  20000000  08012d8c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00005338  20000578  08013304  00030578  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200058b0  08013304  000358b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030578  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004aaf6  00000000  00000000  000305a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000088a0  00000000  00000000  0007b096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002340  00000000  00000000  00083938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000020e0  00000000  00000000  00085c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276a2  00000000  00000000  00087d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000336cd  00000000  00000000  000af3fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4243  00000000  00000000  000e2ac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001b6d0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000838c  00000000  00000000  001b6d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000578 	.word	0x20000578
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08012310 	.word	0x08012310

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000057c 	.word	0x2000057c
 8000104:	08012310 	.word	0x08012310

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 f8ba 	bl	80005f0 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 f8b5 	bl	80005f0 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	469b      	mov	fp, r3
 800048e:	d433      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 8000490:	465a      	mov	r2, fp
 8000492:	4653      	mov	r3, sl
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83a      	bhi.n	800051a <__udivmoddi4+0xc2>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e078      	b.n	800059c <__udivmoddi4+0x144>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e075      	b.n	80005a2 <__udivmoddi4+0x14a>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e028      	b.n	8000522 <__udivmoddi4+0xca>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	2320      	movs	r3, #32
 80004fc:	1a9b      	subs	r3, r3, r2
 80004fe:	4652      	mov	r2, sl
 8000500:	40da      	lsrs	r2, r3
 8000502:	4641      	mov	r1, r8
 8000504:	0013      	movs	r3, r2
 8000506:	464a      	mov	r2, r9
 8000508:	408a      	lsls	r2, r1
 800050a:	0017      	movs	r7, r2
 800050c:	4642      	mov	r2, r8
 800050e:	431f      	orrs	r7, r3
 8000510:	4653      	mov	r3, sl
 8000512:	4093      	lsls	r3, r2
 8000514:	001e      	movs	r6, r3
 8000516:	42af      	cmp	r7, r5
 8000518:	d9c4      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051a:	2200      	movs	r2, #0
 800051c:	2300      	movs	r3, #0
 800051e:	9200      	str	r2, [sp, #0]
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	4643      	mov	r3, r8
 8000524:	2b00      	cmp	r3, #0
 8000526:	d0d9      	beq.n	80004dc <__udivmoddi4+0x84>
 8000528:	07fb      	lsls	r3, r7, #31
 800052a:	0872      	lsrs	r2, r6, #1
 800052c:	431a      	orrs	r2, r3
 800052e:	4646      	mov	r6, r8
 8000530:	087b      	lsrs	r3, r7, #1
 8000532:	e00e      	b.n	8000552 <__udivmoddi4+0xfa>
 8000534:	42ab      	cmp	r3, r5
 8000536:	d101      	bne.n	800053c <__udivmoddi4+0xe4>
 8000538:	42a2      	cmp	r2, r4
 800053a:	d80c      	bhi.n	8000556 <__udivmoddi4+0xfe>
 800053c:	1aa4      	subs	r4, r4, r2
 800053e:	419d      	sbcs	r5, r3
 8000540:	2001      	movs	r0, #1
 8000542:	1924      	adds	r4, r4, r4
 8000544:	416d      	adcs	r5, r5
 8000546:	2100      	movs	r1, #0
 8000548:	3e01      	subs	r6, #1
 800054a:	1824      	adds	r4, r4, r0
 800054c:	414d      	adcs	r5, r1
 800054e:	2e00      	cmp	r6, #0
 8000550:	d006      	beq.n	8000560 <__udivmoddi4+0x108>
 8000552:	42ab      	cmp	r3, r5
 8000554:	d9ee      	bls.n	8000534 <__udivmoddi4+0xdc>
 8000556:	3e01      	subs	r6, #1
 8000558:	1924      	adds	r4, r4, r4
 800055a:	416d      	adcs	r5, r5
 800055c:	2e00      	cmp	r6, #0
 800055e:	d1f8      	bne.n	8000552 <__udivmoddi4+0xfa>
 8000560:	9800      	ldr	r0, [sp, #0]
 8000562:	9901      	ldr	r1, [sp, #4]
 8000564:	465b      	mov	r3, fp
 8000566:	1900      	adds	r0, r0, r4
 8000568:	4169      	adcs	r1, r5
 800056a:	2b00      	cmp	r3, #0
 800056c:	db24      	blt.n	80005b8 <__udivmoddi4+0x160>
 800056e:	002b      	movs	r3, r5
 8000570:	465a      	mov	r2, fp
 8000572:	4644      	mov	r4, r8
 8000574:	40d3      	lsrs	r3, r2
 8000576:	002a      	movs	r2, r5
 8000578:	40e2      	lsrs	r2, r4
 800057a:	001c      	movs	r4, r3
 800057c:	465b      	mov	r3, fp
 800057e:	0015      	movs	r5, r2
 8000580:	2b00      	cmp	r3, #0
 8000582:	db2a      	blt.n	80005da <__udivmoddi4+0x182>
 8000584:	0026      	movs	r6, r4
 8000586:	409e      	lsls	r6, r3
 8000588:	0033      	movs	r3, r6
 800058a:	0026      	movs	r6, r4
 800058c:	4647      	mov	r7, r8
 800058e:	40be      	lsls	r6, r7
 8000590:	0032      	movs	r2, r6
 8000592:	1a80      	subs	r0, r0, r2
 8000594:	4199      	sbcs	r1, r3
 8000596:	9000      	str	r0, [sp, #0]
 8000598:	9101      	str	r1, [sp, #4]
 800059a:	e79f      	b.n	80004dc <__udivmoddi4+0x84>
 800059c:	42a3      	cmp	r3, r4
 800059e:	d8bc      	bhi.n	800051a <__udivmoddi4+0xc2>
 80005a0:	e783      	b.n	80004aa <__udivmoddi4+0x52>
 80005a2:	4642      	mov	r2, r8
 80005a4:	2320      	movs	r3, #32
 80005a6:	2100      	movs	r1, #0
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	2200      	movs	r2, #0
 80005ac:	9100      	str	r1, [sp, #0]
 80005ae:	9201      	str	r2, [sp, #4]
 80005b0:	2201      	movs	r2, #1
 80005b2:	40da      	lsrs	r2, r3
 80005b4:	9201      	str	r2, [sp, #4]
 80005b6:	e786      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005b8:	4642      	mov	r2, r8
 80005ba:	2320      	movs	r3, #32
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	002a      	movs	r2, r5
 80005c0:	4646      	mov	r6, r8
 80005c2:	409a      	lsls	r2, r3
 80005c4:	0023      	movs	r3, r4
 80005c6:	40f3      	lsrs	r3, r6
 80005c8:	4644      	mov	r4, r8
 80005ca:	4313      	orrs	r3, r2
 80005cc:	002a      	movs	r2, r5
 80005ce:	40e2      	lsrs	r2, r4
 80005d0:	001c      	movs	r4, r3
 80005d2:	465b      	mov	r3, fp
 80005d4:	0015      	movs	r5, r2
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	dad4      	bge.n	8000584 <__udivmoddi4+0x12c>
 80005da:	4642      	mov	r2, r8
 80005dc:	002f      	movs	r7, r5
 80005de:	2320      	movs	r3, #32
 80005e0:	0026      	movs	r6, r4
 80005e2:	4097      	lsls	r7, r2
 80005e4:	1a9b      	subs	r3, r3, r2
 80005e6:	40de      	lsrs	r6, r3
 80005e8:	003b      	movs	r3, r7
 80005ea:	4333      	orrs	r3, r6
 80005ec:	e7cd      	b.n	800058a <__udivmoddi4+0x132>
 80005ee:	46c0      	nop			; (mov r8, r8)

080005f0 <__clzdi2>:
 80005f0:	b510      	push	{r4, lr}
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d103      	bne.n	80005fe <__clzdi2+0xe>
 80005f6:	f000 f807 	bl	8000608 <__clzsi2>
 80005fa:	3020      	adds	r0, #32
 80005fc:	e002      	b.n	8000604 <__clzdi2+0x14>
 80005fe:	1c08      	adds	r0, r1, #0
 8000600:	f000 f802 	bl	8000608 <__clzsi2>
 8000604:	bd10      	pop	{r4, pc}
 8000606:	46c0      	nop			; (mov r8, r8)

08000608 <__clzsi2>:
 8000608:	211c      	movs	r1, #28
 800060a:	2301      	movs	r3, #1
 800060c:	041b      	lsls	r3, r3, #16
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0xe>
 8000612:	0c00      	lsrs	r0, r0, #16
 8000614:	3910      	subs	r1, #16
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	4298      	cmp	r0, r3
 800061a:	d301      	bcc.n	8000620 <__clzsi2+0x18>
 800061c:	0a00      	lsrs	r0, r0, #8
 800061e:	3908      	subs	r1, #8
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0x22>
 8000626:	0900      	lsrs	r0, r0, #4
 8000628:	3904      	subs	r1, #4
 800062a:	a202      	add	r2, pc, #8	; (adr r2, 8000634 <__clzsi2+0x2c>)
 800062c:	5c10      	ldrb	r0, [r2, r0]
 800062e:	1840      	adds	r0, r0, r1
 8000630:	4770      	bx	lr
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	02020304 	.word	0x02020304
 8000638:	01010101 	.word	0x01010101
	...

08000644 <CO_getUint8>:
 *
 * @param buf Memory buffer to get value from.
 *
 * @return Value
 */
static inline uint8_t CO_getUint8(const void *buf) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8000650:	210f      	movs	r1, #15
 8000652:	187b      	adds	r3, r7, r1
 8000654:	701a      	strb	r2, [r3, #0]
 8000656:	187b      	adds	r3, r7, r1
 8000658:	781b      	ldrb	r3, [r3, #0]
}
 800065a:	0018      	movs	r0, r3
 800065c:	46bd      	mov	sp, r7
 800065e:	b004      	add	sp, #16
 8000660:	bd80      	pop	{r7, pc}

08000662 <CO_setUint8>:
 * @param buf Memory buffer.
 * @param value Value to be written into buf.
 *
 * @return number of bytes written.
 */
static inline uint8_t CO_setUint8(void *buf, uint8_t value) {
 8000662:	b580      	push	{r7, lr}
 8000664:	b082      	sub	sp, #8
 8000666:	af00      	add	r7, sp, #0
 8000668:	6078      	str	r0, [r7, #4]
 800066a:	000a      	movs	r2, r1
 800066c:	1cfb      	adds	r3, r7, #3
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	1cfb      	adds	r3, r7, #3
 8000672:	781a      	ldrb	r2, [r3, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	701a      	strb	r2, [r3, #0]
 8000678:	2301      	movs	r3, #1
}
 800067a:	0018      	movs	r0, r3
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}

08000682 <CO_setUint32>:
/** Write uint16_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint16(void *buf, uint16_t value) {
    memmove(buf, &value, sizeof(value)); return sizeof(value);
}
/** Write uint32_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 8000682:	b580      	push	{r7, lr}
 8000684:	b082      	sub	sp, #8
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 800068c:	0039      	movs	r1, r7
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2204      	movs	r2, #4
 8000692:	0018      	movs	r0, r3
 8000694:	f010 ffcb 	bl	801162e <memmove>
 8000698:	2304      	movs	r3, #4
}
 800069a:	0018      	movs	r0, r3
 800069c:	46bd      	mov	sp, r7
 800069e:	b002      	add	sp, #8
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <OD_getIndex>:
 *
 * @param entry OD entry returned by @ref OD_find().
 *
 * @return OD index
 */
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 80006a2:	b580      	push	{r7, lr}
 80006a4:	b082      	sub	sp, #8
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <OD_getIndex+0x14>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	e000      	b.n	80006b8 <OD_getIndex+0x16>
 80006b6:	2300      	movs	r3, #0
}
 80006b8:	0018      	movs	r0, r3
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b002      	add	sp, #8
 80006be:	bd80      	pop	{r7, pc}

080006c0 <OD_extension_init>:
 *
 * @return "ODR_OK" on success, "ODR_IDX_NOT_EXIST" if OD object doesn't exist.
 */
static inline ODR_t OD_extension_init(OD_entry_t *entry,
                                      OD_extension_t *extension)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <OD_extension_init+0x14>
 80006d0:	2305      	movs	r3, #5
 80006d2:	e003      	b.n	80006dc <OD_extension_init+0x1c>
    entry->extension = extension;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80006da:	2300      	movs	r3, #0
}
 80006dc:	0018      	movs	r0, r3
 80006de:	46bd      	mov	sp, r7
 80006e0:	b002      	add	sp, #8
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <OD_get_u32>:
}

/** Get uint32_t variable from Object Dictionary, see @ref OD_get_value */
static inline ODR_t OD_get_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t *val, bool_t odOrig)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b086      	sub	sp, #24
 80006e8:	af02      	add	r7, sp, #8
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	607a      	str	r2, [r7, #4]
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	200b      	movs	r0, #11
 80006f2:	183b      	adds	r3, r7, r0
 80006f4:	1c0a      	adds	r2, r1, #0
 80006f6:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	183b      	adds	r3, r7, r0
 80006fc:	7819      	ldrb	r1, [r3, #0]
 80006fe:	68f8      	ldr	r0, [r7, #12]
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2304      	movs	r3, #4
 8000706:	f001 fd27 	bl	8002158 <OD_get_value>
 800070a:	0003      	movs	r3, r0
}
 800070c:	0018      	movs	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	b004      	add	sp, #16
 8000712:	bd80      	pop	{r7, pc}

08000714 <OD_read_1014_default>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1014_default(OD_stream_t *stream, void *buf,
                                  OD_size_t count, OD_size_t *countRead)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	60f8      	str	r0, [r7, #12]
 800071c:	60b9      	str	r1, [r7, #8]
 800071e:	607a      	str	r2, [r7, #4]
 8000720:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d00c      	beq.n	8000742 <OD_read_1014_default+0x2e>
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	7c5b      	ldrb	r3, [r3, #17]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d108      	bne.n	8000742 <OD_read_1014_default+0x2e>
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d005      	beq.n	8000742 <OD_read_1014_default+0x2e>
        || count < sizeof(uint32_t) || countRead == NULL
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2b03      	cmp	r3, #3
 800073a:	d902      	bls.n	8000742 <OD_read_1014_default+0x2e>
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <OD_read_1014_default+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8000742:	2309      	movs	r3, #9
 8000744:	e01d      	b.n	8000782 <OD_read_1014_default+0x6e>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	617b      	str	r3, [r7, #20]

    uint32_t COB_IDEmergency32 = em->producerEnabled ? 0 : 0x80000000;
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <OD_read_1014_default+0x44>
 8000754:	2300      	movs	r3, #0
 8000756:	e001      	b.n	800075c <OD_read_1014_default+0x48>
 8000758:	2380      	movs	r3, #128	; 0x80
 800075a:	061b      	lsls	r3, r3, #24
 800075c:	613b      	str	r3, [r7, #16]
    COB_IDEmergency32 |= CO_CAN_ID_EMERGENCY + em->nodeId;
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	2228      	movs	r2, #40	; 0x28
 8000762:	5c9b      	ldrb	r3, [r3, r2]
 8000764:	3380      	adds	r3, #128	; 0x80
 8000766:	001a      	movs	r2, r3
 8000768:	693b      	ldr	r3, [r7, #16]
 800076a:	4313      	orrs	r3, r2
 800076c:	613b      	str	r3, [r7, #16]
    CO_setUint32(buf, COB_IDEmergency32);
 800076e:	693a      	ldr	r2, [r7, #16]
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	0011      	movs	r1, r2
 8000774:	0018      	movs	r0, r3
 8000776:	f7ff ff84 	bl	8000682 <CO_setUint32>

    *countRead = sizeof(uint32_t);
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	2204      	movs	r2, #4
 800077e:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8000780:	2300      	movs	r3, #0
}
 8000782:	0018      	movs	r0, r3
 8000784:	46bd      	mov	sp, r7
 8000786:	b006      	add	sp, #24
 8000788:	bd80      	pop	{r7, pc}

0800078a <OD_read_1003>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1003(OD_stream_t *stream, void *buf,
                          OD_size_t count, OD_size_t *countRead)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	b086      	sub	sp, #24
 800078e:	af00      	add	r7, sp, #0
 8000790:	60f8      	str	r0, [r7, #12]
 8000792:	60b9      	str	r1, [r7, #8]
 8000794:	607a      	str	r2, [r7, #4]
 8000796:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d00f      	beq.n	80007be <OD_read_1003+0x34>
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d00c      	beq.n	80007be <OD_read_1003+0x34>
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d009      	beq.n	80007be <OD_read_1003+0x34>
        || (count < 4 && stream->subIndex > 0) || count < 1
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d803      	bhi.n	80007b8 <OD_read_1003+0x2e>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	7c5b      	ldrb	r3, [r3, #17]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d102      	bne.n	80007be <OD_read_1003+0x34>
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d101      	bne.n	80007c2 <OD_read_1003+0x38>
    ) {
        return ODR_DEV_INCOMPAT;
 80007be:	2309      	movs	r3, #9
 80007c0:	e058      	b.n	8000874 <OD_read_1003+0xea>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	613b      	str	r3, [r7, #16]

    if (em->fifoSize < 2) {
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	7f1b      	ldrb	r3, [r3, #28]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d801      	bhi.n	80007d4 <OD_read_1003+0x4a>
        return ODR_DEV_INCOMPAT;
 80007d0:	2309      	movs	r3, #9
 80007d2:	e04f      	b.n	8000874 <OD_read_1003+0xea>
    }
    if (stream->subIndex == 0) {
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	7c5b      	ldrb	r3, [r3, #17]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d10c      	bne.n	80007f6 <OD_read_1003+0x6c>
        CO_setUint8(buf, em->fifoCount);
 80007dc:	693b      	ldr	r3, [r7, #16]
 80007de:	2220      	movs	r2, #32
 80007e0:	5c9a      	ldrb	r2, [r3, r2]
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	0011      	movs	r1, r2
 80007e6:	0018      	movs	r0, r3
 80007e8:	f7ff ff3b 	bl	8000662 <CO_setUint8>

        *countRead = sizeof(uint8_t);
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	2201      	movs	r2, #1
 80007f0:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 80007f2:	2300      	movs	r3, #0
 80007f4:	e03e      	b.n	8000874 <OD_read_1003+0xea>
    }
    else if (stream->subIndex <= em->fifoCount) {
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	7c5a      	ldrb	r2, [r3, #17]
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	2120      	movs	r1, #32
 80007fe:	5c5b      	ldrb	r3, [r3, r1]
 8000800:	429a      	cmp	r2, r3
 8000802:	d836      	bhi.n	8000872 <OD_read_1003+0xe8>
        /* newest error is reported on subIndex 1 and is stored just behind
         * fifoWrPtr. Get correct index in FIFO buffer. */
        int16_t index = (int16_t)em->fifoWrPtr - stream->subIndex;
 8000804:	693b      	ldr	r3, [r7, #16]
 8000806:	7f5b      	ldrb	r3, [r3, #29]
 8000808:	b29a      	uxth	r2, r3
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	7c5b      	ldrb	r3, [r3, #17]
 800080e:	b29b      	uxth	r3, r3
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	b29a      	uxth	r2, r3
 8000814:	2116      	movs	r1, #22
 8000816:	187b      	adds	r3, r7, r1
 8000818:	801a      	strh	r2, [r3, #0]
        if (index < 0) {
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2200      	movs	r2, #0
 800081e:	5e9b      	ldrsh	r3, [r3, r2]
 8000820:	2b00      	cmp	r3, #0
 8000822:	da09      	bge.n	8000838 <OD_read_1003+0xae>
            index += em->fifoSize;
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	7f1b      	ldrb	r3, [r3, #28]
 8000828:	b29a      	uxth	r2, r3
 800082a:	187b      	adds	r3, r7, r1
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	18d3      	adds	r3, r2, r3
 8000830:	b29a      	uxth	r2, r3
 8000832:	187b      	adds	r3, r7, r1
 8000834:	801a      	strh	r2, [r3, #0]
 8000836:	e009      	b.n	800084c <OD_read_1003+0xc2>
        }
        else if (index >= (em->fifoSize)) {
 8000838:	2316      	movs	r3, #22
 800083a:	18fb      	adds	r3, r7, r3
 800083c:	2200      	movs	r2, #0
 800083e:	5e9b      	ldrsh	r3, [r3, r2]
 8000840:	693a      	ldr	r2, [r7, #16]
 8000842:	7f12      	ldrb	r2, [r2, #28]
 8000844:	4293      	cmp	r3, r2
 8000846:	db01      	blt.n	800084c <OD_read_1003+0xc2>
            return ODR_DEV_INCOMPAT;
 8000848:	2309      	movs	r3, #9
 800084a:	e013      	b.n	8000874 <OD_read_1003+0xea>
        }
        CO_setUint32(buf, em->fifo[index].msg);
 800084c:	693b      	ldr	r3, [r7, #16]
 800084e:	699a      	ldr	r2, [r3, #24]
 8000850:	2316      	movs	r3, #22
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	2100      	movs	r1, #0
 8000856:	5e5b      	ldrsh	r3, [r3, r1]
 8000858:	00db      	lsls	r3, r3, #3
 800085a:	18d3      	adds	r3, r2, r3
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	0011      	movs	r1, r2
 8000862:	0018      	movs	r0, r3
 8000864:	f7ff ff0d 	bl	8000682 <CO_setUint32>

        *countRead = sizeof(uint32_t);
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	2204      	movs	r2, #4
 800086c:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 800086e:	2300      	movs	r3, #0
 8000870:	e000      	b.n	8000874 <OD_read_1003+0xea>
    }
    else {
        return ODR_NO_DATA;
 8000872:	2319      	movs	r3, #25
    }
}
 8000874:	0018      	movs	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	b006      	add	sp, #24
 800087a:	bd80      	pop	{r7, pc}

0800087c <OD_write_1003>:

static ODR_t OD_write_1003(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
 8000888:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL || count != 1
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d00c      	beq.n	80008aa <OD_write_1003+0x2e>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	7c5b      	ldrb	r3, [r3, #17]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d108      	bne.n	80008aa <OD_write_1003+0x2e>
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d005      	beq.n	80008aa <OD_write_1003+0x2e>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d102      	bne.n	80008aa <OD_write_1003+0x2e>
        || countWritten == NULL)
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d101      	bne.n	80008ae <OD_write_1003+0x32>
    {
        return ODR_DEV_INCOMPAT;
 80008aa:	2309      	movs	r3, #9
 80008ac:	e012      	b.n	80008d4 <OD_write_1003+0x58>
    }

    if (CO_getUint8(buf) != 0) {
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	0018      	movs	r0, r3
 80008b2:	f7ff fec7 	bl	8000644 <CO_getUint8>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d001      	beq.n	80008be <OD_write_1003+0x42>
        return ODR_INVALID_VALUE;
 80008ba:	230f      	movs	r3, #15
 80008bc:	e00a      	b.n	80008d4 <OD_write_1003+0x58>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	617b      	str	r3, [r7, #20]

    /* clear error history */
    em->fifoCount = 0;
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	2220      	movs	r2, #32
 80008c8:	2100      	movs	r1, #0
 80008ca:	5499      	strb	r1, [r3, r2]

    *countWritten = sizeof(uint8_t);
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	2201      	movs	r2, #1
 80008d0:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80008d2:	2300      	movs	r3, #0
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b006      	add	sp, #24
 80008da:	bd80      	pop	{r7, pc}

080008dc <CO_EM_init>:
                            CO_CANmodule_t *CANdevRx,
                            uint16_t CANdevRxIdx,
#endif
                            const uint8_t nodeId,
                            uint32_t *errInfo)
{
 80008dc:	b5b0      	push	{r4, r5, r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af02      	add	r7, sp, #8
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	603b      	str	r3, [r7, #0]
    (void) nodeId; /* may be unused */
    CO_ReturnError_t ret = CO_ERROR_NO;
 80008ea:	2317      	movs	r3, #23
 80008ec:	18fb      	adds	r3, r7, r3
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
    ODR_t odRet;

    /* verify arguments */
    if (em == NULL || OD_1001_errReg == NULL
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d01d      	beq.n	8000934 <CO_EM_init+0x58>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d01a      	beq.n	8000934 <CO_EM_init+0x58>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
        || (fifo == NULL && fifoSize >= 2)
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d104      	bne.n	800090e <CO_EM_init+0x32>
 8000904:	2328      	movs	r3, #40	; 0x28
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d812      	bhi.n	8000934 <CO_EM_init+0x58>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
        || OD_1014_cobIdEm == NULL || CANdevTx == NULL
 800090e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000910:	2b00      	cmp	r3, #0
 8000912:	d00f      	beq.n	8000934 <CO_EM_init+0x58>
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d00c      	beq.n	8000934 <CO_EM_init+0x58>
        || nodeId < 1 || nodeId > 127
 800091a:	2238      	movs	r2, #56	; 0x38
 800091c:	18bb      	adds	r3, r7, r2
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d007      	beq.n	8000934 <CO_EM_init+0x58>
 8000924:	18bb      	adds	r3, r7, r2
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	b25b      	sxtb	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	db02      	blt.n	8000934 <CO_EM_init+0x58>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
       || OD_1003_preDefErr == NULL
 800092e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000930:	2b00      	cmp	r3, #0
 8000932:	d102      	bne.n	800093a <CO_EM_init+0x5e>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER
       || CANdevRx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000934:	2301      	movs	r3, #1
 8000936:	425b      	negs	r3, r3
 8000938:	e0c1      	b.n	8000abe <CO_EM_init+0x1e2>
    }

    /* clear the object */
    memset(em, 0, sizeof(CO_EM_t));
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	2250      	movs	r2, #80	; 0x50
 800093e:	2100      	movs	r1, #0
 8000940:	0018      	movs	r0, r3
 8000942:	f010 fe87 	bl	8011654 <memset>

    /* set object variables */
    em->CANdevTx = CANdevTx;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	68ba      	ldr	r2, [r7, #8]
 800094a:	615a      	str	r2, [r3, #20]

    /* get and verify "Error register" from Object Dictionary */
    em->errorRegister = OD_getPtr(OD_1001_errReg, 0, sizeof(uint8_t), NULL);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	2300      	movs	r3, #0
 8000950:	2201      	movs	r2, #1
 8000952:	2100      	movs	r1, #0
 8000954:	f001 fc78 	bl	8002248 <OD_getPtr>
 8000958:	0002      	movs	r2, r0
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	60da      	str	r2, [r3, #12]
    if (em->errorRegister == NULL) {
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	68db      	ldr	r3, [r3, #12]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d10d      	bne.n	8000982 <CO_EM_init+0xa6>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1001_errReg);
 8000966:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000968:	2b00      	cmp	r3, #0
 800096a:	d007      	beq.n	800097c <CO_EM_init+0xa0>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	0018      	movs	r0, r3
 8000970:	f7ff fe97 	bl	80006a2 <OD_getIndex>
 8000974:	0003      	movs	r3, r0
 8000976:	001a      	movs	r2, r3
 8000978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800097a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800097c:	230c      	movs	r3, #12
 800097e:	425b      	negs	r3, r3
 8000980:	e09d      	b.n	8000abe <CO_EM_init+0x1e2>
    }
    *em->errorRegister = 0;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	68db      	ldr	r3, [r3, #12]
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    em->fifo = fifo;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	619a      	str	r2, [r3, #24]
    em->fifoSize = fifoSize;
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	2328      	movs	r3, #40	; 0x28
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	7713      	strb	r3, [r2, #28]
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    /* get initial and verify "COB-ID EMCY" from Object Dictionary */
    uint32_t COB_IDEmergency32;
    odRet = OD_get_u32(OD_1014_cobIdEm, 0, &COB_IDEmergency32, true);
 800099a:	2516      	movs	r5, #22
 800099c:	197c      	adds	r4, r7, r5
 800099e:	2310      	movs	r3, #16
 80009a0:	18fa      	adds	r2, r7, r3
 80009a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80009a4:	2301      	movs	r3, #1
 80009a6:	2100      	movs	r1, #0
 80009a8:	f7ff fe9c 	bl	80006e4 <OD_get_u32>
 80009ac:	0003      	movs	r3, r0
 80009ae:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK || (COB_IDEmergency32 & 0x7FFFF800) != 0) {
 80009b0:	197b      	adds	r3, r7, r5
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	b25b      	sxtb	r3, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d103      	bne.n	80009c2 <CO_EM_init+0xe6>
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	4a42      	ldr	r2, [pc, #264]	; (8000ac8 <CO_EM_init+0x1ec>)
 80009be:	4013      	ands	r3, r2
 80009c0:	d013      	beq.n	80009ea <CO_EM_init+0x10e>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 80009c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d007      	beq.n	80009d8 <CO_EM_init+0xfc>
 80009c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ca:	0018      	movs	r0, r3
 80009cc:	f7ff fe69 	bl	80006a2 <OD_getIndex>
 80009d0:	0003      	movs	r3, r0
 80009d2:	001a      	movs	r2, r3
 80009d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009d6:	601a      	str	r2, [r3, #0]
         /* don't break a program, if only value of a parameter is wrong */
        if (odRet != ODR_OK)
 80009d8:	2316      	movs	r3, #22
 80009da:	18fb      	adds	r3, r7, r3
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	b25b      	sxtb	r3, r3
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d002      	beq.n	80009ea <CO_EM_init+0x10e>
            return CO_ERROR_OD_PARAMETERS;
 80009e4:	230c      	movs	r3, #12
 80009e6:	425b      	negs	r3, r3
 80009e8:	e069      	b.n	8000abe <CO_EM_init+0x1e2>
    /* if default producerCanId is used, then value of CO_CAN_ID_EMERGENCY
     * (0x80) is stored into non-volatile memory. In that case it is necessary
     * to add nodeId of this node to the stored value. */
    if (producerCanId == CO_CAN_ID_EMERGENCY) producerCanId += nodeId;
 #else
    uint16_t producerCanId = CO_CAN_ID_EMERGENCY + nodeId;
 80009ea:	2338      	movs	r3, #56	; 0x38
 80009ec:	18fb      	adds	r3, r7, r3
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b29a      	uxth	r2, r3
 80009f2:	2314      	movs	r3, #20
 80009f4:	18fb      	adds	r3, r7, r3
 80009f6:	3280      	adds	r2, #128	; 0x80
 80009f8:	801a      	strh	r2, [r3, #0]
    em->producerEnabled = (COB_IDEmergency32 & 0x80000000) == 0;
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	43db      	mvns	r3, r3
 80009fe:	0fdb      	lsrs	r3, r3, #31
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	001a      	movs	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	625a      	str	r2, [r3, #36]	; 0x24

    em->OD_1014_extension.object = em;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	631a      	str	r2, [r3, #48]	; 0x30
    em->OD_1014_extension.read = OD_read_1014_default;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	4a2e      	ldr	r2, [pc, #184]	; (8000acc <CO_EM_init+0x1f0>)
 8000a12:	635a      	str	r2, [r3, #52]	; 0x34
    em->OD_1014_extension.write = OD_writeOriginal;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4a2e      	ldr	r2, [pc, #184]	; (8000ad0 <CO_EM_init+0x1f4>)
 8000a18:	639a      	str	r2, [r3, #56]	; 0x38
    odRet = OD_extension_init(OD_1014_cobIdEm, &em->OD_1014_extension);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3330      	adds	r3, #48	; 0x30
 8000a1e:	001a      	movs	r2, r3
 8000a20:	2516      	movs	r5, #22
 8000a22:	197c      	adds	r4, r7, r5
 8000a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff fe49 	bl	80006c0 <OD_extension_init>
 8000a2e:	0003      	movs	r3, r0
 8000a30:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8000a32:	197b      	adds	r3, r7, r5
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	b25b      	sxtb	r3, r3
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d00d      	beq.n	8000a58 <CO_EM_init+0x17c>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 8000a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d007      	beq.n	8000a52 <CO_EM_init+0x176>
 8000a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a44:	0018      	movs	r0, r3
 8000a46:	f7ff fe2c 	bl	80006a2 <OD_getIndex>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	001a      	movs	r2, r3
 8000a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a50:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8000a52:	230c      	movs	r3, #12
 8000a54:	425b      	negs	r3, r3
 8000a56:	e032      	b.n	8000abe <CO_EM_init+0x1e2>
    }
 #endif

    /* configure parameters and emergency message CAN transmission */
    em->nodeId = nodeId;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2238      	movs	r2, #56	; 0x38
 8000a5c:	18ba      	adds	r2, r7, r2
 8000a5e:	2128      	movs	r1, #40	; 0x28
 8000a60:	7812      	ldrb	r2, [r2, #0]
 8000a62:	545a      	strb	r2, [r3, r1]

    em->CANtxBuff = CO_CANtxBufferInit(
 8000a64:	2314      	movs	r3, #20
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	881a      	ldrh	r2, [r3, #0]
 8000a6a:	2330      	movs	r3, #48	; 0x30
 8000a6c:	18fb      	adds	r3, r7, r3
 8000a6e:	8819      	ldrh	r1, [r3, #0]
 8000a70:	68b8      	ldr	r0, [r7, #8]
 8000a72:	2300      	movs	r3, #0
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	2308      	movs	r3, #8
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f006 fe8a 	bl	8007794 <CO_CANtxBufferInit>
 8000a80:	0002      	movs	r2, r0
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	62da      	str	r2, [r3, #44]	; 0x2c
            producerCanId,      /* CAN identifier */
            0,                  /* rtr */
            8U,                 /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (em->CANtxBuff == NULL) {
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d102      	bne.n	8000a94 <CO_EM_init+0x1b8>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	425b      	negs	r3, r3
 8000a92:	e014      	b.n	8000abe <CO_EM_init+0x1e2>
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER */


#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
    /* If OD entry available, make access to em->preDefErr */
    em->OD_1003_extension.object = em;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40
    em->OD_1003_extension.read = OD_read_1003;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ad4 <CO_EM_init+0x1f8>)
 8000a9e:	645a      	str	r2, [r3, #68]	; 0x44
    em->OD_1003_extension.write = OD_write_1003;
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <CO_EM_init+0x1fc>)
 8000aa4:	649a      	str	r2, [r3, #72]	; 0x48
    OD_extension_init(OD_1003_preDefErr, &em->OD_1003_extension);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	3340      	adds	r3, #64	; 0x40
 8000aaa:	001a      	movs	r2, r3
 8000aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000aae:	0011      	movs	r1, r2
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f7ff fe05 	bl	80006c0 <OD_extension_init>
        0,                      /* rtr */
        (void*)em,              /* object passed to receive function */
        CO_EM_receive);         /* this function will process received message*/
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER */

    return ret;
 8000ab6:	2317      	movs	r3, #23
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b25b      	sxtb	r3, r3
}
 8000abe:	0018      	movs	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b006      	add	sp, #24
 8000ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	7ffff800 	.word	0x7ffff800
 8000acc:	08000715 	.word	0x08000715
 8000ad0:	08001d29 	.word	0x08001d29
 8000ad4:	0800078b 	.word	0x0800078b
 8000ad8:	0800087d 	.word	0x0800087d

08000adc <CO_EM_process>:
/******************************************************************************/
void CO_EM_process(CO_EM_t *em,
                   bool_t NMTisPreOrOperational,
                   uint32_t timeDifference_us,
                   uint32_t *timerNext_us)
{
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b089      	sub	sp, #36	; 0x24
 8000ae0:	af02      	add	r7, sp, #8
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
 8000ae8:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    /* verify errors from driver */
    uint16_t CANerrSt = em->CANdevTx->CANerrorStatus;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	695a      	ldr	r2, [r3, #20]
 8000aee:	2014      	movs	r0, #20
 8000af0:	183b      	adds	r3, r7, r0
 8000af2:	8a52      	ldrh	r2, [r2, #18]
 8000af4:	801a      	strh	r2, [r3, #0]
    if (CANerrSt != em->CANerrorStatusOld) {
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	8a1b      	ldrh	r3, [r3, #16]
 8000afa:	183a      	adds	r2, r7, r0
 8000afc:	8812      	ldrh	r2, [r2, #0]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d100      	bne.n	8000b04 <CO_EM_process+0x28>
 8000b02:	e0af      	b.n	8000c64 <CO_EM_process+0x188>
        uint16_t CANerrStChanged = CANerrSt ^ em->CANerrorStatusOld;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	8a19      	ldrh	r1, [r3, #16]
 8000b08:	2412      	movs	r4, #18
 8000b0a:	193b      	adds	r3, r7, r4
 8000b0c:	183a      	adds	r2, r7, r0
 8000b0e:	8812      	ldrh	r2, [r2, #0]
 8000b10:	404a      	eors	r2, r1
 8000b12:	801a      	strh	r2, [r3, #0]
        em->CANerrorStatusOld = CANerrSt;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	0001      	movs	r1, r0
 8000b18:	187a      	adds	r2, r7, r1
 8000b1a:	8812      	ldrh	r2, [r2, #0]
 8000b1c:	821a      	strh	r2, [r3, #16]

        if (CANerrStChanged & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING))
 8000b1e:	193b      	adds	r3, r7, r4
 8000b20:	881a      	ldrh	r2, [r3, #0]
 8000b22:	2302      	movs	r3, #2
 8000b24:	33ff      	adds	r3, #255	; 0xff
 8000b26:	4013      	ands	r3, r2
 8000b28:	d00f      	beq.n	8000b4a <CO_EM_process+0x6e>
            CO_error(em,
                (CANerrSt & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0,
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	881a      	ldrh	r2, [r3, #0]
 8000b2e:	2302      	movs	r3, #2
 8000b30:	33ff      	adds	r3, #255	; 0xff
 8000b32:	4013      	ands	r3, r2
            CO_error(em,
 8000b34:	1e5a      	subs	r2, r3, #1
 8000b36:	4193      	sbcs	r3, r2
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	0019      	movs	r1, r3
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2300      	movs	r3, #0
 8000b44:	2201      	movs	r2, #1
 8000b46:	f000 f945 	bl	8000dd4 <CO_error>
                CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PASSIVE)
 8000b4a:	2312      	movs	r3, #18
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	881b      	ldrh	r3, [r3, #0]
 8000b50:	2202      	movs	r2, #2
 8000b52:	4013      	ands	r3, r2
 8000b54:	d010      	beq.n	8000b78 <CO_EM_process+0x9c>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PASSIVE) != 0,
 8000b56:	2314      	movs	r3, #20
 8000b58:	18fb      	adds	r3, r7, r3
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	4013      	ands	r3, r2
 8000b60:	1e5a      	subs	r2, r3, #1
 8000b62:	4193      	sbcs	r3, r2
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	0019      	movs	r1, r3
 8000b68:	4a97      	ldr	r2, [pc, #604]	; (8000dc8 <CO_EM_process+0x2ec>)
 8000b6a:	68f8      	ldr	r0, [r7, #12]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	0013      	movs	r3, r2
 8000b72:	2207      	movs	r2, #7
 8000b74:	f000 f92e 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_BUS_OFF)
 8000b78:	2312      	movs	r3, #18
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	2204      	movs	r2, #4
 8000b80:	4013      	ands	r3, r2
 8000b82:	d010      	beq.n	8000ba6 <CO_EM_process+0xca>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_BUS_OFF) != 0,
 8000b84:	2314      	movs	r3, #20
 8000b86:	18fb      	adds	r3, r7, r3
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	1e5a      	subs	r2, r3, #1
 8000b90:	4193      	sbcs	r3, r2
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	0019      	movs	r1, r3
 8000b96:	4a8d      	ldr	r2, [pc, #564]	; (8000dcc <CO_EM_process+0x2f0>)
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	0013      	movs	r3, r2
 8000ba0:	2212      	movs	r2, #18
 8000ba2:	f000 f917 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_OVERFLOW)
 8000ba6:	2312      	movs	r3, #18
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	2208      	movs	r2, #8
 8000bae:	4013      	ands	r3, r2
 8000bb0:	d010      	beq.n	8000bd4 <CO_EM_process+0xf8>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_OVERFLOW) != 0,
 8000bb2:	2314      	movs	r3, #20
 8000bb4:	18fb      	adds	r3, r7, r3
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	2208      	movs	r2, #8
 8000bba:	4013      	ands	r3, r2
 8000bbc:	1e5a      	subs	r2, r3, #1
 8000bbe:	4193      	sbcs	r3, r2
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	4a82      	ldr	r2, [pc, #520]	; (8000dd0 <CO_EM_process+0x2f4>)
 8000bc6:	68f8      	ldr	r0, [r7, #12]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	0013      	movs	r3, r2
 8000bce:	2214      	movs	r2, #20
 8000bd0:	f000 f900 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PDO_LATE)
 8000bd4:	2312      	movs	r3, #18
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	2280      	movs	r2, #128	; 0x80
 8000bdc:	4013      	ands	r3, r2
 8000bde:	d010      	beq.n	8000c02 <CO_EM_process+0x126>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PDO_LATE) != 0,
 8000be0:	2314      	movs	r3, #20
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	2280      	movs	r2, #128	; 0x80
 8000be8:	4013      	ands	r3, r2
 8000bea:	1e5a      	subs	r2, r3, #1
 8000bec:	4193      	sbcs	r3, r2
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	0019      	movs	r1, r3
 8000bf2:	2381      	movs	r3, #129	; 0x81
 8000bf4:	021b      	lsls	r3, r3, #8
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	9200      	str	r2, [sp, #0]
 8000bfc:	2215      	movs	r2, #21
 8000bfe:	f000 f8e9 	bl	8000dd4 <CO_error>
                     CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_PASSIVE)
 8000c02:	2312      	movs	r3, #18
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	881a      	ldrh	r2, [r3, #0]
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	d011      	beq.n	8000c34 <CO_EM_process+0x158>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_PASSIVE) != 0,
 8000c10:	2314      	movs	r3, #20
 8000c12:	18fb      	adds	r3, r7, r3
 8000c14:	881a      	ldrh	r2, [r3, #0]
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	1e5a      	subs	r2, r3, #1
 8000c1e:	4193      	sbcs	r3, r2
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	0019      	movs	r1, r3
 8000c24:	4a68      	ldr	r2, [pc, #416]	; (8000dc8 <CO_EM_process+0x2ec>)
 8000c26:	68f8      	ldr	r0, [r7, #12]
 8000c28:	2300      	movs	r3, #0
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	0013      	movs	r3, r2
 8000c2e:	2206      	movs	r2, #6
 8000c30:	f000 f8d0 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_RX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_OVERFLOW)
 8000c34:	2312      	movs	r3, #18
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	881a      	ldrh	r2, [r3, #0]
 8000c3a:	2380      	movs	r3, #128	; 0x80
 8000c3c:	011b      	lsls	r3, r3, #4
 8000c3e:	4013      	ands	r3, r2
 8000c40:	d010      	beq.n	8000c64 <CO_EM_process+0x188>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_OVERFLOW) != 0,
 8000c42:	2314      	movs	r3, #20
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	881a      	ldrh	r2, [r3, #0]
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	011b      	lsls	r3, r3, #4
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	1e5a      	subs	r2, r3, #1
 8000c50:	4193      	sbcs	r3, r2
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	0019      	movs	r1, r3
 8000c56:	68f8      	ldr	r0, [r7, #12]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	9300      	str	r3, [sp, #0]
 8000c5c:	2313      	movs	r3, #19
 8000c5e:	2213      	movs	r2, #19
 8000c60:	f000 f8b8 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_RXB_OVERFLOW, CO_EM_CAN_RXB_OVERFLOW, 0);
    }

    /* calculate Error register */
    uint8_t errorRegister = 0U;
 8000c64:	2117      	movs	r1, #23
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]
    if (CO_CONFIG_ERR_CONDITION_GENERIC)
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	795b      	ldrb	r3, [r3, #5]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d005      	beq.n	8000c80 <CO_EM_process+0x1a4>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	187a      	adds	r2, r7, r1
 8000c78:	7812      	ldrb	r2, [r2, #0]
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	701a      	strb	r2, [r3, #0]
#endif
#ifdef CO_CONFIG_ERR_CONDITION_TEMPERATURE
    if (CO_CONFIG_ERR_CONDITION_TEMPERATURE)
        errorRegister |= CO_ERR_REG_TEMPERATURE;
#endif
    if (CO_CONFIG_ERR_CONDITION_COMMUNICATION)
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	789b      	ldrb	r3, [r3, #2]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d103      	bne.n	8000c90 <CO_EM_process+0x1b4>
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	78db      	ldrb	r3, [r3, #3]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d006      	beq.n	8000c9e <CO_EM_process+0x1c2>
        errorRegister |= CO_ERR_REG_COMMUNICATION;
 8000c90:	2217      	movs	r2, #23
 8000c92:	18bb      	adds	r3, r7, r2
 8000c94:	18ba      	adds	r2, r7, r2
 8000c96:	7812      	ldrb	r2, [r2, #0]
 8000c98:	2110      	movs	r1, #16
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	701a      	strb	r2, [r3, #0]
#ifdef CO_CONFIG_ERR_CONDITION_DEV_PROFILE
    if (CO_CONFIG_ERR_CONDITION_DEV_PROFILE)
        errorRegister |= CO_ERR_REG_DEV_PROFILE;
#endif
    if (CO_CONFIG_ERR_CONDITION_MANUFACTURER)
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	7a1b      	ldrb	r3, [r3, #8]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d103      	bne.n	8000cae <CO_EM_process+0x1d2>
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	7a5b      	ldrb	r3, [r3, #9]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d007      	beq.n	8000cbe <CO_EM_process+0x1e2>
        errorRegister |= CO_ERR_REG_MANUFACTURER;
 8000cae:	2217      	movs	r2, #23
 8000cb0:	18bb      	adds	r3, r7, r2
 8000cb2:	18ba      	adds	r2, r7, r2
 8000cb4:	7812      	ldrb	r2, [r2, #0]
 8000cb6:	2180      	movs	r1, #128	; 0x80
 8000cb8:	4249      	negs	r1, r1
 8000cba:	430a      	orrs	r2, r1
 8000cbc:	701a      	strb	r2, [r3, #0]
    *em->errorRegister = errorRegister;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	2017      	movs	r0, #23
 8000cc4:	183a      	adds	r2, r7, r0
 8000cc6:	7812      	ldrb	r2, [r2, #0]
 8000cc8:	701a      	strb	r2, [r3, #0]

    if (!NMTisPreOrOperational) {
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d100      	bne.n	8000cd2 <CO_EM_process+0x1f6>
 8000cd0:	e073      	b.n	8000dba <CO_EM_process+0x2de>
        return;
    }

    /* post-process Emergency message in fifo buffer. */
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    if (em->fifoSize >= 2) {
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	7f1b      	ldrb	r3, [r3, #28]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d800      	bhi.n	8000cdc <CO_EM_process+0x200>
 8000cda:	e070      	b.n	8000dbe <CO_EM_process+0x2e2>
        uint8_t fifoPpPtr = em->fifoPpPtr;
 8000cdc:	2411      	movs	r4, #17
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	68fa      	ldr	r2, [r7, #12]
 8000ce2:	7f92      	ldrb	r2, [r2, #30]
 8000ce4:	701a      	strb	r2, [r3, #0]
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull
            && em->inhibitEmTimer >= em->inhibitEmTime_us
        ) {
            em->inhibitEmTimer = 0;
 #else
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull) {
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	7f5b      	ldrb	r3, [r3, #29]
 8000cea:	193a      	adds	r2, r7, r4
 8000cec:	7812      	ldrb	r2, [r2, #0]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d065      	beq.n	8000dbe <CO_EM_process+0x2e2>
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf6:	691b      	ldr	r3, [r3, #16]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d160      	bne.n	8000dbe <CO_EM_process+0x2e2>
 #endif
            /* add error register to emergency message */
            em->fifo[fifoPpPtr].msg |= (uint32_t) errorRegister << 16;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	699a      	ldr	r2, [r3, #24]
 8000d00:	193b      	adds	r3, r7, r4
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	18d3      	adds	r3, r2, r3
 8000d08:	6819      	ldr	r1, [r3, #0]
 8000d0a:	183b      	adds	r3, r7, r0
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	041a      	lsls	r2, r3, #16
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	6998      	ldr	r0, [r3, #24]
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	00db      	lsls	r3, r3, #3
 8000d1a:	18c3      	adds	r3, r0, r3
 8000d1c:	430a      	orrs	r2, r1
 8000d1e:	601a      	str	r2, [r3, #0]

            /* send emergency message */
            memcpy(em->CANtxBuff->data, &em->fifo[fifoPpPtr].msg,
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d24:	1d58      	adds	r0, r3, #5
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	699a      	ldr	r2, [r3, #24]
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	18d3      	adds	r3, r2, r3
 8000d32:	2208      	movs	r2, #8
 8000d34:	0019      	movs	r1, r3
 8000d36:	f010 fc71 	bl	801161c <memcpy>
                sizeof(em->CANtxBuff->data));
            CO_CANsend(em->CANdevTx, em->CANtxBuff);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	695a      	ldr	r2, [r3, #20]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d42:	0019      	movs	r1, r3
 8000d44:	0010      	movs	r0, r2
 8000d46:	f006 fded 	bl	8007924 <CO_CANsend>
                                   CO_SWAP_32(em->fifo[fifoPpPtr].info));
            }
 #endif

            /* increment pointer */
            em->fifoPpPtr = (++fifoPpPtr < em->fifoSize) ? fifoPpPtr : 0;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	193a      	adds	r2, r7, r4
 8000d4e:	7812      	ldrb	r2, [r2, #0]
 8000d50:	3201      	adds	r2, #1
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	7f1b      	ldrb	r3, [r3, #28]
 8000d58:	193a      	adds	r2, r7, r4
 8000d5a:	7812      	ldrb	r2, [r2, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d202      	bcs.n	8000d66 <CO_EM_process+0x28a>
 8000d60:	193b      	adds	r3, r7, r4
 8000d62:	781a      	ldrb	r2, [r3, #0]
 8000d64:	e000      	b.n	8000d68 <CO_EM_process+0x28c>
 8000d66:	2200      	movs	r2, #0
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	779a      	strb	r2, [r3, #30]

            /* verify message buffer overflow. Clear error condition if all
             * messages from fifo buffer are processed */
            if (em->fifoOverflow == 1) {
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	7fdb      	ldrb	r3, [r3, #31]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d10c      	bne.n	8000d8e <CO_EM_process+0x2b2>
                em->fifoOverflow = 2;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	2202      	movs	r2, #2
 8000d78:	77da      	strb	r2, [r3, #31]
                CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL,
 8000d7a:	2380      	movs	r3, #128	; 0x80
 8000d7c:	015b      	lsls	r3, r3, #5
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	2200      	movs	r2, #0
 8000d82:	9200      	str	r2, [sp, #0]
 8000d84:	2220      	movs	r2, #32
 8000d86:	2101      	movs	r1, #1
 8000d88:	f000 f824 	bl	8000dd4 <CO_error>
        }
        em->fifoPpPtr = fifoPpPtr;
    }
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER, #elif CO_CONFIG_EM_HISTORY */

    return;
 8000d8c:	e017      	b.n	8000dbe <CO_EM_process+0x2e2>
            else if (em->fifoOverflow == 2 && em->fifoPpPtr == em->fifoWrPtr) {
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	7fdb      	ldrb	r3, [r3, #31]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d113      	bne.n	8000dbe <CO_EM_process+0x2e2>
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	7f9a      	ldrb	r2, [r3, #30]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	7f5b      	ldrb	r3, [r3, #29]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d10d      	bne.n	8000dbe <CO_EM_process+0x2e2>
                em->fifoOverflow = 0;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2200      	movs	r2, #0
 8000da6:	77da      	strb	r2, [r3, #31]
                CO_errorReset(em, CO_EM_EMERGENCY_BUFFER_FULL, 0);
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	2300      	movs	r3, #0
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2300      	movs	r3, #0
 8000db0:	2220      	movs	r2, #32
 8000db2:	2100      	movs	r1, #0
 8000db4:	f000 f80e 	bl	8000dd4 <CO_error>
    return;
 8000db8:	e001      	b.n	8000dbe <CO_EM_process+0x2e2>
        return;
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	e000      	b.n	8000dc0 <CO_EM_process+0x2e4>
    return;
 8000dbe:	46c0      	nop			; (mov r8, r8)
}
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	b007      	add	sp, #28
 8000dc4:	bd90      	pop	{r4, r7, pc}
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	00008120 	.word	0x00008120
 8000dcc:	00008140 	.word	0x00008140
 8000dd0:	00008110 	.word	0x00008110

08000dd4 <CO_error>:


/******************************************************************************/
void CO_error(CO_EM_t *em, bool_t setError, const uint8_t errorBit,
              uint16_t errorCode, uint32_t infoCode)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08c      	sub	sp, #48	; 0x30
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	0019      	movs	r1, r3
 8000de0:	1dfb      	adds	r3, r7, #7
 8000de2:	701a      	strb	r2, [r3, #0]
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	1c0a      	adds	r2, r1, #0
 8000de8:	801a      	strh	r2, [r3, #0]
    if (em == NULL) return;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d100      	bne.n	8000df2 <CO_error+0x1e>
 8000df0:	e0be      	b.n	8000f70 <CO_error+0x19c>

    uint8_t index = errorBit >> 3;
 8000df2:	212f      	movs	r1, #47	; 0x2f
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	1dfa      	adds	r2, r7, #7
 8000df8:	7812      	ldrb	r2, [r2, #0]
 8000dfa:	08d2      	lsrs	r2, r2, #3
 8000dfc:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2207      	movs	r2, #7
 8000e04:	4013      	ands	r3, r2
 8000e06:	2201      	movs	r2, #1
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	202e      	movs	r0, #46	; 0x2e
 8000e0c:	183b      	adds	r3, r7, r0
 8000e0e:	701a      	strb	r2, [r3, #0]

    /* if unsupported errorBit, change to 'CO_EM_WRONG_ERROR_REPORT' */
    if (index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)) {
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b09      	cmp	r3, #9
 8000e16:	d90c      	bls.n	8000e32 <CO_error+0x5e>
        index = CO_EM_WRONG_ERROR_REPORT >> 3;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2205      	movs	r2, #5
 8000e1c:	701a      	strb	r2, [r3, #0]
        bitmask = 1 << (CO_EM_WRONG_ERROR_REPORT & 0x7);
 8000e1e:	183b      	adds	r3, r7, r0
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
        errorCode = CO_EMC_SOFTWARE_INTERNAL;
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	22c2      	movs	r2, #194	; 0xc2
 8000e28:	01d2      	lsls	r2, r2, #7
 8000e2a:	801a      	strh	r2, [r3, #0]
        infoCode = errorBit;
 8000e2c:	1dfb      	adds	r3, r7, #7
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    uint8_t *errorStatusBits = &em->errorStatusBits[index];
 8000e32:	232f      	movs	r3, #47	; 0x2f
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	18d3      	adds	r3, r2, r3
 8000e3c:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t errorStatusBitMasked = *errorStatusBits & bitmask;
 8000e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	2027      	movs	r0, #39	; 0x27
 8000e44:	183b      	adds	r3, r7, r0
 8000e46:	212e      	movs	r1, #46	; 0x2e
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	7809      	ldrb	r1, [r1, #0]
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	701a      	strb	r2, [r3, #0]

    /* If error is already set (or unset), return without further actions,
     * otherwise toggle bit and continue with error indication. */
    if (setError) {
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d004      	beq.n	8000e60 <CO_error+0x8c>
        if (errorStatusBitMasked != 0) {
 8000e56:	183b      	adds	r3, r7, r0
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d009      	beq.n	8000e72 <CO_error+0x9e>
            return;
 8000e5e:	e08a      	b.n	8000f76 <CO_error+0x1a2>
        }
    }
    else {
        if (errorStatusBitMasked == 0) {
 8000e60:	2327      	movs	r3, #39	; 0x27
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d100      	bne.n	8000e6c <CO_error+0x98>
 8000e6a:	e083      	b.n	8000f74 <CO_error+0x1a0>
            return;
        }
        errorCode = CO_EMC_NO_ERROR;
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	2200      	movs	r2, #0
 8000e70:	801a      	strh	r2, [r3, #0]
    }

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    /* prepare emergency message. Error register will be added in post-process*/
    uint32_t errMsg = (uint32_t)errorBit << 24 | CO_SWAP_16(errorCode);
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	061a      	lsls	r2, r3, #24
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    uint32_t infoCodeSwapped = CO_SWAP_32(infoCode);
 8000e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e82:	61fb      	str	r3, [r7, #28]
 #endif
#endif

    /* safely write data, and increment pointers */
    CO_LOCK_EMCY(em->CANdevTx);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	695b      	ldr	r3, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e88:	f3ef 8210 	mrs	r2, PRIMASK
 8000e8c:	617a      	str	r2, [r7, #20]
  return(result);
 8000e8e:	697a      	ldr	r2, [r7, #20]
 8000e90:	631a      	str	r2, [r3, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8000e92:	b672      	cpsid	i
}
 8000e94:	46c0      	nop			; (mov r8, r8)
    if (setError) *errorStatusBits |= bitmask;
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d009      	beq.n	8000eb0 <CO_error+0xdc>
 8000e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e9e:	781a      	ldrb	r2, [r3, #0]
 8000ea0:	232e      	movs	r3, #46	; 0x2e
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	b2da      	uxtb	r2, r3
 8000eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eac:	701a      	strb	r2, [r3, #0]
 8000eae:	e00d      	b.n	8000ecc <CO_error+0xf8>
    else          *errorStatusBits &= ~bitmask;
 8000eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	b25b      	sxtb	r3, r3
 8000eb6:	222e      	movs	r2, #46	; 0x2e
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	7812      	ldrb	r2, [r2, #0]
 8000ebc:	b252      	sxtb	r2, r2
 8000ebe:	43d2      	mvns	r2, r2
 8000ec0:	b252      	sxtb	r2, r2
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	b25b      	sxtb	r3, r3
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eca:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    if (em->fifoSize >= 2) {
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	7f1b      	ldrb	r3, [r3, #28]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d945      	bls.n	8000f60 <CO_error+0x18c>
        uint8_t fifoWrPtr = em->fifoWrPtr;
 8000ed4:	201b      	movs	r0, #27
 8000ed6:	183b      	adds	r3, r7, r0
 8000ed8:	68fa      	ldr	r2, [r7, #12]
 8000eda:	7f52      	ldrb	r2, [r2, #29]
 8000edc:	701a      	strb	r2, [r3, #0]
        uint8_t fifoWrPtrNext = fifoWrPtr + 1;
 8000ede:	212d      	movs	r1, #45	; 0x2d
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	183a      	adds	r2, r7, r0
 8000ee4:	7812      	ldrb	r2, [r2, #0]
 8000ee6:	3201      	adds	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
        if (fifoWrPtrNext >= em->fifoSize) {
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	7f1b      	ldrb	r3, [r3, #28]
 8000eee:	187a      	adds	r2, r7, r1
 8000ef0:	7812      	ldrb	r2, [r2, #0]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d302      	bcc.n	8000efc <CO_error+0x128>
            fifoWrPtrNext = 0;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
        }

        if (fifoWrPtrNext == em->fifoPpPtr) {
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	7f9b      	ldrb	r3, [r3, #30]
 8000f00:	222d      	movs	r2, #45	; 0x2d
 8000f02:	18ba      	adds	r2, r7, r2
 8000f04:	7812      	ldrb	r2, [r2, #0]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d103      	bne.n	8000f12 <CO_error+0x13e>
            em->fifoOverflow = 1;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	77da      	strb	r2, [r3, #31]
 8000f10:	e026      	b.n	8000f60 <CO_error+0x18c>
        }
        else {
            em->fifo[fifoWrPtr].msg = errMsg;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	699a      	ldr	r2, [r3, #24]
 8000f16:	211b      	movs	r1, #27
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	18d3      	adds	r3, r2, r3
 8000f20:	6a3a      	ldr	r2, [r7, #32]
 8000f22:	601a      	str	r2, [r3, #0]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            em->fifo[fifoWrPtr].info = infoCodeSwapped;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	699a      	ldr	r2, [r3, #24]
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	18d3      	adds	r3, r2, r3
 8000f30:	69fa      	ldr	r2, [r7, #28]
 8000f32:	605a      	str	r2, [r3, #4]
 #endif
            em->fifoWrPtr = fifoWrPtrNext;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	222d      	movs	r2, #45	; 0x2d
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	7812      	ldrb	r2, [r2, #0]
 8000f3c:	775a      	strb	r2, [r3, #29]
            if (em->fifoCount < (em->fifoSize - 1)) em->fifoCount++;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	2220      	movs	r2, #32
 8000f42:	5c9b      	ldrb	r3, [r3, r2]
 8000f44:	001a      	movs	r2, r3
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	7f1b      	ldrb	r3, [r3, #28]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	da07      	bge.n	8000f60 <CO_error+0x18c>
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2220      	movs	r2, #32
 8000f54:	5c9b      	ldrb	r3, [r3, r2]
 8000f56:	3301      	adds	r3, #1
 8000f58:	b2d9      	uxtb	r1, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	5499      	strb	r1, [r3, r2]
        }
    }
#endif /* (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY) */

    CO_UNLOCK_EMCY(em->CANdevTx);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	f383 8810 	msr	PRIMASK, r3
}
 8000f6e:	e002      	b.n	8000f76 <CO_error+0x1a2>
    if (em == NULL) return;
 8000f70:	46c0      	nop			; (mov r8, r8)
 8000f72:	e000      	b.n	8000f76 <CO_error+0x1a2>
            return;
 8000f74:	46c0      	nop			; (mov r8, r8)
    if (em->pFunctSignalPre != NULL && em->producerEnabled) {
        em->pFunctSignalPre(em->functSignalObjectPre);
    }
 #endif
#endif
}
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b00c      	add	sp, #48	; 0x30
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	230c      	movs	r3, #12
 8000f88:	18fb      	adds	r3, r7, r3
 8000f8a:	2204      	movs	r2, #4
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f010 fb4e 	bl	801162e <memmove>
 8000f92:	68fb      	ldr	r3, [r7, #12]
}
 8000f94:	0018      	movs	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b004      	add	sp, #16
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <OD_getIndex+0x14>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	e000      	b.n	8000fb2 <OD_getIndex+0x16>
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b002      	add	sp, #8
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <OD_extension_init>:
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <OD_extension_init+0x14>
 8000fca:	2305      	movs	r3, #5
 8000fcc:	e003      	b.n	8000fd6 <OD_extension_init+0x1c>
    entry->extension = extension;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	683a      	ldr	r2, [r7, #0]
 8000fd2:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b002      	add	sp, #8
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <OD_get_u32>:
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af02      	add	r7, sp, #8
 8000fe4:	60f8      	str	r0, [r7, #12]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	603b      	str	r3, [r7, #0]
 8000fea:	200b      	movs	r0, #11
 8000fec:	183b      	adds	r3, r7, r0
 8000fee:	1c0a      	adds	r2, r1, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	183b      	adds	r3, r7, r0
 8000ff6:	7819      	ldrb	r1, [r3, #0]
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2304      	movs	r3, #4
 8001000:	f001 f8aa 	bl	8002158 <OD_get_value>
 8001004:	0003      	movs	r3, r0
}
 8001006:	0018      	movs	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	b004      	add	sp, #16
 800100c:	bd80      	pop	{r7, pc}

0800100e <CO_HBcons_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, void *msg) {
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode = object;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800101c:	2113      	movs	r1, #19
 800101e:	187b      	adds	r3, r7, r1
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	7912      	ldrb	r2, [r2, #4]
 8001024:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	3305      	adds	r3, #5
 800102a:	60fb      	str	r3, [r7, #12]

    if (DLC == 1) {
 800102c:	187b      	adds	r3, r7, r1
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d107      	bne.n	8001044 <CO_HBcons_receive+0x36>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = (CO_NMT_internalState_t)data[0];
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	b25a      	sxtb	r2, r3
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	705a      	strb	r2, [r3, #1]
        CO_FLAG_SET(HBconsNode->CANrxNew);
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2201      	movs	r2, #1
 8001042:	60da      	str	r2, [r3, #12]
        if (HBconsNode->pFunctSignalPre != NULL) {
            HBconsNode->pFunctSignalPre(HBconsNode->functSignalObjectPre);
        }
#endif
    }
}
 8001044:	46c0      	nop			; (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b006      	add	sp, #24
 800104a:	bd80      	pop	{r7, pc}

0800104c <OD_write_1016>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1016(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 800104c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800104e:	b089      	sub	sp, #36	; 0x24
 8001050:	af00      	add	r7, sp, #0
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	603b      	str	r3, [r7, #0]
    CO_HBconsumer_t *HBcons = stream->object;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	61fb      	str	r3, [r7, #28]

    if (stream == NULL || buf == NULL
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d012      	beq.n	800108c <OD_write_1016+0x40>
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00f      	beq.n	800108c <OD_write_1016+0x40>
        || stream->subIndex < 1
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	7c5b      	ldrb	r3, [r3, #17]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00b      	beq.n	800108c <OD_write_1016+0x40>
        || stream->subIndex > HBcons->numberOfMonitoredNodes
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	7c5a      	ldrb	r2, [r3, #17]
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	7a1b      	ldrb	r3, [r3, #8]
 800107c:	429a      	cmp	r2, r3
 800107e:	d805      	bhi.n	800108c <OD_write_1016+0x40>
        || count != sizeof(uint32_t) || countWritten == NULL
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b04      	cmp	r3, #4
 8001084:	d102      	bne.n	800108c <OD_write_1016+0x40>
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <OD_write_1016+0x44>
    ) {
        return ODR_DEV_INCOMPAT;
 800108c:	2309      	movs	r3, #9
 800108e:	e02c      	b.n	80010ea <OD_write_1016+0x9e>
    }

    uint32_t val = CO_getUint32(buf);
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	0018      	movs	r0, r3
 8001094:	f7ff ff72 	bl	8000f7c <CO_getUint32>
 8001098:	0003      	movs	r3, r0
 800109a:	61bb      	str	r3, [r7, #24]
    uint8_t nodeId = (val >> 16) & 0xFF;
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	0c1a      	lsrs	r2, r3, #16
 80010a0:	2017      	movs	r0, #23
 80010a2:	183b      	adds	r3, r7, r0
 80010a4:	701a      	strb	r2, [r3, #0]
    uint16_t time = val & 0xFFFF;
 80010a6:	2514      	movs	r5, #20
 80010a8:	197b      	adds	r3, r7, r5
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, stream->subIndex - 1,
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	7c5b      	ldrb	r3, [r3, #17]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	b2d9      	uxtb	r1, r3
 80010b6:	2613      	movs	r6, #19
 80010b8:	19bc      	adds	r4, r7, r6
 80010ba:	197b      	adds	r3, r7, r5
 80010bc:	881d      	ldrh	r5, [r3, #0]
 80010be:	183b      	adds	r3, r7, r0
 80010c0:	781a      	ldrb	r2, [r3, #0]
 80010c2:	69f8      	ldr	r0, [r7, #28]
 80010c4:	002b      	movs	r3, r5
 80010c6:	f000 f8ed 	bl	80012a4 <CO_HBconsumer_initEntry>
 80010ca:	0003      	movs	r3, r0
 80010cc:	7023      	strb	r3, [r4, #0]
                                                   nodeId, time);
    if (ret != CO_ERROR_NO) {
 80010ce:	19bb      	adds	r3, r7, r6
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <OD_write_1016+0x90>
        return ODR_PAR_INCOMPAT;
 80010d8:	2308      	movs	r3, #8
 80010da:	e006      	b.n	80010ea <OD_write_1016+0x9e>
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	68b9      	ldr	r1, [r7, #8]
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f000 fe20 	bl	8001d28 <OD_writeOriginal>
 80010e8:	0003      	movs	r3, r0
}
 80010ea:	0018      	movs	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b009      	add	sp, #36	; 0x24
 80010f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010f4 <CO_HBconsumer_init>:
                                    uint8_t monitoredNodesCount,
                                    OD_entry_t *OD_1016_HBcons,
                                    CO_CANmodule_t *CANdevRx,
                                    uint16_t CANdevRxIdxStart,
                                    uint32_t *errInfo)
{
 80010f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010f6:	b089      	sub	sp, #36	; 0x24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
 8001100:	001a      	movs	r2, r3
 8001102:	1cfb      	adds	r3, r7, #3
 8001104:	701a      	strb	r2, [r3, #0]
    ODR_t odRet;

    /* verify arguments */
    if (HBcons == NULL || em == NULL || monitoredNodes == NULL
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00b      	beq.n	8001124 <CO_HBconsumer_init+0x30>
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d008      	beq.n	8001124 <CO_HBconsumer_init+0x30>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d005      	beq.n	8001124 <CO_HBconsumer_init+0x30>
        || OD_1016_HBcons == NULL || CANdevRx == NULL
 8001118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <CO_HBconsumer_init+0x30>
 800111e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001120:	2b00      	cmp	r3, #0
 8001122:	d102      	bne.n	800112a <CO_HBconsumer_init+0x36>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001124:	2301      	movs	r3, #1
 8001126:	425b      	negs	r3, r3
 8001128:	e0b4      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
    }

    /* Configure object variables */
    memset(HBcons, 0, sizeof(CO_HBconsumer_t));
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2230      	movs	r2, #48	; 0x30
 800112e:	2100      	movs	r1, #0
 8001130:	0018      	movs	r0, r3
 8001132:	f010 fa8f 	bl	8011654 <memset>
    HBcons->em = em;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	68ba      	ldr	r2, [r7, #8]
 800113a:	601a      	str	r2, [r3, #0]
    HBcons->monitoredNodes = monitoredNodes;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	605a      	str	r2, [r3, #4]
    HBcons->CANdevRx = CANdevRx;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001146:	619a      	str	r2, [r3, #24]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2238      	movs	r2, #56	; 0x38
 800114c:	2108      	movs	r1, #8
 800114e:	468c      	mov	ip, r1
 8001150:	44bc      	add	ip, r7
 8001152:	4462      	add	r2, ip
 8001154:	8812      	ldrh	r2, [r2, #0]
 8001156:	839a      	strh	r2, [r3, #28]

    /* get actual number of monitored nodes */
    HBcons->numberOfMonitoredNodes =
        OD_1016_HBcons->subEntriesCount-1 < monitoredNodesCount ?
 8001158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800115a:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 800115c:	1cfa      	adds	r2, r7, #3
 800115e:	7812      	ldrb	r2, [r2, #0]
 8001160:	429a      	cmp	r2, r3
 8001162:	d304      	bcc.n	800116e <CO_HBconsumer_init+0x7a>
        OD_1016_HBcons->subEntriesCount-1 : monitoredNodesCount;
 8001164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001166:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 8001168:	3b01      	subs	r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	e001      	b.n	8001172 <CO_HBconsumer_init+0x7e>
 800116e:	1cfb      	adds	r3, r7, #3
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	7213      	strb	r3, [r2, #8]

    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001176:	231f      	movs	r3, #31
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
 800117e:	e059      	b.n	8001234 <CO_HBconsumer_init+0x140>
        uint32_t val;
        odRet = OD_get_u32(OD_1016_HBcons, i + 1, &val, true);
 8001180:	231f      	movs	r3, #31
 8001182:	18fb      	adds	r3, r7, r3
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	3301      	adds	r3, #1
 8001188:	b2d9      	uxtb	r1, r3
 800118a:	251e      	movs	r5, #30
 800118c:	197c      	adds	r4, r7, r5
 800118e:	2314      	movs	r3, #20
 8001190:	18fa      	adds	r2, r7, r3
 8001192:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001194:	2301      	movs	r3, #1
 8001196:	f7ff ff22 	bl	8000fde <OD_get_u32>
 800119a:	0003      	movs	r3, r0
 800119c:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 800119e:	197b      	adds	r3, r7, r5
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00d      	beq.n	80011c4 <CO_HBconsumer_init+0xd0>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 80011a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d007      	beq.n	80011be <CO_HBconsumer_init+0xca>
 80011ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011b0:	0018      	movs	r0, r3
 80011b2:	f7ff fef3 	bl	8000f9c <OD_getIndex>
 80011b6:	0003      	movs	r3, r0
 80011b8:	001a      	movs	r2, r3
 80011ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011bc:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 80011be:	230c      	movs	r3, #12
 80011c0:	425b      	negs	r3, r3
 80011c2:	e067      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
        }

        uint8_t nodeId = (val >> 16) & 0xFF;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	0c1a      	lsrs	r2, r3, #16
 80011c8:	211d      	movs	r1, #29
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	701a      	strb	r2, [r3, #0]
        uint16_t time = val & 0xFFFF;
 80011ce:	697a      	ldr	r2, [r7, #20]
 80011d0:	201a      	movs	r0, #26
 80011d2:	183b      	adds	r3, r7, r0
 80011d4:	801a      	strh	r2, [r3, #0]
        CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, i, nodeId, time);
 80011d6:	2619      	movs	r6, #25
 80011d8:	19bc      	adds	r4, r7, r6
 80011da:	183b      	adds	r3, r7, r0
 80011dc:	881d      	ldrh	r5, [r3, #0]
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	781a      	ldrb	r2, [r3, #0]
 80011e2:	231f      	movs	r3, #31
 80011e4:	18fb      	adds	r3, r7, r3
 80011e6:	7819      	ldrb	r1, [r3, #0]
 80011e8:	68f8      	ldr	r0, [r7, #12]
 80011ea:	002b      	movs	r3, r5
 80011ec:	f000 f85a 	bl	80012a4 <CO_HBconsumer_initEntry>
 80011f0:	0003      	movs	r3, r0
 80011f2:	7023      	strb	r3, [r4, #0]
        if (ret != CO_ERROR_NO) {
 80011f4:	19bb      	adds	r3, r7, r6
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b25b      	sxtb	r3, r3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d014      	beq.n	8001228 <CO_HBconsumer_init+0x134>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 80011fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001200:	2b00      	cmp	r3, #0
 8001202:	d007      	beq.n	8001214 <CO_HBconsumer_init+0x120>
 8001204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001206:	0018      	movs	r0, r3
 8001208:	f7ff fec8 	bl	8000f9c <OD_getIndex>
 800120c:	0003      	movs	r3, r0
 800120e:	001a      	movs	r2, r3
 8001210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001212:	601a      	str	r2, [r3, #0]
            /* don't break a program, if only value of a parameter is wrong */
            if (ret != CO_ERROR_OD_PARAMETERS)
 8001214:	2219      	movs	r2, #25
 8001216:	18bb      	adds	r3, r7, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	b25b      	sxtb	r3, r3
 800121c:	330c      	adds	r3, #12
 800121e:	d003      	beq.n	8001228 <CO_HBconsumer_init+0x134>
                return ret;
 8001220:	18bb      	adds	r3, r7, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b25b      	sxtb	r3, r3
 8001226:	e035      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001228:	211f      	movs	r1, #31
 800122a:	187b      	adds	r3, r7, r1
 800122c:	781a      	ldrb	r2, [r3, #0]
 800122e:	187b      	adds	r3, r7, r1
 8001230:	3201      	adds	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	7a1b      	ldrb	r3, [r3, #8]
 8001238:	221f      	movs	r2, #31
 800123a:	18ba      	adds	r2, r7, r2
 800123c:	7812      	ldrb	r2, [r2, #0]
 800123e:	429a      	cmp	r2, r3
 8001240:	d39e      	bcc.n	8001180 <CO_HBconsumer_init+0x8c>
        }
    }

    /* configure extension for OD */
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_FLAG_OD_DYNAMIC
    HBcons->OD_1016_extension.object = HBcons;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	621a      	str	r2, [r3, #32]
    HBcons->OD_1016_extension.read = OD_readOriginal;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4a14      	ldr	r2, [pc, #80]	; (800129c <CO_HBconsumer_init+0x1a8>)
 800124c:	625a      	str	r2, [r3, #36]	; 0x24
    HBcons->OD_1016_extension.write = OD_write_1016;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	4a13      	ldr	r2, [pc, #76]	; (80012a0 <CO_HBconsumer_init+0x1ac>)
 8001252:	629a      	str	r2, [r3, #40]	; 0x28
    odRet = OD_extension_init(OD_1016_HBcons, &HBcons->OD_1016_extension);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3320      	adds	r3, #32
 8001258:	001a      	movs	r2, r3
 800125a:	251e      	movs	r5, #30
 800125c:	197c      	adds	r4, r7, r5
 800125e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001260:	0011      	movs	r1, r2
 8001262:	0018      	movs	r0, r3
 8001264:	f7ff fea9 	bl	8000fba <OD_extension_init>
 8001268:	0003      	movs	r3, r0
 800126a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800126c:	197b      	adds	r3, r7, r5
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b25b      	sxtb	r3, r3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00d      	beq.n	8001292 <CO_HBconsumer_init+0x19e>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8001276:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001278:	2b00      	cmp	r3, #0
 800127a:	d007      	beq.n	800128c <CO_HBconsumer_init+0x198>
 800127c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800127e:	0018      	movs	r0, r3
 8001280:	f7ff fe8c 	bl	8000f9c <OD_getIndex>
 8001284:	0003      	movs	r3, r0
 8001286:	001a      	movs	r2, r3
 8001288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800128a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800128c:	230c      	movs	r3, #12
 800128e:	425b      	negs	r3, r3
 8001290:	e000      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
    }
#endif

    return CO_ERROR_NO;
 8001292:	2300      	movs	r3, #0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b009      	add	sp, #36	; 0x24
 800129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129c:	08001c6b 	.word	0x08001c6b
 80012a0:	0800104d 	.word	0x0800104d

080012a4 <CO_HBconsumer_initEntry>:
/******************************************************************************/
static CO_ReturnError_t CO_HBconsumer_initEntry(CO_HBconsumer_t *HBcons,
                                                uint8_t idx,
                                                uint8_t nodeId,
                                                uint16_t consumerTime_ms)
{
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	b08d      	sub	sp, #52	; 0x34
 80012a8:	af04      	add	r7, sp, #16
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	000c      	movs	r4, r1
 80012ae:	0010      	movs	r0, r2
 80012b0:	0019      	movs	r1, r3
 80012b2:	1cfb      	adds	r3, r7, #3
 80012b4:	1c22      	adds	r2, r4, #0
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	1cbb      	adds	r3, r7, #2
 80012ba:	1c02      	adds	r2, r0, #0
 80012bc:	701a      	strb	r2, [r3, #0]
 80012be:	003b      	movs	r3, r7
 80012c0:	1c0a      	adds	r2, r1, #0
 80012c2:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 80012c4:	231f      	movs	r3, #31
 80012c6:	18fb      	adds	r3, r7, r3
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (HBcons == NULL || idx >= HBcons->numberOfMonitoredNodes) {
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d005      	beq.n	80012de <CO_HBconsumer_initEntry+0x3a>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7a1b      	ldrb	r3, [r3, #8]
 80012d6:	1cfa      	adds	r2, r7, #3
 80012d8:	7812      	ldrb	r2, [r2, #0]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d302      	bcc.n	80012e4 <CO_HBconsumer_initEntry+0x40>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80012de:	2301      	movs	r3, #1
 80012e0:	425b      	negs	r3, r3
 80012e2:	e0a0      	b.n	8001426 <CO_HBconsumer_initEntry+0x182>
    }

    /* verify for duplicate entries */
    if(consumerTime_ms != 0 && nodeId != 0) {
 80012e4:	003b      	movs	r3, r7
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d036      	beq.n	800135a <CO_HBconsumer_initEntry+0xb6>
 80012ec:	1cbb      	adds	r3, r7, #2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d032      	beq.n	800135a <CO_HBconsumer_initEntry+0xb6>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80012f4:	231e      	movs	r3, #30
 80012f6:	18fb      	adds	r3, r7, r3
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
 80012fc:	e026      	b.n	800134c <CO_HBconsumer_initEntry+0xa8>
            CO_HBconsNode_t node = HBcons->monitoredNodes[i];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	201e      	movs	r0, #30
 8001304:	183b      	adds	r3, r7, r0
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	011b      	lsls	r3, r3, #4
 800130a:	18d2      	adds	r2, r2, r3
 800130c:	2108      	movs	r1, #8
 800130e:	187b      	adds	r3, r7, r1
 8001310:	ca70      	ldmia	r2!, {r4, r5, r6}
 8001312:	c370      	stmia	r3!, {r4, r5, r6}
 8001314:	6812      	ldr	r2, [r2, #0]
 8001316:	601a      	str	r2, [r3, #0]
            if(idx != i && node.time_us != 0 && node.nodeId == nodeId) {
 8001318:	1cfa      	adds	r2, r7, #3
 800131a:	183b      	adds	r3, r7, r0
 800131c:	7812      	ldrb	r2, [r2, #0]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	429a      	cmp	r2, r3
 8001322:	d00d      	beq.n	8001340 <CO_HBconsumer_initEntry+0x9c>
 8001324:	187b      	adds	r3, r7, r1
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d009      	beq.n	8001340 <CO_HBconsumer_initEntry+0x9c>
 800132c:	187b      	adds	r3, r7, r1
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	1cba      	adds	r2, r7, #2
 8001332:	7812      	ldrb	r2, [r2, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d103      	bne.n	8001340 <CO_HBconsumer_initEntry+0x9c>
                ret = CO_ERROR_OD_PARAMETERS;
 8001338:	231f      	movs	r3, #31
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	22f4      	movs	r2, #244	; 0xf4
 800133e:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001340:	211e      	movs	r1, #30
 8001342:	187b      	adds	r3, r7, r1
 8001344:	781a      	ldrb	r2, [r3, #0]
 8001346:	187b      	adds	r3, r7, r1
 8001348:	3201      	adds	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7a1b      	ldrb	r3, [r3, #8]
 8001350:	221e      	movs	r2, #30
 8001352:	18ba      	adds	r2, r7, r2
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d3d1      	bcc.n	80012fe <CO_HBconsumer_initEntry+0x5a>
            }
        }
    }

    /* Configure one monitored node */
    if (ret == CO_ERROR_NO) {
 800135a:	231f      	movs	r3, #31
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b25b      	sxtb	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d15b      	bne.n	800141e <CO_HBconsumer_initEntry+0x17a>
        uint16_t COB_ID;

        CO_HBconsNode_t * monitoredNode = &HBcons->monitoredNodes[idx];
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	1cfb      	adds	r3, r7, #3
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	18d3      	adds	r3, r2, r3
 8001372:	61bb      	str	r3, [r7, #24]
        monitoredNode->nodeId = nodeId;
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	1cba      	adds	r2, r7, #2
 8001378:	7812      	ldrb	r2, [r2, #0]
 800137a:	701a      	strb	r2, [r3, #0]
        monitoredNode->time_us = (int32_t)consumerTime_ms * 1000;
 800137c:	003b      	movs	r3, r7
 800137e:	881a      	ldrh	r2, [r3, #0]
 8001380:	0013      	movs	r3, r2
 8001382:	015b      	lsls	r3, r3, #5
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	189b      	adds	r3, r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	001a      	movs	r2, r3
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	609a      	str	r2, [r3, #8]
        monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	22ff      	movs	r2, #255	; 0xff
 8001396:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
        monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
        CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]

        /* is channel used */
        if (monitoredNode->nodeId != 0 && monitoredNode->time_us != 0) {
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d011      	beq.n	80013ca <CO_HBconsumer_initEntry+0x126>
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00d      	beq.n	80013ca <CO_HBconsumer_initEntry+0x126>
            COB_ID = monitoredNode->nodeId + CO_CAN_ID_HEARTBEAT;
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	231c      	movs	r3, #28
 80013b6:	18fb      	adds	r3, r7, r3
 80013b8:	21e0      	movs	r1, #224	; 0xe0
 80013ba:	00c9      	lsls	r1, r1, #3
 80013bc:	468c      	mov	ip, r1
 80013be:	4462      	add	r2, ip
 80013c0:	801a      	strh	r2, [r3, #0]
            monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	2201      	movs	r2, #1
 80013c6:	709a      	strb	r2, [r3, #2]
 80013c8:	e009      	b.n	80013de <CO_HBconsumer_initEntry+0x13a>
        }
        else {
            COB_ID = 0;
 80013ca:	231c      	movs	r3, #28
 80013cc:	18fb      	adds	r3, r7, r3
 80013ce:	2200      	movs	r2, #0
 80013d0:	801a      	strh	r2, [r3, #0]
            monitoredNode->time_us = 0;
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
            monitoredNode->HBstate = CO_HBconsumer_UNCONFIGURED;
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	2200      	movs	r2, #0
 80013dc:	709a      	strb	r2, [r3, #2]
        }

        /* configure Heartbeat consumer (or disable) CAN reception */
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6998      	ldr	r0, [r3, #24]
                                 HBcons->CANdevRxIdxStart + idx,
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	8b9a      	ldrh	r2, [r3, #28]
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 80013e6:	1cfb      	adds	r3, r7, #3
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	18d3      	adds	r3, r2, r3
 80013ee:	b299      	uxth	r1, r3
                                 COB_ID,
                                 0x7FF,
                                 0,
                                 (void*)&HBcons->monitoredNodes[idx],
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	1cfb      	adds	r3, r7, #3
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	011b      	lsls	r3, r3, #4
 80013fa:	18d3      	adds	r3, r2, r3
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 80013fc:	221f      	movs	r2, #31
 80013fe:	18bc      	adds	r4, r7, r2
 8001400:	4e0b      	ldr	r6, [pc, #44]	; (8001430 <CO_HBconsumer_initEntry+0x18c>)
 8001402:	221c      	movs	r2, #28
 8001404:	18ba      	adds	r2, r7, r2
 8001406:	8815      	ldrh	r5, [r2, #0]
 8001408:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <CO_HBconsumer_initEntry+0x190>)
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	2300      	movs	r3, #0
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	0033      	movs	r3, r6
 8001414:	002a      	movs	r2, r5
 8001416:	f006 f955 	bl	80076c4 <CO_CANrxBufferInit>
 800141a:	0003      	movs	r3, r0
 800141c:	7023      	strb	r3, [r4, #0]
                                 CO_HBcons_receive);
    }
    return ret;
 800141e:	231f      	movs	r3, #31
 8001420:	18fb      	adds	r3, r7, r3
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b25b      	sxtb	r3, r3
}
 8001426:	0018      	movs	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	b009      	add	sp, #36	; 0x24
 800142c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	000007ff 	.word	0x000007ff
 8001434:	0800100f 	.word	0x0800100f

08001438 <CO_HBconsumer_process>:
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint32_t                timeDifference_us,
        uint32_t               *timerNext_us)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	; 0x38
 800143c:	af02      	add	r7, sp, #8
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
 8001444:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    bool_t allMonitoredActiveCurrent = true;
 8001446:	2301      	movs	r3, #1
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t allMonitoredOperationalCurrent = true;
 800144a:	2301      	movs	r3, #1
 800144c:	62bb      	str	r3, [r7, #40]	; 0x28

    if (NMTisPreOrOperational && HBcons->NMTisPreOrOperationalPrev) {
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d100      	bne.n	8001456 <CO_HBconsumer_process+0x1e>
 8001454:	e07d      	b.n	8001552 <CO_HBconsumer_process+0x11a>
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d100      	bne.n	8001460 <CO_HBconsumer_process+0x28>
 800145e:	e078      	b.n	8001552 <CO_HBconsumer_process+0x11a>
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001460:	2327      	movs	r3, #39	; 0x27
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	e06b      	b.n	8001542 <CO_HBconsumer_process+0x10a>
            uint32_t timeDifference_us_copy = timeDifference_us;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	623b      	str	r3, [r7, #32]
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	2127      	movs	r1, #39	; 0x27
 8001474:	187b      	adds	r3, r7, r1
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	18d3      	adds	r3, r2, r3
 800147c:	61bb      	str	r3, [r7, #24]

            if (monitoredNode->HBstate == CO_HBconsumer_UNCONFIGURED) {
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	789b      	ldrb	r3, [r3, #2]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d056      	beq.n	8001534 <CO_HBconsumer_process+0xfc>
                /* continue, if node is not monitored */
                continue;
            }
            /* Verify if received message is heartbeat or bootup */
            if (CO_FLAG_READ(monitoredNode->CANrxNew)) {
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d022      	beq.n	80014d4 <CO_HBconsumer_process+0x9c>
                if (monitoredNode->NMTstate == CO_NMT_INITIALIZING) {
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	785b      	ldrb	r3, [r3, #1]
 8001492:	b25b      	sxtb	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	d112      	bne.n	80014be <CO_HBconsumer_process+0x86>
                        monitoredNode->pFunctSignalRemoteReset(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectRemoteReset);
                    }
#endif
                    if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	789b      	ldrb	r3, [r3, #2]
 800149c:	2b02      	cmp	r3, #2
 800149e:	d10a      	bne.n	80014b6 <CO_HBconsumer_process+0x7e>
                        CO_errorReport(HBcons->em,
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	187b      	adds	r3, r7, r1
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4a56      	ldr	r2, [pc, #344]	; (8001604 <CO_HBconsumer_process+0x1cc>)
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	0013      	movs	r3, r2
 80014ae:	221c      	movs	r2, #28
 80014b0:	2101      	movs	r1, #1
 80014b2:	f7ff fc8f 	bl	8000dd4 <CO_error>
                                       CO_EM_HB_CONSUMER_REMOTE_RESET,
                                       CO_EMC_HEARTBEAT, i);
                    }
                    monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2201      	movs	r2, #1
 80014ba:	709a      	strb	r2, [r3, #2]
 80014bc:	e007      	b.n	80014ce <CO_HBconsumer_process+0x96>
                        monitoredNode->pFunctSignalHbStarted(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectHbStarted);
                    }
#endif
                    monitoredNode->HBstate = CO_HBconsumer_ACTIVE;
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	2202      	movs	r2, #2
 80014c2:	709a      	strb	r2, [r3, #2]
                    /* reset timer */
                    monitoredNode->timeoutTimer = 0;
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	2200      	movs	r2, #0
 80014c8:	605a      	str	r2, [r3, #4]
                    timeDifference_us_copy = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	623b      	str	r3, [r7, #32]
                }
                CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
            }

            /* Verify timeout */
            if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	789b      	ldrb	r3, [r3, #2]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d11d      	bne.n	8001518 <CO_HBconsumer_process+0xe0>
                monitoredNode->timeoutTimer += timeDifference_us_copy;
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	18d2      	adds	r2, r2, r3
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	605a      	str	r2, [r3, #4]

                if (monitoredNode->timeoutTimer >= monitoredNode->time_us) {
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d311      	bcc.n	8001518 <CO_HBconsumer_process+0xe0>
                        monitoredNode->pFunctSignalTimeout(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectTimeout);
                    }
#endif
                    CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER,
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6818      	ldr	r0, [r3, #0]
 80014f8:	2327      	movs	r3, #39	; 0x27
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4a41      	ldr	r2, [pc, #260]	; (8001604 <CO_HBconsumer_process+0x1cc>)
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	0013      	movs	r3, r2
 8001504:	221b      	movs	r2, #27
 8001506:	2101      	movs	r1, #1
 8001508:	f7ff fc64 	bl	8000dd4 <CO_error>
                                   CO_EMC_HEARTBEAT, i);
                    monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	22ff      	movs	r2, #255	; 0xff
 8001510:	705a      	strb	r2, [r3, #1]
                    monitoredNode->HBstate = CO_HBconsumer_TIMEOUT;
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	2203      	movs	r2, #3
 8001516:	709a      	strb	r2, [r3, #2]
                    }
                }
#endif
            }

            if(monitoredNode->HBstate != CO_HBconsumer_ACTIVE) {
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	789b      	ldrb	r3, [r3, #2]
 800151c:	2b02      	cmp	r3, #2
 800151e:	d001      	beq.n	8001524 <CO_HBconsumer_process+0xec>
                allMonitoredActiveCurrent = false;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            if (monitoredNode->NMTstate != CO_NMT_OPERATIONAL) {
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	785b      	ldrb	r3, [r3, #1]
 8001528:	b25b      	sxtb	r3, r3
 800152a:	2b05      	cmp	r3, #5
 800152c:	d003      	beq.n	8001536 <CO_HBconsumer_process+0xfe>
                allMonitoredOperationalCurrent = false;
 800152e:	2300      	movs	r3, #0
 8001530:	62bb      	str	r3, [r7, #40]	; 0x28
 8001532:	e000      	b.n	8001536 <CO_HBconsumer_process+0xfe>
                continue;
 8001534:	46c0      	nop			; (mov r8, r8)
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001536:	2127      	movs	r1, #39	; 0x27
 8001538:	187b      	adds	r3, r7, r1
 800153a:	781a      	ldrb	r2, [r3, #0]
 800153c:	187b      	adds	r3, r7, r1
 800153e:	3201      	adds	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	7a1b      	ldrb	r3, [r3, #8]
 8001546:	2227      	movs	r2, #39	; 0x27
 8001548:	18ba      	adds	r2, r7, r2
 800154a:	7812      	ldrb	r2, [r2, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d38c      	bcc.n	800146a <CO_HBconsumer_process+0x32>
 8001550:	e031      	b.n	80015b6 <CO_HBconsumer_process+0x17e>
                monitoredNode->NMTstatePrev = monitoredNode->NMTstate;
            }
#endif
        }
    }
    else if (NMTisPreOrOperational || HBcons->NMTisPreOrOperationalPrev) {
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d103      	bne.n	8001560 <CO_HBconsumer_process+0x128>
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d02a      	beq.n	80015b6 <CO_HBconsumer_process+0x17e>
        /* (pre)operational state changed, clear variables */
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001560:	231f      	movs	r3, #31
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e01a      	b.n	80015a0 <CO_HBconsumer_process+0x168>
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	231f      	movs	r3, #31
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	18d3      	adds	r3, r2, r3
 8001578:	617b      	str	r3, [r7, #20]
            monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	22ff      	movs	r2, #255	; 0xff
 800157e:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
            monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
            CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
            if (monitoredNode->HBstate != CO_HBconsumer_UNCONFIGURED) {
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	789b      	ldrb	r3, [r3, #2]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <CO_HBconsumer_process+0x15c>
                monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2201      	movs	r2, #1
 8001592:	709a      	strb	r2, [r3, #2]
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001594:	211f      	movs	r1, #31
 8001596:	187b      	adds	r3, r7, r1
 8001598:	781a      	ldrb	r2, [r3, #0]
 800159a:	187b      	adds	r3, r7, r1
 800159c:	3201      	adds	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	7a1b      	ldrb	r3, [r3, #8]
 80015a4:	221f      	movs	r2, #31
 80015a6:	18ba      	adds	r2, r7, r2
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d3dd      	bcc.n	800156a <CO_HBconsumer_process+0x132>
            }
        }
        allMonitoredActiveCurrent = false;
 80015ae:	2300      	movs	r3, #0
 80015b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        allMonitoredOperationalCurrent = false;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Clear emergencies when all monitored nodes becomes active.
     * We only have one emergency index for all monitored nodes! */
    if (!HBcons->allMonitoredActive && allMonitoredActiveCurrent) {
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d114      	bne.n	80015e8 <CO_HBconsumer_process+0x1b0>
 80015be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d011      	beq.n	80015e8 <CO_HBconsumer_process+0x1b0>
        CO_errorReset(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, 0);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	2300      	movs	r3, #0
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2300      	movs	r3, #0
 80015ce:	221b      	movs	r2, #27
 80015d0:	2100      	movs	r1, #0
 80015d2:	f7ff fbff 	bl	8000dd4 <CO_error>
        CO_errorReset(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, 0);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	6818      	ldr	r0, [r3, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2300      	movs	r3, #0
 80015e0:	221c      	movs	r2, #28
 80015e2:	2100      	movs	r1, #0
 80015e4:	f7ff fbf6 	bl	8000dd4 <CO_error>
    }

    HBcons->allMonitoredActive = allMonitoredActiveCurrent;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ec:	60da      	str	r2, [r3, #12]
    HBcons->allMonitoredOperational = allMonitoredOperationalCurrent;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015f2:	611a      	str	r2, [r3, #16]
    HBcons->NMTisPreOrOperationalPrev = NMTisPreOrOperational;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	615a      	str	r2, [r3, #20]
}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b00c      	add	sp, #48	; 0x30
 8001600:	bd80      	pop	{r7, pc}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	00008130 	.word	0x00008130

08001608 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8001608:	b590      	push	{r4, r7, lr}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	240e      	movs	r4, #14
 8001614:	193b      	adds	r3, r7, r4
 8001616:	2202      	movs	r2, #2
 8001618:	0018      	movs	r0, r3
 800161a:	f010 f808 	bl	801162e <memmove>
 800161e:	193b      	adds	r3, r7, r4
 8001620:	881b      	ldrh	r3, [r3, #0]
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b005      	add	sp, #20
 8001628:	bd90      	pop	{r4, r7, pc}

0800162a <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <OD_getIndex+0x14>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	e000      	b.n	8001640 <OD_getIndex+0x16>
 800163e:	2300      	movs	r3, #0
}
 8001640:	0018      	movs	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	b002      	add	sp, #8
 8001646:	bd80      	pop	{r7, pc}

08001648 <OD_extension_init>:
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <OD_extension_init+0x14>
 8001658:	2305      	movs	r3, #5
 800165a:	e003      	b.n	8001664 <OD_extension_init+0x1c>
    entry->extension = extension;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	0018      	movs	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	b002      	add	sp, #8
 800166a:	bd80      	pop	{r7, pc}

0800166c <OD_get_u16>:
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af02      	add	r7, sp, #8
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	607a      	str	r2, [r7, #4]
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	200b      	movs	r0, #11
 800167a:	183b      	adds	r3, r7, r0
 800167c:	1c0a      	adds	r2, r1, #0
 800167e:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	183b      	adds	r3, r7, r0
 8001684:	7819      	ldrb	r1, [r3, #0]
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2302      	movs	r3, #2
 800168e:	f000 fd63 	bl	8002158 <OD_get_value>
 8001692:	0003      	movs	r3, r0
}
 8001694:	0018      	movs	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	b004      	add	sp, #16
 800169a:	bd80      	pop	{r7, pc}

0800169c <CO_isError>:
 * @param em Emergency object.
 * @param errorBit from @ref CO_EM_errorStatusBits_t.
 *
 * @return true if Error is present.
 */
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	000a      	movs	r2, r1
 80016a6:	1cfb      	adds	r3, r7, #3
 80016a8:	701a      	strb	r2, [r3, #0]
    uint8_t index = errorBit >> 3;
 80016aa:	210f      	movs	r1, #15
 80016ac:	187b      	adds	r3, r7, r1
 80016ae:	1cfa      	adds	r2, r7, #3
 80016b0:	7812      	ldrb	r2, [r2, #0]
 80016b2:	08d2      	lsrs	r2, r2, #3
 80016b4:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80016b6:	1cfb      	adds	r3, r7, #3
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2207      	movs	r2, #7
 80016bc:	4013      	ands	r3, r2
 80016be:	2201      	movs	r2, #1
 80016c0:	409a      	lsls	r2, r3
 80016c2:	200e      	movs	r0, #14
 80016c4:	183b      	adds	r3, r7, r0
 80016c6:	701a      	strb	r2, [r3, #0]

    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00d      	beq.n	80016ea <CO_isError+0x4e>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b09      	cmp	r3, #9
 80016d4:	d809      	bhi.n	80016ea <CO_isError+0x4e>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 80016d6:	187b      	adds	r3, r7, r1
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	5cd3      	ldrb	r3, [r2, r3]
 80016de:	183a      	adds	r2, r7, r0
 80016e0:	7812      	ldrb	r2, [r2, #0]
 80016e2:	4013      	ands	r3, r2
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <CO_isError+0x52>
 80016ea:	2301      	movs	r3, #1
 80016ec:	e000      	b.n	80016f0 <CO_isError+0x54>
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b004      	add	sp, #16
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <CO_getErrorRegister>:
 *
 * @param em Emergency object.
 *
 * @return Error register or 0 if doesn't exist.
 */
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d007      	beq.n	8001716 <CO_getErrorRegister+0x1e>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d003      	beq.n	8001716 <CO_getErrorRegister+0x1e>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	e000      	b.n	8001718 <CO_getErrorRegister+0x20>
 8001716:	2300      	movs	r3, #0
}
 8001718:	0018      	movs	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	b002      	add	sp, #8
 800171e:	bd80      	pop	{r7, pc}

08001720 <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, void *msg) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800172a:	2017      	movs	r0, #23
 800172c:	183b      	adds	r3, r7, r0
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	7912      	ldrb	r2, [r2, #4]
 8001732:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3305      	adds	r3, #5
 8001738:	613b      	str	r3, [r7, #16]
    CO_NMT_command_t command = (CO_NMT_command_t)data[0];
 800173a:	230f      	movs	r3, #15
 800173c:	18fb      	adds	r3, r7, r3
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	7812      	ldrb	r2, [r2, #0]
 8001742:	701a      	strb	r2, [r3, #0]
    uint8_t nodeId = data[1];
 8001744:	210e      	movs	r1, #14
 8001746:	187b      	adds	r3, r7, r1
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	7852      	ldrb	r2, [r2, #1]
 800174c:	701a      	strb	r2, [r3, #0]

    CO_NMT_t *NMT = (CO_NMT_t*)object;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60bb      	str	r3, [r7, #8]

    if (DLC == 2 && (nodeId == 0 || nodeId == NMT->nodeId)) {
 8001752:	183b      	adds	r3, r7, r0
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b02      	cmp	r3, #2
 8001758:	d10e      	bne.n	8001778 <CO_NMT_receive+0x58>
 800175a:	187b      	adds	r3, r7, r1
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d005      	beq.n	800176e <CO_NMT_receive+0x4e>
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	78db      	ldrb	r3, [r3, #3]
 8001766:	187a      	adds	r2, r7, r1
 8001768:	7812      	ldrb	r2, [r2, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d104      	bne.n	8001778 <CO_NMT_receive+0x58>
        NMT->internalCommand = command;
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	220f      	movs	r2, #15
 8001772:	18ba      	adds	r2, r7, r2
 8001774:	7812      	ldrb	r2, [r2, #0]
 8001776:	709a      	strb	r2, [r3, #2]
        if (NMT->pFunctSignalPre != NULL) {
            NMT->pFunctSignalPre(NMT->functSignalObjectPre);
        }
#endif
    }
}
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	b006      	add	sp, #24
 800177e:	bd80      	pop	{r7, pc}

08001780 <OD_write_1017>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1017(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00c      	beq.n	80017ae <OD_write_1017+0x2e>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	7c5b      	ldrb	r3, [r3, #17]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d108      	bne.n	80017ae <OD_write_1017+0x2e>
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <OD_write_1017+0x2e>
        || count != sizeof(uint16_t) || countWritten == NULL
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d102      	bne.n	80017ae <OD_write_1017+0x2e>
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <OD_write_1017+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 80017ae:	2309      	movs	r3, #9
 80017b0:	e01b      	b.n	80017ea <OD_write_1017+0x6a>
    }

    CO_NMT_t *NMT = (CO_NMT_t *)stream->object;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	617b      	str	r3, [r7, #20]

    /* update object, send Heartbeat immediately */
    NMT->HBproducerTime_us = (uint32_t)CO_getUint16(buf) * 1000;
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	0018      	movs	r0, r3
 80017bc:	f7ff ff24 	bl	8001608 <CO_getUint16>
 80017c0:	0003      	movs	r3, r0
 80017c2:	001a      	movs	r2, r3
 80017c4:	0013      	movs	r3, r2
 80017c6:	015b      	lsls	r3, r3, #5
 80017c8:	1a9b      	subs	r3, r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	189b      	adds	r3, r3, r2
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	001a      	movs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	609a      	str	r2, [r3, #8]
    NMT->HBproducerTimer = 0;
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	2200      	movs	r2, #0
 80017da:	60da      	str	r2, [r3, #12]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f000 faa0 	bl	8001d28 <OD_writeOriginal>
 80017e8:	0003      	movs	r3, r0
}
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b006      	add	sp, #24
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <CO_NMT_init>:
#endif
                             CO_CANmodule_t *HB_CANdevTx,
                             uint16_t HB_txIdx,
                             uint16_t CANidTxHB,
                             uint32_t *errInfo)
{
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	b08b      	sub	sp, #44	; 0x2c
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
 8001800:	001a      	movs	r2, r3
 8001802:	1cfb      	adds	r3, r7, #3
 8001804:	701a      	strb	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001806:	2317      	movs	r3, #23
 8001808:	18fb      	adds	r3, r7, r3
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (NMT == NULL || OD_1017_ProducerHbTime == NULL || em == NULL
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00b      	beq.n	800182c <CO_NMT_init+0x38>
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d008      	beq.n	800182c <CO_NMT_init+0x38>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d005      	beq.n	800182c <CO_NMT_init+0x38>
        || NMT_CANdevRx == NULL || HB_CANdevTx == NULL
 8001820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <CO_NMT_init+0x38>
 8001826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001828:	2b00      	cmp	r3, #0
 800182a:	d102      	bne.n	8001832 <CO_NMT_init+0x3e>
#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_MASTER
        || NMT_CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800182c:	2301      	movs	r3, #1
 800182e:	425b      	negs	r3, r3
 8001830:	e0cf      	b.n	80019d2 <CO_NMT_init+0x1de>
    }

    /* clear the object */
    memset(NMT, 0, sizeof(CO_NMT_t));
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2230      	movs	r2, #48	; 0x30
 8001836:	2100      	movs	r1, #0
 8001838:	0018      	movs	r0, r3
 800183a:	f00f ff0b 	bl	8011654 <memset>

    /* Configure object variables */
    NMT->operatingState = CO_NMT_INITIALIZING;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
    NMT->operatingStatePrev = CO_NMT_INITIALIZING;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2200      	movs	r2, #0
 8001848:	705a      	strb	r2, [r3, #1]
    NMT->nodeId = nodeId;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1cfa      	adds	r2, r7, #3
 800184e:	7812      	ldrb	r2, [r2, #0]
 8001850:	70da      	strb	r2, [r3, #3]
    NMT->NMTcontrol = NMTcontrol;
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	2328      	movs	r3, #40	; 0x28
 8001856:	2108      	movs	r1, #8
 8001858:	468c      	mov	ip, r1
 800185a:	44bc      	add	ip, r7
 800185c:	4463      	add	r3, ip
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	8093      	strh	r3, [r2, #4]
    NMT->em = em;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	621a      	str	r2, [r3, #32]
    NMT->HBproducerTimer = (int32_t)firstHBTime_ms * 1000;
 8001868:	232c      	movs	r3, #44	; 0x2c
 800186a:	2208      	movs	r2, #8
 800186c:	4694      	mov	ip, r2
 800186e:	44bc      	add	ip, r7
 8001870:	4463      	add	r3, ip
 8001872:	881a      	ldrh	r2, [r3, #0]
 8001874:	0013      	movs	r3, r2
 8001876:	015b      	lsls	r3, r3, #5
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	189b      	adds	r3, r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	001a      	movs	r2, r3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	60da      	str	r2, [r3, #12]

    /* get and verify required "Producer heartbeat time" from Object Dict. */
    uint16_t HBprodTime_ms;
    ODR_t odRet = OD_get_u16(OD_1017_ProducerHbTime, 0, &HBprodTime_ms, true);
 8001886:	2516      	movs	r5, #22
 8001888:	197c      	adds	r4, r7, r5
 800188a:	2314      	movs	r3, #20
 800188c:	18fa      	adds	r2, r7, r3
 800188e:	68b8      	ldr	r0, [r7, #8]
 8001890:	2301      	movs	r3, #1
 8001892:	2100      	movs	r1, #0
 8001894:	f7ff feea 	bl	800166c <OD_get_u16>
 8001898:	0003      	movs	r3, r0
 800189a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800189c:	197b      	adds	r3, r7, r5
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00d      	beq.n	80018c2 <CO_NMT_init+0xce>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 80018a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d007      	beq.n	80018bc <CO_NMT_init+0xc8>
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	0018      	movs	r0, r3
 80018b0:	f7ff febb 	bl	800162a <OD_getIndex>
 80018b4:	0003      	movs	r3, r0
 80018b6:	001a      	movs	r2, r3
 80018b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018ba:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80018bc:	230c      	movs	r3, #12
 80018be:	425b      	negs	r3, r3
 80018c0:	e087      	b.n	80019d2 <CO_NMT_init+0x1de>
    }
    NMT->HBproducerTime_us = (uint32_t)HBprodTime_ms * 1000;
 80018c2:	2314      	movs	r3, #20
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	001a      	movs	r2, r3
 80018ca:	0013      	movs	r3, r2
 80018cc:	015b      	lsls	r3, r3, #5
 80018ce:	1a9b      	subs	r3, r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	189b      	adds	r3, r3, r2
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	001a      	movs	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	609a      	str	r2, [r3, #8]

    NMT->OD_1017_extension.object = NMT;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	611a      	str	r2, [r3, #16]
    NMT->OD_1017_extension.read = OD_readOriginal;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a3d      	ldr	r2, [pc, #244]	; (80019dc <CO_NMT_init+0x1e8>)
 80018e6:	615a      	str	r2, [r3, #20]
    NMT->OD_1017_extension.write = OD_write_1017;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4a3d      	ldr	r2, [pc, #244]	; (80019e0 <CO_NMT_init+0x1ec>)
 80018ec:	619a      	str	r2, [r3, #24]
    odRet = OD_extension_init(OD_1017_ProducerHbTime, &NMT->OD_1017_extension);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	3310      	adds	r3, #16
 80018f2:	001a      	movs	r2, r3
 80018f4:	2516      	movs	r5, #22
 80018f6:	197c      	adds	r4, r7, r5
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	0011      	movs	r1, r2
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff fea3 	bl	8001648 <OD_extension_init>
 8001902:	0003      	movs	r3, r0
 8001904:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8001906:	197b      	adds	r3, r7, r5
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b25b      	sxtb	r3, r3
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00d      	beq.n	800192c <CO_NMT_init+0x138>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8001910:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <CO_NMT_init+0x132>
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	0018      	movs	r0, r3
 800191a:	f7ff fe86 	bl	800162a <OD_getIndex>
 800191e:	0003      	movs	r3, r0
 8001920:	001a      	movs	r2, r3
 8001922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001924:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8001926:	230c      	movs	r3, #12
 8001928:	425b      	negs	r3, r3
 800192a:	e052      	b.n	80019d2 <CO_NMT_init+0x1de>
    }

    if (NMT->HBproducerTimer > NMT->HBproducerTime_us) {
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	429a      	cmp	r2, r3
 8001936:	d903      	bls.n	8001940 <CO_NMT_init+0x14c>
        NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	60da      	str	r2, [r3, #12]
    }

    /* configure NMT CAN reception */
    ret = CO_CANrxBufferInit(
 8001940:	2617      	movs	r6, #23
 8001942:	19bc      	adds	r4, r7, r6
 8001944:	4d27      	ldr	r5, [pc, #156]	; (80019e4 <CO_NMT_init+0x1f0>)
 8001946:	2338      	movs	r3, #56	; 0x38
 8001948:	2208      	movs	r2, #8
 800194a:	4694      	mov	ip, r2
 800194c:	44bc      	add	ip, r7
 800194e:	4463      	add	r3, ip
 8001950:	881a      	ldrh	r2, [r3, #0]
 8001952:	2334      	movs	r3, #52	; 0x34
 8001954:	2108      	movs	r1, #8
 8001956:	468c      	mov	ip, r1
 8001958:	44bc      	add	ip, r7
 800195a:	4463      	add	r3, ip
 800195c:	8819      	ldrh	r1, [r3, #0]
 800195e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001960:	4b21      	ldr	r3, [pc, #132]	; (80019e8 <CO_NMT_init+0x1f4>)
 8001962:	9302      	str	r3, [sp, #8]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	2300      	movs	r3, #0
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	002b      	movs	r3, r5
 800196e:	f005 fea9 	bl	80076c4 <CO_CANrxBufferInit>
 8001972:	0003      	movs	r3, r0
 8001974:	7023      	strb	r3, [r4, #0]
            CANidRxNMT,         /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 8001976:	19bb      	adds	r3, r7, r6
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	b25b      	sxtb	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <CO_NMT_init+0x194>
        return ret;
 8001980:	19bb      	adds	r3, r7, r6
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b25b      	sxtb	r3, r3
 8001986:	e024      	b.n	80019d2 <CO_NMT_init+0x1de>
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    /* configure HB CAN transmission */
    NMT->HB_CANdevTx = HB_CANdevTx;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800198c:	625a      	str	r2, [r3, #36]	; 0x24
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 800198e:	2344      	movs	r3, #68	; 0x44
 8001990:	2208      	movs	r2, #8
 8001992:	4694      	mov	ip, r2
 8001994:	44bc      	add	ip, r7
 8001996:	4463      	add	r3, ip
 8001998:	881a      	ldrh	r2, [r3, #0]
 800199a:	2340      	movs	r3, #64	; 0x40
 800199c:	2108      	movs	r1, #8
 800199e:	468c      	mov	ip, r1
 80019a0:	44bc      	add	ip, r7
 80019a2:	4463      	add	r3, ip
 80019a4:	8819      	ldrh	r1, [r3, #0]
 80019a6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80019a8:	2300      	movs	r3, #0
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2301      	movs	r3, #1
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2300      	movs	r3, #0
 80019b2:	f005 feef 	bl	8007794 <CO_CANtxBufferInit>
 80019b6:	0002      	movs	r2, r0
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	629a      	str	r2, [r3, #40]	; 0x28
            HB_txIdx,           /* index of specific buffer inside CAN module */
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */
    if (NMT->HB_TXbuff == NULL) {
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d102      	bne.n	80019ca <CO_NMT_init+0x1d6>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80019c4:	2301      	movs	r3, #1
 80019c6:	425b      	negs	r3, r3
 80019c8:	e003      	b.n	80019d2 <CO_NMT_init+0x1de>
    }

    return ret;
 80019ca:	2317      	movs	r3, #23
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b25b      	sxtb	r3, r3
}
 80019d2:	0018      	movs	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b007      	add	sp, #28
 80019d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	08001c6b 	.word	0x08001c6b
 80019e0:	08001781 	.word	0x08001781
 80019e4:	000007ff 	.word	0x000007ff
 80019e8:	08001721 	.word	0x08001721

080019ec <CO_NMT_initCallbackChanged>:

#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_CALLBACK_CHANGE
/******************************************************************************/
void CO_NMT_initCallbackChanged(CO_NMT_t *NMT,
                                void (*pFunctNMT)(CO_NMT_internalState_t state))
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
    if (NMT != NULL) {
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d00d      	beq.n	8001a18 <CO_NMT_initCallbackChanged+0x2c>
        NMT->pFunctNMT = pFunctNMT;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	62da      	str	r2, [r3, #44]	; 0x2c
        if (NMT->pFunctNMT != NULL) {
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d006      	beq.n	8001a18 <CO_NMT_initCallbackChanged+0x2c>
            NMT->pFunctNMT(NMT->operatingState);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	7812      	ldrb	r2, [r2, #0]
 8001a12:	b252      	sxtb	r2, r2
 8001a14:	0010      	movs	r0, r2
 8001a16:	4798      	blx	r3
        }
    }
}
 8001a18:	46c0      	nop			; (mov r8, r8)
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b002      	add	sp, #8
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <CO_NMT_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_NMT_process(CO_NMT_t *NMT,
                                  CO_NMT_internalState_t *NMTstate,
                                  uint32_t timeDifference_us,
                                  uint32_t *timerNext_us)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b089      	sub	sp, #36	; 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */
    CO_NMT_internalState_t NMTstateCpy = NMT->operatingState;
 8001a2e:	211f      	movs	r1, #31
 8001a30:	187b      	adds	r3, r7, r1
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	7812      	ldrb	r2, [r2, #0]
 8001a36:	701a      	strb	r2, [r3, #0]
    CO_NMT_reset_cmd_t resetCommand = CO_RESET_NOT;
 8001a38:	231e      	movs	r3, #30
 8001a3a:	18fb      	adds	r3, r7, r3
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
    bool_t NNTinit = NMTstateCpy == CO_NMT_INITIALIZING;
 8001a40:	187b      	adds	r3, r7, r1
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	b25b      	sxtb	r3, r3
 8001a46:	425a      	negs	r2, r3
 8001a48:	4153      	adcs	r3, r2
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	61bb      	str	r3, [r7, #24]

    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	68db      	ldr	r3, [r3, #12]
                         ? (NMT->HBproducerTimer - timeDifference_us) : 0;
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d204      	bcs.n	8001a62 <CO_NMT_process+0x42>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	1ad2      	subs	r2, r2, r3
 8001a60:	e000      	b.n	8001a64 <CO_NMT_process+0x44>
 8001a62:	2200      	movs	r2, #0
    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	60da      	str	r2, [r3, #12]

    /* Send heartbeat producer message if:
     * - First start, send bootup message or
     * - HB producer enabled and: Timer expired or NMT->operatingState changed*/
    if (NNTinit || (NMT->HBproducerTime_us != 0
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d110      	bne.n	8001a90 <CO_NMT_process+0x70>
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d031      	beq.n	8001ada <CO_NMT_process+0xba>
                    && (NMT->HBproducerTimer == 0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d008      	beq.n	8001a90 <CO_NMT_process+0x70>
                        || NMTstateCpy != NMT->operatingStatePrev)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	785b      	ldrb	r3, [r3, #1]
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	221f      	movs	r2, #31
 8001a86:	18ba      	adds	r2, r7, r2
 8001a88:	7812      	ldrb	r2, [r2, #0]
 8001a8a:	b252      	sxtb	r2, r2
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d024      	beq.n	8001ada <CO_NMT_process+0xba>
    )) {
        NMT->HB_TXbuff->data[0] = (uint8_t) NMTstateCpy;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a94:	241f      	movs	r4, #31
 8001a96:	193a      	adds	r2, r7, r4
 8001a98:	7812      	ldrb	r2, [r2, #0]
 8001a9a:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdevTx, NMT->HB_TXbuff);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	0010      	movs	r0, r2
 8001aa8:	f005 ff3c 	bl	8007924 <CO_CANsend>

        if (NMTstateCpy == CO_NMT_INITIALIZING) {
 8001aac:	193b      	adds	r3, r7, r4
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	b25b      	sxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10d      	bne.n	8001ad2 <CO_NMT_process+0xb2>
            /* NMT slave self starting */
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	889b      	ldrh	r3, [r3, #4]
 8001aba:	001a      	movs	r2, r3
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4013      	ands	r3, r2
                          ? CO_NMT_OPERATIONAL : CO_NMT_PRE_OPERATIONAL;
 8001ac2:	d001      	beq.n	8001ac8 <CO_NMT_process+0xa8>
 8001ac4:	2205      	movs	r2, #5
 8001ac6:	e000      	b.n	8001aca <CO_NMT_process+0xaa>
 8001ac8:	227f      	movs	r2, #127	; 0x7f
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8001aca:	231f      	movs	r3, #31
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	701a      	strb	r2, [r3, #0]
 8001ad0:	e003      	b.n	8001ada <CO_NMT_process+0xba>
        else {
            /* Start timer from the beginning. If OS is slow, time sliding may
             * occur. However, heartbeat is not for synchronization, it is for
             * health report. In case of initializing, timer is set in the
             * CO_NMT_init() function with pre-defined value. */
            NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	60da      	str	r2, [r3, #12]
        }
    }
    NMT->operatingStatePrev = NMTstateCpy;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	221f      	movs	r2, #31
 8001ade:	18ba      	adds	r2, r7, r2
 8001ae0:	7812      	ldrb	r2, [r2, #0]
 8001ae2:	705a      	strb	r2, [r3, #1]

    /* process internal NMT commands, received from CO_NMT_receive() or
     * CO_NMT_sendCommand() */
    if (NMT->internalCommand != CO_NMT_NO_COMMAND) {
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	789b      	ldrb	r3, [r3, #2]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d02c      	beq.n	8001b46 <CO_NMT_process+0x126>
        switch (NMT->internalCommand) {
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	789b      	ldrb	r3, [r3, #2]
 8001af0:	2b82      	cmp	r3, #130	; 0x82
 8001af2:	d01f      	beq.n	8001b34 <CO_NMT_process+0x114>
 8001af4:	dc23      	bgt.n	8001b3e <CO_NMT_process+0x11e>
 8001af6:	2b81      	cmp	r3, #129	; 0x81
 8001af8:	d017      	beq.n	8001b2a <CO_NMT_process+0x10a>
 8001afa:	dc20      	bgt.n	8001b3e <CO_NMT_process+0x11e>
 8001afc:	2b80      	cmp	r3, #128	; 0x80
 8001afe:	d00f      	beq.n	8001b20 <CO_NMT_process+0x100>
 8001b00:	dc1d      	bgt.n	8001b3e <CO_NMT_process+0x11e>
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d002      	beq.n	8001b0c <CO_NMT_process+0xec>
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d005      	beq.n	8001b16 <CO_NMT_process+0xf6>
                break;
            case CO_NMT_RESET_COMMUNICATION:
                resetCommand = CO_RESET_COMM;
                break;
            default:
                break;
 8001b0a:	e018      	b.n	8001b3e <CO_NMT_process+0x11e>
                NMTstateCpy = CO_NMT_OPERATIONAL;
 8001b0c:	231f      	movs	r3, #31
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	2205      	movs	r2, #5
 8001b12:	701a      	strb	r2, [r3, #0]
                break;
 8001b14:	e014      	b.n	8001b40 <CO_NMT_process+0x120>
                NMTstateCpy = CO_NMT_STOPPED;
 8001b16:	231f      	movs	r3, #31
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	701a      	strb	r2, [r3, #0]
                break;
 8001b1e:	e00f      	b.n	8001b40 <CO_NMT_process+0x120>
                NMTstateCpy = CO_NMT_PRE_OPERATIONAL;
 8001b20:	231f      	movs	r3, #31
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	227f      	movs	r2, #127	; 0x7f
 8001b26:	701a      	strb	r2, [r3, #0]
                break;
 8001b28:	e00a      	b.n	8001b40 <CO_NMT_process+0x120>
                resetCommand = CO_RESET_APP;
 8001b2a:	231e      	movs	r3, #30
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	2202      	movs	r2, #2
 8001b30:	701a      	strb	r2, [r3, #0]
                break;
 8001b32:	e005      	b.n	8001b40 <CO_NMT_process+0x120>
                resetCommand = CO_RESET_COMM;
 8001b34:	231e      	movs	r3, #30
 8001b36:	18fb      	adds	r3, r7, r3
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
                break;
 8001b3c:	e000      	b.n	8001b40 <CO_NMT_process+0x120>
                break;
 8001b3e:	46c0      	nop			; (mov r8, r8)
        }
        NMT->internalCommand = CO_NMT_NO_COMMAND;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	709a      	strb	r2, [r3, #2]
    }

    /* verify NMT transitions based on error register */
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	889b      	ldrh	r3, [r3, #4]
 8001b4a:	001a      	movs	r2, r3
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	015b      	lsls	r3, r3, #5
 8001b50:	4013      	ands	r3, r2
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 8001b52:	d019      	beq.n	8001b88 <CO_NMT_process+0x168>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	2112      	movs	r1, #18
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f7ff fd9e 	bl	800169c <CO_isError>
 8001b60:	1e03      	subs	r3, r0, #0
 8001b62:	d10f      	bne.n	8001b84 <CO_NMT_process+0x164>
                        || CO_isError(NMT->em, CO_EM_HEARTBEAT_CONSUMER)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	211b      	movs	r1, #27
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f7ff fd96 	bl	800169c <CO_isError>
 8001b70:	1e03      	subs	r3, r0, #0
 8001b72:	d107      	bne.n	8001b84 <CO_NMT_process+0x164>
                        || CO_isError(NMT->em, CO_EM_HB_CONSUMER_REMOTE_RESET));
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	211c      	movs	r1, #28
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	f7ff fd8e 	bl	800169c <CO_isError>
 8001b80:	1e03      	subs	r3, r0, #0
 8001b82:	d001      	beq.n	8001b88 <CO_NMT_process+0x168>
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 8001b84:	2301      	movs	r3, #1
 8001b86:	e000      	b.n	8001b8a <CO_NMT_process+0x16a>
 8001b88:	2300      	movs	r3, #0
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8001b8a:	617b      	str	r3, [r7, #20]
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	889b      	ldrh	r3, [r3, #4]
 8001b90:	001a      	movs	r2, r3
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	019b      	lsls	r3, r3, #6
 8001b96:	4013      	ands	r3, r2
                    && (CO_getErrorRegister(NMT->em) & NMT->NMTcontrol) != 0;
 8001b98:	d00c      	beq.n	8001bb4 <CO_NMT_process+0x194>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f7ff fdaa 	bl	80016f8 <CO_getErrorRegister>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	001a      	movs	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	889b      	ldrh	r3, [r3, #4]
 8001bac:	4013      	ands	r3, r2
 8001bae:	d001      	beq.n	8001bb4 <CO_NMT_process+0x194>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e000      	b.n	8001bb6 <CO_NMT_process+0x196>
 8001bb4:	2300      	movs	r3, #0
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8001bb6:	613b      	str	r3, [r7, #16]

    if (NMTstateCpy == CO_NMT_OPERATIONAL && (busOff_HB || errRegMasked)) {
 8001bb8:	231f      	movs	r3, #31
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	2b05      	cmp	r3, #5
 8001bc2:	d113      	bne.n	8001bec <CO_NMT_process+0x1cc>
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d102      	bne.n	8001bd0 <CO_NMT_process+0x1b0>
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00d      	beq.n	8001bec <CO_NMT_process+0x1cc>
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	889b      	ldrh	r3, [r3, #4]
 8001bd4:	001a      	movs	r2, r3
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	01db      	lsls	r3, r3, #7
 8001bda:	4013      	ands	r3, r2
                    ? CO_NMT_STOPPED : CO_NMT_PRE_OPERATIONAL;
 8001bdc:	d001      	beq.n	8001be2 <CO_NMT_process+0x1c2>
 8001bde:	2204      	movs	r2, #4
 8001be0:	e000      	b.n	8001be4 <CO_NMT_process+0x1c4>
 8001be2:	227f      	movs	r2, #127	; 0x7f
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 8001be4:	231f      	movs	r3, #31
 8001be6:	18fb      	adds	r3, r7, r3
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	e013      	b.n	8001c14 <CO_NMT_process+0x1f4>
    }
    else if ((NMT->NMTcontrol & CO_NMT_ERR_FREE_TO_OPERATIONAL) != 0
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	889b      	ldrh	r3, [r3, #4]
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da0e      	bge.n	8001c14 <CO_NMT_process+0x1f4>
        && NMTstateCpy == CO_NMT_PRE_OPERATIONAL && !busOff_HB && !errRegMasked
 8001bf6:	221f      	movs	r2, #31
 8001bf8:	18bb      	adds	r3, r7, r2
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	b25b      	sxtb	r3, r3
 8001bfe:	2b7f      	cmp	r3, #127	; 0x7f
 8001c00:	d108      	bne.n	8001c14 <CO_NMT_process+0x1f4>
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d105      	bne.n	8001c14 <CO_NMT_process+0x1f4>
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d102      	bne.n	8001c14 <CO_NMT_process+0x1f4>
    ) {
        NMTstateCpy = CO_NMT_OPERATIONAL;
 8001c0e:	18bb      	adds	r3, r7, r2
 8001c10:	2205      	movs	r2, #5
 8001c12:	701a      	strb	r2, [r3, #0]
    }

#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_CALLBACK_CHANGE
    /* Notify operating state change */
    if (NMT->operatingStatePrev != NMTstateCpy || NNTinit) {
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	785b      	ldrb	r3, [r3, #1]
 8001c18:	b25b      	sxtb	r3, r3
 8001c1a:	221f      	movs	r2, #31
 8001c1c:	18ba      	adds	r2, r7, r2
 8001c1e:	7812      	ldrb	r2, [r2, #0]
 8001c20:	b252      	sxtb	r2, r2
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d102      	bne.n	8001c2c <CO_NMT_process+0x20c>
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00b      	beq.n	8001c44 <CO_NMT_process+0x224>
		if (NMT->pFunctNMT != NULL) {
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d007      	beq.n	8001c44 <CO_NMT_process+0x224>
            NMT->pFunctNMT(NMTstateCpy);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	221f      	movs	r2, #31
 8001c3a:	18ba      	adds	r2, r7, r2
 8001c3c:	7812      	ldrb	r2, [r2, #0]
 8001c3e:	b252      	sxtb	r2, r2
 8001c40:	0010      	movs	r0, r2
 8001c42:	4798      	blx	r3
            *timerNext_us = NMT->HBproducerTimer;
        }
    }
#endif

    NMT->operatingState = NMTstateCpy;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	211f      	movs	r1, #31
 8001c48:	187a      	adds	r2, r7, r1
 8001c4a:	7812      	ldrb	r2, [r2, #0]
 8001c4c:	701a      	strb	r2, [r3, #0]
    if (NMTstate != NULL) *NMTstate = NMTstateCpy;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <CO_NMT_process+0x23c>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	187a      	adds	r2, r7, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	701a      	strb	r2, [r3, #0]

    return resetCommand;
 8001c5c:	231e      	movs	r3, #30
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	781b      	ldrb	r3, [r3, #0]
}
 8001c62:	0018      	movs	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b009      	add	sp, #36	; 0x24
 8001c68:	bd90      	pop	{r4, r7, pc}

08001c6a <OD_readOriginal>:


/******************************************************************************/
ODR_t OD_readOriginal(OD_stream_t *stream, void *buf,
                      OD_size_t count, OD_size_t *countRead)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b088      	sub	sp, #32
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL) {
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <OD_readOriginal+0x20>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <OD_readOriginal+0x20>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <OD_readOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 8001c8a:	2309      	movs	r3, #9
 8001c8c:	e048      	b.n	8001d20 <OD_readOriginal+0xb6>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	61fb      	str	r3, [r7, #28]
    const uint8_t *dataOrig = stream->dataOrig;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <OD_readOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 8001ca0:	230e      	movs	r3, #14
 8001ca2:	e03d      	b.n	8001d20 <OD_readOriginal+0xb6>
    }

    ODR_t returnCode = ODR_OK;
 8001ca4:	2317      	movs	r3, #23
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]

    /* If previous read was partial or OD variable length is larger than
     * current buffer size, then data was (will be) read in several segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d103      	bne.n	8001cbc <OD_readOriginal+0x52>
 8001cb4:	69fa      	ldr	r2, [r7, #28]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d924      	bls.n	8001d06 <OD_readOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d801      	bhi.n	8001cca <OD_readOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 8001cc6:	2309      	movs	r3, #9
 8001cc8:	e02a      	b.n	8001d20 <OD_readOriginal+0xb6>
        }
        /* Reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	18d3      	adds	r3, r2, r3
 8001cdc:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 8001cde:	69fa      	ldr	r2, [r7, #28]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d90c      	bls.n	8001d00 <OD_readOriginal+0x96>
            /* Not enough space in destination buffer */
            dataLenToCopy = count;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	18d2      	adds	r2, r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001cf6:	2317      	movs	r3, #23
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	22ff      	movs	r2, #255	; 0xff
 8001cfc:	701a      	strb	r2, [r3, #0]
 8001cfe:	e002      	b.n	8001d06 <OD_readOriginal+0x9c>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	60da      	str	r2, [r3, #12]
        }
    }

    memcpy(buf, dataOrig, dataLenToCopy);
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	69b9      	ldr	r1, [r7, #24]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	f00f fc85 	bl	801161c <memcpy>

    *countRead = dataLenToCopy;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	69fa      	ldr	r2, [r7, #28]
 8001d16:	601a      	str	r2, [r3, #0]
    return returnCode;
 8001d18:	2317      	movs	r3, #23
 8001d1a:	18fb      	adds	r3, r7, r3
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	b25b      	sxtb	r3, r3
}
 8001d20:	0018      	movs	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b008      	add	sp, #32
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <OD_writeOriginal>:

/******************************************************************************/
ODR_t OD_writeOriginal(OD_stream_t *stream, const void *buf,
                       OD_size_t count, OD_size_t *countWritten)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <OD_writeOriginal+0x20>
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <OD_writeOriginal+0x20>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <OD_writeOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 8001d48:	2309      	movs	r3, #9
 8001d4a:	e04e      	b.n	8001dea <OD_writeOriginal+0xc2>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	61fb      	str	r3, [r7, #28]
    uint8_t *dataOrig = stream->dataOrig;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <OD_writeOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 8001d5e:	230e      	movs	r3, #14
 8001d60:	e043      	b.n	8001dea <OD_writeOriginal+0xc2>
    }

    ODR_t returnCode = ODR_OK;
 8001d62:	2317      	movs	r3, #23
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]

    /* If previous write was partial or OD variable length is larger than
     * current buffer size, then data was (will be) written in several
     * segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d103      	bne.n	8001d7a <OD_writeOriginal+0x52>
 8001d72:	69fa      	ldr	r2, [r7, #28]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d924      	bls.n	8001dc4 <OD_writeOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d801      	bhi.n	8001d88 <OD_writeOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 8001d84:	2309      	movs	r3, #9
 8001d86:	e030      	b.n	8001dea <OD_writeOriginal+0xc2>
        }
        /* reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	69fa      	ldr	r2, [r7, #28]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	18d3      	adds	r3, r2, r3
 8001d9a:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 8001d9c:	69fa      	ldr	r2, [r7, #28]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d90c      	bls.n	8001dbe <OD_writeOriginal+0x96>
            /* Remaining data space in OD variable is larger than current count
             * of data, so only current count of data will be copied */
            dataLenToCopy = count;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	18d2      	adds	r2, r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001db4:	2317      	movs	r3, #23
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	22ff      	movs	r2, #255	; 0xff
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e002      	b.n	8001dc4 <OD_writeOriginal+0x9c>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	60da      	str	r2, [r3, #12]
        }
    }

    if (dataLenToCopy < count) {
 8001dc4:	69fa      	ldr	r2, [r7, #28]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d201      	bcs.n	8001dd0 <OD_writeOriginal+0xa8>
        /* OD variable is smaller than current amount of data */
        return ODR_DATA_LONG;
 8001dcc:	230c      	movs	r3, #12
 8001dce:	e00c      	b.n	8001dea <OD_writeOriginal+0xc2>
    }

    memcpy(dataOrig, buf, dataLenToCopy);
 8001dd0:	69fa      	ldr	r2, [r7, #28]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f00f fc20 	bl	801161c <memcpy>

    *countWritten = dataLenToCopy;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	69fa      	ldr	r2, [r7, #28]
 8001de0:	601a      	str	r2, [r3, #0]
    return returnCode;
 8001de2:	2317      	movs	r3, #23
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	b25b      	sxtb	r3, r3
}
 8001dea:	0018      	movs	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b008      	add	sp, #32
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <OD_readDisabled>:

/* Read value from variable from Object Dictionary disabled, see OD_IO_t*/
static ODR_t OD_readDisabled(OD_stream_t *stream, void *buf,
                             OD_size_t count, OD_size_t *countRead)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
 8001dfe:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countRead;
    return ODR_UNSUPP_ACCESS;
 8001e00:	2302      	movs	r3, #2
}
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b004      	add	sp, #16
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <OD_writeDisabled>:

/* Write value to variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t OD_writeDisabled(OD_stream_t *stream, const void *buf,
                              OD_size_t count, OD_size_t *countWritten)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b084      	sub	sp, #16
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	60f8      	str	r0, [r7, #12]
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
 8001e16:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countWritten;
    return ODR_UNSUPP_ACCESS;
 8001e18:	2302      	movs	r3, #2
}
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	b004      	add	sp, #16
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <OD_find>:


/******************************************************************************/
OD_entry_t *OD_find(OD_t *od, uint16_t index) {
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	000a      	movs	r2, r1
 8001e2c:	1cbb      	adds	r3, r7, #2
 8001e2e:	801a      	strh	r2, [r3, #0]
    if (od == NULL || od->size == 0) {
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <OD_find+0x1c>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <OD_find+0x20>
        return NULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	e066      	b.n	8001f10 <OD_find+0xee>
    }

    uint16_t min = 0;
 8001e42:	2316      	movs	r3, #22
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	2200      	movs	r2, #0
 8001e48:	801a      	strh	r2, [r3, #0]
    uint16_t max = od->size - 1;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	881a      	ldrh	r2, [r3, #0]
 8001e4e:	2314      	movs	r3, #20
 8001e50:	18fb      	adds	r3, r7, r3
 8001e52:	3a01      	subs	r2, #1
 8001e54:	801a      	strh	r2, [r3, #0]

    /* Fast search in ordered Object Dictionary. If indexes are mixed,
     * this won't work. If Object Dictionary has up to N entries, then the
     * max number of loop passes is log2(N) */
    while (min < max) {
 8001e56:	e03a      	b.n	8001ece <OD_find+0xac>
        /* get entry between min and max */
        uint16_t cur = (min + max) >> 1;
 8001e58:	2316      	movs	r3, #22
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	881a      	ldrh	r2, [r3, #0]
 8001e5e:	2314      	movs	r3, #20
 8001e60:	18fb      	adds	r3, r7, r3
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	18d3      	adds	r3, r2, r3
 8001e66:	105a      	asrs	r2, r3, #1
 8001e68:	200e      	movs	r0, #14
 8001e6a:	183b      	adds	r3, r7, r0
 8001e6c:	801a      	strh	r2, [r3, #0]
        OD_entry_t* entry = &od->list[cur];
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6859      	ldr	r1, [r3, #4]
 8001e72:	183b      	adds	r3, r7, r0
 8001e74:	881a      	ldrh	r2, [r3, #0]
 8001e76:	0013      	movs	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	189b      	adds	r3, r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	18cb      	adds	r3, r1, r3
 8001e80:	60bb      	str	r3, [r7, #8]

        if (index == entry->index) {
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	1cba      	adds	r2, r7, #2
 8001e88:	8812      	ldrh	r2, [r2, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d101      	bne.n	8001e92 <OD_find+0x70>
            return entry;
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	e03e      	b.n	8001f10 <OD_find+0xee>
        }

        if (index < entry->index) {
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	1cba      	adds	r2, r7, #2
 8001e98:	8812      	ldrh	r2, [r2, #0]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d210      	bcs.n	8001ec0 <OD_find+0x9e>
            max = (cur > 0) ? (cur - 1) : cur;
 8001e9e:	220e      	movs	r2, #14
 8001ea0:	18bb      	adds	r3, r7, r2
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d004      	beq.n	8001eb2 <OD_find+0x90>
 8001ea8:	18bb      	adds	r3, r7, r2
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	e002      	b.n	8001eb8 <OD_find+0x96>
 8001eb2:	230e      	movs	r3, #14
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	2214      	movs	r2, #20
 8001eba:	18ba      	adds	r2, r7, r2
 8001ebc:	8013      	strh	r3, [r2, #0]
 8001ebe:	e006      	b.n	8001ece <OD_find+0xac>
        }
        else {
            min = cur + 1;
 8001ec0:	2316      	movs	r3, #22
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	220e      	movs	r2, #14
 8001ec6:	18ba      	adds	r2, r7, r2
 8001ec8:	8812      	ldrh	r2, [r2, #0]
 8001eca:	3201      	adds	r2, #1
 8001ecc:	801a      	strh	r2, [r3, #0]
    while (min < max) {
 8001ece:	2016      	movs	r0, #22
 8001ed0:	183a      	adds	r2, r7, r0
 8001ed2:	2114      	movs	r1, #20
 8001ed4:	187b      	adds	r3, r7, r1
 8001ed6:	8812      	ldrh	r2, [r2, #0]
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d3bc      	bcc.n	8001e58 <OD_find+0x36>
        }
    }

    if (min == max) {
 8001ede:	183a      	adds	r2, r7, r0
 8001ee0:	187b      	adds	r3, r7, r1
 8001ee2:	8812      	ldrh	r2, [r2, #0]
 8001ee4:	881b      	ldrh	r3, [r3, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d111      	bne.n	8001f0e <OD_find+0xec>
        OD_entry_t* entry = &od->list[min];
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6859      	ldr	r1, [r3, #4]
 8001eee:	183b      	adds	r3, r7, r0
 8001ef0:	881a      	ldrh	r2, [r3, #0]
 8001ef2:	0013      	movs	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	189b      	adds	r3, r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	18cb      	adds	r3, r1, r3
 8001efc:	613b      	str	r3, [r7, #16]
        if (index == entry->index) {
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	1cba      	adds	r2, r7, #2
 8001f04:	8812      	ldrh	r2, [r2, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d101      	bne.n	8001f0e <OD_find+0xec>
            return entry;
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	e000      	b.n	8001f10 <OD_find+0xee>
        }
    }

    return NULL;  /* entry does not exist in OD */
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b006      	add	sp, #24
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <OD_getSub>:

/******************************************************************************/
ODR_t OD_getSub(const OD_entry_t *entry, uint8_t subIndex,
                OD_IO_t *io, bool_t odOrig)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b08c      	sub	sp, #48	; 0x30
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	603b      	str	r3, [r7, #0]
 8001f24:	230b      	movs	r3, #11
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	1c0a      	adds	r2, r1, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
    if (entry == NULL || entry->odObject == NULL) return ODR_IDX_NOT_EXIST;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <OD_getSub+0x22>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <OD_getSub+0x26>
 8001f3a:	2305      	movs	r3, #5
 8001f3c:	e0e1      	b.n	8002102 <OD_getSub+0x1ea>
    if (io == NULL) return ODR_DEV_INCOMPAT;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <OD_getSub+0x30>
 8001f44:	2309      	movs	r3, #9
 8001f46:	e0dc      	b.n	8002102 <OD_getSub+0x1ea>

    OD_stream_t *stream = &io->stream;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	627b      	str	r3, [r7, #36]	; 0x24

    /* attribute, dataOrig and dataLength, depends on object type */
    switch (entry->odObjectType & ODT_TYPE_MASK) {
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	78db      	ldrb	r3, [r3, #3]
 8001f50:	001a      	movs	r2, r3
 8001f52:	230f      	movs	r3, #15
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d056      	beq.n	8002008 <OD_getSub+0xf0>
 8001f5a:	dd00      	ble.n	8001f5e <OD_getSub+0x46>
 8001f5c:	e098      	b.n	8002090 <OD_getSub+0x178>
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d002      	beq.n	8001f68 <OD_getSub+0x50>
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d017      	beq.n	8001f96 <OD_getSub+0x7e>
 8001f66:	e093      	b.n	8002090 <OD_getSub+0x178>
    case ODT_VAR: {
        if (subIndex > 0) return ODR_SUB_NOT_EXIST;
 8001f68:	230b      	movs	r3, #11
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <OD_getSub+0x5e>
 8001f72:	230e      	movs	r3, #14
 8001f74:	e0c5      	b.n	8002102 <OD_getSub+0x1ea>
        CO_PROGMEM OD_obj_var_t *odo = entry->odObject;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	617b      	str	r3, [r7, #20]


        stream->attribute = odo->attribute;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	791a      	ldrb	r2, [r3, #4]
 8001f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f82:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	609a      	str	r2, [r3, #8]
        break;
 8001f94:	e07e      	b.n	8002094 <OD_getSub+0x17c>
    }
    case ODT_ARR: {
        if (subIndex >= entry->subEntriesCount) return ODR_SUB_NOT_EXIST;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	789b      	ldrb	r3, [r3, #2]
 8001f9a:	220b      	movs	r2, #11
 8001f9c:	18ba      	adds	r2, r7, r2
 8001f9e:	7812      	ldrb	r2, [r2, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d301      	bcc.n	8001fa8 <OD_getSub+0x90>
 8001fa4:	230e      	movs	r3, #14
 8001fa6:	e0ac      	b.n	8002102 <OD_getSub+0x1ea>
        CO_PROGMEM OD_obj_array_t *odo = entry->odObject;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	61fb      	str	r3, [r7, #28]

        if (subIndex == 0) {
 8001fae:	230b      	movs	r3, #11
 8001fb0:	18fb      	adds	r3, r7, r3
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10b      	bne.n	8001fd0 <OD_getSub+0xb8>
            stream->attribute = odo->attribute0;
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	7a1a      	ldrb	r2, [r3, #8]
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig0;
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	601a      	str	r2, [r3, #0]
            stream->dataLength = 1;
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	2201      	movs	r2, #1
 8001fcc:	609a      	str	r2, [r3, #8]
            uint8_t *ptr = odo->dataOrig;
            stream->dataOrig = ptr == NULL ? ptr
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
            stream->dataLength = odo->dataElementLength;
        }
        break;
 8001fce:	e061      	b.n	8002094 <OD_getSub+0x17c>
            stream->attribute = odo->attribute;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	7a5a      	ldrb	r2, [r3, #9]
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd6:	741a      	strb	r2, [r3, #16]
            uint8_t *ptr = odo->dataOrig;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	61bb      	str	r3, [r7, #24]
            stream->dataOrig = ptr == NULL ? ptr
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d009      	beq.n	8001ff8 <OD_getSub+0xe0>
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	220b      	movs	r2, #11
 8001fea:	18ba      	adds	r2, r7, r2
 8001fec:	7812      	ldrb	r2, [r2, #0]
 8001fee:	3a01      	subs	r2, #1
 8001ff0:	4353      	muls	r3, r2
            stream->dataOrig = ptr == NULL ? ptr
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	18d2      	adds	r2, r2, r3
 8001ff6:	e000      	b.n	8001ffa <OD_getSub+0xe2>
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataElementLength;
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	609a      	str	r2, [r3, #8]
        break;
 8002006:	e045      	b.n	8002094 <OD_getSub+0x17c>
    }
    case ODT_REC: {
        CO_PROGMEM OD_obj_record_t *odoArr = entry->odObject;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	623b      	str	r3, [r7, #32]
        CO_PROGMEM OD_obj_record_t *odo = NULL;
 800200e:	2300      	movs	r3, #0
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002012:	232b      	movs	r3, #43	; 0x2b
 8002014:	18fb      	adds	r3, r7, r3
 8002016:	2200      	movs	r2, #0
 8002018:	701a      	strb	r2, [r3, #0]
 800201a:	e020      	b.n	800205e <OD_getSub+0x146>
            if (odoArr[i].subIndex == subIndex) {
 800201c:	212b      	movs	r1, #43	; 0x2b
 800201e:	187b      	adds	r3, r7, r1
 8002020:	781a      	ldrb	r2, [r3, #0]
 8002022:	0013      	movs	r3, r2
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	189b      	adds	r3, r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	001a      	movs	r2, r3
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	189b      	adds	r3, r3, r2
 8002030:	791b      	ldrb	r3, [r3, #4]
 8002032:	220b      	movs	r2, #11
 8002034:	18ba      	adds	r2, r7, r2
 8002036:	7812      	ldrb	r2, [r2, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d10a      	bne.n	8002052 <OD_getSub+0x13a>
                odo = &odoArr[i];
 800203c:	187b      	adds	r3, r7, r1
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	0013      	movs	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	189b      	adds	r3, r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	001a      	movs	r2, r3
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	189b      	adds	r3, r3, r2
 800204e:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8002050:	e00c      	b.n	800206c <OD_getSub+0x154>
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002052:	212b      	movs	r1, #43	; 0x2b
 8002054:	187b      	adds	r3, r7, r1
 8002056:	781a      	ldrb	r2, [r3, #0]
 8002058:	187b      	adds	r3, r7, r1
 800205a:	3201      	adds	r2, #1
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	789b      	ldrb	r3, [r3, #2]
 8002062:	222b      	movs	r2, #43	; 0x2b
 8002064:	18ba      	adds	r2, r7, r2
 8002066:	7812      	ldrb	r2, [r2, #0]
 8002068:	429a      	cmp	r2, r3
 800206a:	d3d7      	bcc.n	800201c <OD_getSub+0x104>
            }
        }
        if (odo == NULL) return ODR_SUB_NOT_EXIST;
 800206c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <OD_getSub+0x15e>
 8002072:	230e      	movs	r3, #14
 8002074:	e045      	b.n	8002102 <OD_getSub+0x1ea>

        stream->attribute = odo->attribute;
 8002076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002078:	795a      	ldrb	r2, [r3, #5]
 800207a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207c:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 800207e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8002086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	609a      	str	r2, [r3, #8]
        break;
 800208e:	e001      	b.n	8002094 <OD_getSub+0x17c>
    }
    default: {
        return ODR_DEV_INCOMPAT;
 8002090:	2309      	movs	r3, #9
 8002092:	e036      	b.n	8002102 <OD_getSub+0x1ea>
    }
    }

    /* Access data from the original OD location */
    if (entry->extension == NULL || odOrig) {
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d002      	beq.n	80020a2 <OD_getSub+0x18a>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d009      	beq.n	80020b6 <OD_getSub+0x19e>
        io->read = OD_readOriginal;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a19      	ldr	r2, [pc, #100]	; (800210c <OD_getSub+0x1f4>)
 80020a6:	615a      	str	r2, [r3, #20]
        io->write = OD_writeOriginal;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a19      	ldr	r2, [pc, #100]	; (8002110 <OD_getSub+0x1f8>)
 80020ac:	619a      	str	r2, [r3, #24]
        stream->object = NULL;
 80020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b0:	2200      	movs	r2, #0
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	e01c      	b.n	80020f0 <OD_getSub+0x1d8>
    }
    /* Access data from extension specified by application */
    else {
        io->read = entry->extension->read != NULL ?
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	685b      	ldr	r3, [r3, #4]
                   entry->extension->read : OD_readDisabled;
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <OD_getSub+0x1b0>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	e000      	b.n	80020ca <OD_getSub+0x1b2>
 80020c8:	4a12      	ldr	r2, [pc, #72]	; (8002114 <OD_getSub+0x1fc>)
        io->read = entry->extension->read != NULL ?
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	615a      	str	r2, [r3, #20]
        io->write = entry->extension->write != NULL ?
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	689b      	ldr	r3, [r3, #8]
                    entry->extension->write : OD_writeDisabled;
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <OD_getSub+0x1c8>
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	689a      	ldr	r2, [r3, #8]
 80020de:	e000      	b.n	80020e2 <OD_getSub+0x1ca>
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <OD_getSub+0x200>)
        io->write = entry->extension->write != NULL ?
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	619a      	str	r2, [r3, #24]
        stream->object = entry->extension->object;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	605a      	str	r2, [r3, #4]
    }

    /* Reset stream data offset */
    stream->dataOffset = 0;
 80020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
    stream->subIndex = subIndex;
 80020f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f8:	220b      	movs	r2, #11
 80020fa:	18ba      	adds	r2, r7, r2
 80020fc:	7812      	ldrb	r2, [r2, #0]
 80020fe:	745a      	strb	r2, [r3, #17]

    return ODR_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	0018      	movs	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	b00c      	add	sp, #48	; 0x30
 8002108:	bd80      	pop	{r7, pc}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	08001c6b 	.word	0x08001c6b
 8002110:	08001d29 	.word	0x08001d29
 8002114:	08001df3 	.word	0x08001df3
 8002118:	08001e0b 	.word	0x08001e0b

0800211c <OD_getSDOabCode>:

/******************************************************************************/
uint32_t OD_getSDOabCode(ODR_t returnCode) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	0002      	movs	r2, r0
 8002124:	1dfb      	adds	r3, r7, #7
 8002126:	701a      	strb	r2, [r3, #0]
        0x08000023UL, /* Object dict. not present or dynamic generation fails */
        0x08000024UL  /* No data available */
    };

    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8002128:	1dfb      	adds	r3, r7, #7
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b7f      	cmp	r3, #127	; 0x7f
 800212e:	d804      	bhi.n	800213a <OD_getSDOabCode+0x1e>
    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
 8002130:	1dfb      	adds	r3, r7, #7
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b25b      	sxtb	r3, r3
 8002136:	2b19      	cmp	r3, #25
 8002138:	dd02      	ble.n	8002140 <OD_getSDOabCode+0x24>
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <OD_getSDOabCode+0x38>)
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	e005      	b.n	800214c <OD_getSDOabCode+0x30>
 8002140:	1dfb      	adds	r3, r7, #7
 8002142:	2200      	movs	r2, #0
 8002144:	569a      	ldrsb	r2, [r3, r2]
 8002146:	4b03      	ldr	r3, [pc, #12]	; (8002154 <OD_getSDOabCode+0x38>)
 8002148:	0092      	lsls	r2, r2, #2
 800214a:	58d3      	ldr	r3, [r2, r3]
}
 800214c:	0018      	movs	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	b002      	add	sp, #8
 8002152:	bd80      	pop	{r7, pc}
 8002154:	08012598 	.word	0x08012598

08002158 <OD_get_value>:


/******************************************************************************/
ODR_t OD_get_value(const OD_entry_t *entry, uint8_t subIndex,
                   void *val, OD_size_t len, bool_t odOrig)
{
 8002158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800215a:	b08f      	sub	sp, #60	; 0x3c
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	607a      	str	r2, [r7, #4]
 8002162:	603b      	str	r3, [r7, #0]
 8002164:	230b      	movs	r3, #11
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	1c0a      	adds	r2, r1, #0
 800216a:	701a      	strb	r2, [r3, #0]
    if (val == NULL) return ODR_DEV_INCOMPAT;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <OD_get_value+0x1e>
 8002172:	2309      	movs	r3, #9
 8002174:	e02b      	b.n	80021ce <OD_get_value+0x76>

    OD_IO_t io;
    OD_stream_t *stream = (OD_stream_t *)&io;
 8002176:	2214      	movs	r2, #20
 8002178:	18bb      	adds	r3, r7, r2
 800217a:	637b      	str	r3, [r7, #52]	; 0x34
    OD_size_t countRd = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8002180:	2633      	movs	r6, #51	; 0x33
 8002182:	19bc      	adds	r4, r7, r6
 8002184:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8002186:	18ba      	adds	r2, r7, r2
 8002188:	230b      	movs	r3, #11
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	7819      	ldrb	r1, [r3, #0]
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	002b      	movs	r3, r5
 8002192:	f7ff fec1 	bl	8001f18 <OD_getSub>
 8002196:	0003      	movs	r3, r0
 8002198:	7023      	strb	r3, [r4, #0]

    if (ret != ODR_OK) return ret;
 800219a:	19bb      	adds	r3, r7, r6
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b25b      	sxtb	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <OD_get_value+0x54>
 80021a4:	19bb      	adds	r3, r7, r6
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	b25b      	sxtb	r3, r3
 80021aa:	e010      	b.n	80021ce <OD_get_value+0x76>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 80021ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d001      	beq.n	80021ba <OD_get_value+0x62>
 80021b6:	230b      	movs	r3, #11
 80021b8:	e009      	b.n	80021ce <OD_get_value+0x76>

    return io.read(stream, val, len, &countRd);
 80021ba:	2314      	movs	r3, #20
 80021bc:	18fb      	adds	r3, r7, r3
 80021be:	695c      	ldr	r4, [r3, #20]
 80021c0:	2310      	movs	r3, #16
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80021ca:	47a0      	blx	r4
 80021cc:	0003      	movs	r3, r0
}
 80021ce:	0018      	movs	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b00f      	add	sp, #60	; 0x3c
 80021d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021d6 <OD_set_value>:

ODR_t OD_set_value(const OD_entry_t *entry, uint8_t subIndex, void *val,
                   OD_size_t len, bool_t odOrig)
{
 80021d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d8:	b08f      	sub	sp, #60	; 0x3c
 80021da:	af00      	add	r7, sp, #0
 80021dc:	60f8      	str	r0, [r7, #12]
 80021de:	607a      	str	r2, [r7, #4]
 80021e0:	603b      	str	r3, [r7, #0]
 80021e2:	200b      	movs	r0, #11
 80021e4:	183b      	adds	r3, r7, r0
 80021e6:	1c0a      	adds	r2, r1, #0
 80021e8:	701a      	strb	r2, [r3, #0]
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 80021ea:	2214      	movs	r2, #20
 80021ec:	18bb      	adds	r3, r7, r2
 80021ee:	637b      	str	r3, [r7, #52]	; 0x34
    OD_size_t countWritten = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 80021f4:	2633      	movs	r6, #51	; 0x33
 80021f6:	19bc      	adds	r4, r7, r6
 80021f8:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 80021fa:	18ba      	adds	r2, r7, r2
 80021fc:	183b      	adds	r3, r7, r0
 80021fe:	7819      	ldrb	r1, [r3, #0]
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	002b      	movs	r3, r5
 8002204:	f7ff fe88 	bl	8001f18 <OD_getSub>
 8002208:	0003      	movs	r3, r0
 800220a:	7023      	strb	r3, [r4, #0]

    if (ret != ODR_OK) return ret;
 800220c:	19bb      	adds	r3, r7, r6
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	b25b      	sxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <OD_set_value+0x48>
 8002216:	19bb      	adds	r3, r7, r6
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b25b      	sxtb	r3, r3
 800221c:	e010      	b.n	8002240 <OD_set_value+0x6a>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 800221e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d001      	beq.n	800222c <OD_set_value+0x56>
 8002228:	230b      	movs	r3, #11
 800222a:	e009      	b.n	8002240 <OD_set_value+0x6a>

    return io.write(stream, val, len, &countWritten);
 800222c:	2314      	movs	r3, #20
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	699c      	ldr	r4, [r3, #24]
 8002232:	2310      	movs	r3, #16
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800223c:	47a0      	blx	r4
 800223e:	0003      	movs	r3, r0
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	b00f      	add	sp, #60	; 0x3c
 8002246:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002248 <OD_getPtr>:

void *OD_getPtr(const OD_entry_t *entry, uint8_t subIndex, OD_size_t len,
                ODR_t *err)
{
 8002248:	b5b0      	push	{r4, r5, r7, lr}
 800224a:	b08e      	sub	sp, #56	; 0x38
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	607a      	str	r2, [r7, #4]
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	200b      	movs	r0, #11
 8002256:	183b      	adds	r3, r7, r0
 8002258:	1c0a      	adds	r2, r1, #0
 800225a:	701a      	strb	r2, [r3, #0]
    ODR_t errCopy;
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 800225c:	2214      	movs	r2, #20
 800225e:	18bb      	adds	r3, r7, r2
 8002260:	633b      	str	r3, [r7, #48]	; 0x30

    errCopy = OD_getSub(entry, subIndex, &io, true);
 8002262:	2537      	movs	r5, #55	; 0x37
 8002264:	197c      	adds	r4, r7, r5
 8002266:	18ba      	adds	r2, r7, r2
 8002268:	183b      	adds	r3, r7, r0
 800226a:	7819      	ldrb	r1, [r3, #0]
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	2301      	movs	r3, #1
 8002270:	f7ff fe52 	bl	8001f18 <OD_getSub>
 8002274:	0003      	movs	r3, r0
 8002276:	7023      	strb	r3, [r4, #0]

    if (errCopy == ODR_OK) {
 8002278:	197b      	adds	r3, r7, r5
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	b25b      	sxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d118      	bne.n	80022b4 <OD_getPtr+0x6c>
        if (stream->dataOrig == NULL || stream->dataLength == 0) {
 8002282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <OD_getPtr+0x4a>
 800228a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d104      	bne.n	800229c <OD_getPtr+0x54>
            errCopy = ODR_DEV_INCOMPAT;
 8002292:	2337      	movs	r3, #55	; 0x37
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	2209      	movs	r2, #9
 8002298:	701a      	strb	r2, [r3, #0]
 800229a:	e00b      	b.n	80022b4 <OD_getPtr+0x6c>
        }
        else if (len != 0 && len != stream->dataLength) {
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <OD_getPtr+0x6c>
 80022a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d003      	beq.n	80022b4 <OD_getPtr+0x6c>
            errCopy = ODR_TYPE_MISMATCH;
 80022ac:	2337      	movs	r3, #55	; 0x37
 80022ae:	18fb      	adds	r3, r7, r3
 80022b0:	220b      	movs	r2, #11
 80022b2:	701a      	strb	r2, [r3, #0]
        }
    }

    if (err != NULL) *err = errCopy;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d004      	beq.n	80022c4 <OD_getPtr+0x7c>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2237      	movs	r2, #55	; 0x37
 80022be:	18ba      	adds	r2, r7, r2
 80022c0:	7812      	ldrb	r2, [r2, #0]
 80022c2:	701a      	strb	r2, [r3, #0]

    return errCopy == ODR_OK ? stream->dataOrig : NULL;
 80022c4:	2337      	movs	r3, #55	; 0x37
 80022c6:	18fb      	adds	r3, r7, r3
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b25b      	sxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d102      	bne.n	80022d6 <OD_getPtr+0x8e>
 80022d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	e000      	b.n	80022d8 <OD_getPtr+0x90>
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	0018      	movs	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	b00e      	add	sp, #56	; 0x38
 80022de:	bdb0      	pop	{r4, r5, r7, pc}

080022e0 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d002      	beq.n	80022f4 <OD_getIndex+0x14>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	e000      	b.n	80022f6 <OD_getIndex+0x16>
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	0018      	movs	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b002      	add	sp, #8
 80022fc:	bd80      	pop	{r7, pc}

080022fe <OD_get_u8>:
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b086      	sub	sp, #24
 8002302:	af02      	add	r7, sp, #8
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	607a      	str	r2, [r7, #4]
 8002308:	603b      	str	r3, [r7, #0]
 800230a:	200b      	movs	r0, #11
 800230c:	183b      	adds	r3, r7, r0
 800230e:	1c0a      	adds	r2, r1, #0
 8002310:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	183b      	adds	r3, r7, r0
 8002316:	7819      	ldrb	r1, [r3, #0]
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	2301      	movs	r3, #1
 8002320:	f7ff ff1a 	bl	8002158 <OD_get_value>
 8002324:	0003      	movs	r3, r0
}
 8002326:	0018      	movs	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	b004      	add	sp, #16
 800232c:	bd80      	pop	{r7, pc}

0800232e <OD_get_u16>:
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b086      	sub	sp, #24
 8002332:	af02      	add	r7, sp, #8
 8002334:	60f8      	str	r0, [r7, #12]
 8002336:	607a      	str	r2, [r7, #4]
 8002338:	603b      	str	r3, [r7, #0]
 800233a:	200b      	movs	r0, #11
 800233c:	183b      	adds	r3, r7, r0
 800233e:	1c0a      	adds	r2, r1, #0
 8002340:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	183b      	adds	r3, r7, r0
 8002346:	7819      	ldrb	r1, [r3, #0]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	2302      	movs	r3, #2
 8002350:	f7ff ff02 	bl	8002158 <OD_get_value>
 8002354:	0003      	movs	r3, r0
}
 8002356:	0018      	movs	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	b004      	add	sp, #16
 800235c:	bd80      	pop	{r7, pc}

0800235e <OD_get_u32>:
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af02      	add	r7, sp, #8
 8002364:	60f8      	str	r0, [r7, #12]
 8002366:	607a      	str	r2, [r7, #4]
 8002368:	603b      	str	r3, [r7, #0]
 800236a:	200b      	movs	r0, #11
 800236c:	183b      	adds	r3, r7, r0
 800236e:	1c0a      	adds	r2, r1, #0
 8002370:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	183b      	adds	r3, r7, r0
 8002376:	7819      	ldrb	r1, [r3, #0]
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	2304      	movs	r3, #4
 8002380:	f7ff feea 	bl	8002158 <OD_get_value>
 8002384:	0003      	movs	r3, r0
}
 8002386:	0018      	movs	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	b004      	add	sp, #16
 800238c:	bd80      	pop	{r7, pc}

0800238e <OD_write_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_dummy(OD_stream_t *stream, const void *buf,
                            OD_size_t count, OD_size_t *countWritten)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf;
    if (countWritten != NULL) *countWritten = count;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <OD_write_dummy+0x1a>
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	0018      	movs	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	b004      	add	sp, #16
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <OD_read_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_dummy(OD_stream_t *stream, void *buf,
                           OD_size_t count, OD_size_t *countRead)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b084      	sub	sp, #16
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	60f8      	str	r0, [r7, #12]
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	603b      	str	r3, [r7, #0]
    if (buf == NULL || stream == NULL || countRead == NULL) {
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <OD_read_dummy+0x20>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <OD_read_dummy+0x20>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <OD_read_dummy+0x24>
        return ODR_DEV_INCOMPAT;
 80023d2:	2309      	movs	r3, #9
 80023d4:	e011      	b.n	80023fa <OD_read_dummy+0x48>
    }

    if (count > stream->dataLength) {
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d902      	bls.n	80023e6 <OD_read_dummy+0x34>
        count = stream->dataLength;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	607b      	str	r3, [r7, #4]
    }

    memset(buf, 0, count);
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2100      	movs	r1, #0
 80023ec:	0018      	movs	r0, r3
 80023ee:	f00f f931 	bl	8011654 <memset>

    *countRead = count;
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	0018      	movs	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b004      	add	sp, #16
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <PDOconfigMap>:
static ODR_t PDOconfigMap(CO_PDO_common_t *PDO,
                          uint32_t map,
                          uint8_t mapIndex,
                          bool_t isRPDO,
                          OD_t *OD)
{
 8002404:	b5b0      	push	{r4, r5, r7, lr}
 8002406:	b092      	sub	sp, #72	; 0x48
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	603b      	str	r3, [r7, #0]
 8002410:	1dfb      	adds	r3, r7, #7
 8002412:	701a      	strb	r2, [r3, #0]
    uint16_t index = (uint16_t) (map >> 16);
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	0c1a      	lsrs	r2, r3, #16
 8002418:	2346      	movs	r3, #70	; 0x46
 800241a:	18fb      	adds	r3, r7, r3
 800241c:	801a      	strh	r2, [r3, #0]
    uint8_t subIndex = (uint8_t) (map >> 8);
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	0a1a      	lsrs	r2, r3, #8
 8002422:	2345      	movs	r3, #69	; 0x45
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	701a      	strb	r2, [r3, #0]
    uint8_t mappedLengthBits = (uint8_t) map;
 8002428:	2144      	movs	r1, #68	; 0x44
 800242a:	187b      	adds	r3, r7, r1
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	701a      	strb	r2, [r3, #0]
    uint8_t mappedLength = mappedLengthBits >> 3;
 8002430:	2043      	movs	r0, #67	; 0x43
 8002432:	183b      	adds	r3, r7, r0
 8002434:	187a      	adds	r2, r7, r1
 8002436:	7812      	ldrb	r2, [r2, #0]
 8002438:	08d2      	lsrs	r2, r2, #3
 800243a:	701a      	strb	r2, [r3, #0]
    OD_IO_t *OD_IO = &PDO->OD_IO[mapIndex];
 800243c:	1dfb      	adds	r3, r7, #7
 800243e:	781a      	ldrb	r2, [r3, #0]
 8002440:	0013      	movs	r3, r2
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	3310      	adds	r3, #16
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	18d3      	adds	r3, r2, r3
 800244e:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* total PDO length can not be more than CO_PDO_MAX_SIZE bytes */
    if (mappedLength > CO_PDO_MAX_SIZE) {
 8002450:	183b      	adds	r3, r7, r0
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b08      	cmp	r3, #8
 8002456:	d901      	bls.n	800245c <PDOconfigMap+0x58>
        return ODR_MAP_LEN; /* PDO length exceeded */
 8002458:	2307      	movs	r3, #7
 800245a:	e0a8      	b.n	80025ae <PDOconfigMap+0x1aa>
    }

    /* is there a reference to the dummy entry */
    if (index < 0x20 && subIndex == 0) {
 800245c:	2346      	movs	r3, #70	; 0x46
 800245e:	18fb      	adds	r3, r7, r3
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	2b1f      	cmp	r3, #31
 8002464:	d81d      	bhi.n	80024a2 <PDOconfigMap+0x9e>
 8002466:	2345      	movs	r3, #69	; 0x45
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d118      	bne.n	80024a2 <PDOconfigMap+0x9e>
        OD_stream_t *stream = &OD_IO->stream;
 8002470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002472:	63bb      	str	r3, [r7, #56]	; 0x38
        memset(stream, 0, sizeof(OD_stream_t));
 8002474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002476:	2214      	movs	r2, #20
 8002478:	2100      	movs	r1, #0
 800247a:	0018      	movs	r0, r3
 800247c:	f00f f8ea 	bl	8011654 <memset>
        stream->dataLength = stream->dataOffset = mappedLength;
 8002480:	2343      	movs	r3, #67	; 0x43
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	781a      	ldrb	r2, [r3, #0]
 8002486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002488:	60da      	str	r2, [r3, #12]
 800248a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002490:	609a      	str	r2, [r3, #8]
        OD_IO->read = OD_read_dummy;
 8002492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002494:	4a48      	ldr	r2, [pc, #288]	; (80025b8 <PDOconfigMap+0x1b4>)
 8002496:	615a      	str	r2, [r3, #20]
        OD_IO->write = OD_write_dummy;
 8002498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800249a:	4a48      	ldr	r2, [pc, #288]	; (80025bc <PDOconfigMap+0x1b8>)
 800249c:	619a      	str	r2, [r3, #24]
        return ODR_OK;
 800249e:	2300      	movs	r3, #0
 80024a0:	e085      	b.n	80025ae <PDOconfigMap+0x1aa>
    }

    /* find entry in the Object Dictionary */
    OD_IO_t OD_IOcopy;
    OD_entry_t *entry = OD_find(OD, index);
 80024a2:	2346      	movs	r3, #70	; 0x46
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	881a      	ldrh	r2, [r3, #0]
 80024a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024aa:	0011      	movs	r1, r2
 80024ac:	0018      	movs	r0, r3
 80024ae:	f7ff fcb8 	bl	8001e22 <OD_find>
 80024b2:	0003      	movs	r3, r0
 80024b4:	637b      	str	r3, [r7, #52]	; 0x34
    ODR_t odRet = OD_getSub(entry, subIndex, &OD_IOcopy, false);
 80024b6:	2533      	movs	r5, #51	; 0x33
 80024b8:	197c      	adds	r4, r7, r5
 80024ba:	2314      	movs	r3, #20
 80024bc:	18fa      	adds	r2, r7, r3
 80024be:	2345      	movs	r3, #69	; 0x45
 80024c0:	18fb      	adds	r3, r7, r3
 80024c2:	7819      	ldrb	r1, [r3, #0]
 80024c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80024c6:	2300      	movs	r3, #0
 80024c8:	f7ff fd26 	bl	8001f18 <OD_getSub>
 80024cc:	0003      	movs	r3, r0
 80024ce:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 80024d0:	197b      	adds	r3, r7, r5
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <PDOconfigMap+0xde>
        return odRet;
 80024da:	197b      	adds	r3, r7, r5
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	e065      	b.n	80025ae <PDOconfigMap+0x1aa>
    }

    /* verify access attributes, byte alignment and length */
    OD_attr_t testAttribute = isRPDO ? ODA_RPDO : ODA_TPDO;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <PDOconfigMap+0xe8>
 80024e8:	2208      	movs	r2, #8
 80024ea:	e000      	b.n	80024ee <PDOconfigMap+0xea>
 80024ec:	2204      	movs	r2, #4
 80024ee:	2132      	movs	r1, #50	; 0x32
 80024f0:	187b      	adds	r3, r7, r1
 80024f2:	701a      	strb	r2, [r3, #0]
    if ((OD_IOcopy.stream.attribute & testAttribute) == 0
 80024f4:	2014      	movs	r0, #20
 80024f6:	183b      	adds	r3, r7, r0
 80024f8:	7c1b      	ldrb	r3, [r3, #16]
 80024fa:	187a      	adds	r2, r7, r1
 80024fc:	7812      	ldrb	r2, [r2, #0]
 80024fe:	4013      	ands	r3, r2
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00c      	beq.n	8002520 <PDOconfigMap+0x11c>
        || (mappedLengthBits & 0x07) != 0
 8002506:	2344      	movs	r3, #68	; 0x44
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2207      	movs	r2, #7
 800250e:	4013      	ands	r3, r2
 8002510:	d106      	bne.n	8002520 <PDOconfigMap+0x11c>
        || OD_IOcopy.stream.dataLength < mappedLength
 8002512:	183b      	adds	r3, r7, r0
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	2343      	movs	r3, #67	; 0x43
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	429a      	cmp	r2, r3
 800251e:	d201      	bcs.n	8002524 <PDOconfigMap+0x120>
    ) {
        return ODR_NO_MAP; /* Object cannot be mapped to the PDO. */
 8002520:	2306      	movs	r3, #6
 8002522:	e044      	b.n	80025ae <PDOconfigMap+0x1aa>
    }

    /* Copy values and store mappedLength temporary. */
    *OD_IO = OD_IOcopy;
 8002524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002526:	2214      	movs	r2, #20
 8002528:	18ba      	adds	r2, r7, r2
 800252a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800252c:	c313      	stmia	r3!, {r0, r1, r4}
 800252e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002530:	c313      	stmia	r3!, {r0, r1, r4}
 8002532:	6812      	ldr	r2, [r2, #0]
 8002534:	601a      	str	r2, [r3, #0]
    OD_IO->stream.dataOffset = mappedLength;
 8002536:	2343      	movs	r3, #67	; 0x43
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	781a      	ldrb	r2, [r3, #0]
 800253c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800253e:	60da      	str	r2, [r3, #12]

    /* get TPDO request flag byte from extension */
#if OD_FLAGS_PDO_SIZE > 0
    if (!isRPDO) {
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d132      	bne.n	80025ac <PDOconfigMap+0x1a8>
        if (subIndex < (OD_FLAGS_PDO_SIZE * 8) && entry->extension != NULL) {
 8002546:	2445      	movs	r4, #69	; 0x45
 8002548:	193b      	adds	r3, r7, r4
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b1f      	cmp	r3, #31
 800254e:	d826      	bhi.n	800259e <PDOconfigMap+0x19a>
 8002550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d022      	beq.n	800259e <PDOconfigMap+0x19a>
            PDO->flagPDObyte[mapIndex] =
                    &entry->extension->flagsPDO[subIndex >> 3];
 8002558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800255a:	6899      	ldr	r1, [r3, #8]
 800255c:	193b      	adds	r3, r7, r4
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	08db      	lsrs	r3, r3, #3
 8002562:	b2db      	uxtb	r3, r3
 8002564:	0018      	movs	r0, r3
            PDO->flagPDObyte[mapIndex] =
 8002566:	1dfb      	adds	r3, r7, #7
 8002568:	781a      	ldrb	r2, [r3, #0]
                    &entry->extension->flagsPDO[subIndex >> 3];
 800256a:	0003      	movs	r3, r0
 800256c:	3308      	adds	r3, #8
 800256e:	18cb      	adds	r3, r1, r3
 8002570:	1d19      	adds	r1, r3, #4
            PDO->flagPDObyte[mapIndex] =
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	323c      	adds	r2, #60	; 0x3c
 8002576:	0092      	lsls	r2, r2, #2
 8002578:	50d1      	str	r1, [r2, r3]
            PDO->flagPDObitmask[mapIndex] = 1 << (subIndex & 0x07);
 800257a:	193b      	adds	r3, r7, r4
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	2207      	movs	r2, #7
 8002580:	4013      	ands	r3, r2
 8002582:	2201      	movs	r2, #1
 8002584:	409a      	lsls	r2, r3
 8002586:	0011      	movs	r1, r2
 8002588:	1dfb      	adds	r3, r7, #7
 800258a:	781a      	ldrb	r2, [r3, #0]
 800258c:	b2c8      	uxtb	r0, r1
 800258e:	68f9      	ldr	r1, [r7, #12]
 8002590:	2388      	movs	r3, #136	; 0x88
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	188a      	adds	r2, r1, r2
 8002596:	18d3      	adds	r3, r2, r3
 8002598:	1c02      	adds	r2, r0, #0
 800259a:	701a      	strb	r2, [r3, #0]
 800259c:	e006      	b.n	80025ac <PDOconfigMap+0x1a8>
        }
        else {
            PDO->flagPDObyte[mapIndex] = NULL;
 800259e:	1dfb      	adds	r3, r7, #7
 80025a0:	781a      	ldrb	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	323c      	adds	r2, #60	; 0x3c
 80025a6:	0092      	lsls	r2, r2, #2
 80025a8:	2100      	movs	r1, #0
 80025aa:	50d1      	str	r1, [r2, r3]
        }
    }
#endif

    return ODR_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	0018      	movs	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	b012      	add	sp, #72	; 0x48
 80025b4:	bdb0      	pop	{r4, r5, r7, pc}
 80025b6:	46c0      	nop			; (mov r8, r8)
 80025b8:	080023b3 	.word	0x080023b3
 80025bc:	0800238f 	.word	0x0800238f

080025c0 <PDO_initMapping>:
                                        OD_t *OD,
                                        OD_entry_t *OD_PDOMapPar,
                                        bool_t isRPDO,
                                        uint32_t *errInfo,
                                        uint32_t *erroneousMap)
{
 80025c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025c2:	b08d      	sub	sp, #52	; 0x34
 80025c4:	af02      	add	r7, sp, #8
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
 80025cc:	603b      	str	r3, [r7, #0]
    ODR_t odRet;
    size_t pdoDataLength = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t mappedObjectsCount = 0;
 80025d2:	211b      	movs	r1, #27
 80025d4:	187b      	adds	r3, r7, r1
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]

    /* number of mapped application objects in PDO */
    odRet = OD_get_u8(OD_PDOMapPar, 0, &mappedObjectsCount, true);
 80025da:	2522      	movs	r5, #34	; 0x22
 80025dc:	197c      	adds	r4, r7, r5
 80025de:	187a      	adds	r2, r7, r1
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	2301      	movs	r3, #1
 80025e4:	2100      	movs	r1, #0
 80025e6:	f7ff fe8a 	bl	80022fe <OD_get_u8>
 80025ea:	0003      	movs	r3, r0
 80025ec:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 80025ee:	197b      	adds	r3, r7, r5
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	b25b      	sxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00d      	beq.n	8002614 <PDO_initMapping+0x54>
        if (errInfo != NULL) {
 80025f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d007      	beq.n	800260e <PDO_initMapping+0x4e>
            *errInfo = ((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	0018      	movs	r0, r3
 8002602:	f7ff fe6d 	bl	80022e0 <OD_getIndex>
 8002606:	0003      	movs	r3, r0
 8002608:	021a      	lsls	r2, r3, #8
 800260a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800260c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800260e:	230c      	movs	r3, #12
 8002610:	425b      	negs	r3, r3
 8002612:	e095      	b.n	8002740 <PDO_initMapping+0x180>
    }

    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002614:	2323      	movs	r3, #35	; 0x23
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e06b      	b.n	80026f6 <PDO_initMapping+0x136>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 800261e:	2523      	movs	r5, #35	; 0x23
 8002620:	197b      	adds	r3, r7, r5
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	0013      	movs	r3, r2
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	1a9b      	subs	r3, r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	3310      	adds	r3, #16
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	18d3      	adds	r3, r2, r3
 8002632:	61fb      	str	r3, [r7, #28]
        uint32_t map = 0;
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

        odRet = OD_get_u32(OD_PDOMapPar, i + 1, &map, true);
 8002638:	197b      	adds	r3, r7, r5
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	3301      	adds	r3, #1
 800263e:	b2d9      	uxtb	r1, r3
 8002640:	2622      	movs	r6, #34	; 0x22
 8002642:	19bc      	adds	r4, r7, r6
 8002644:	2314      	movs	r3, #20
 8002646:	18fa      	adds	r2, r7, r3
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	2301      	movs	r3, #1
 800264c:	f7ff fe87 	bl	800235e <OD_get_u32>
 8002650:	0003      	movs	r3, r0
 8002652:	7023      	strb	r3, [r4, #0]
        if (odRet == ODR_SUB_NOT_EXIST) {
 8002654:	19bb      	adds	r3, r7, r6
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	b25b      	sxtb	r3, r3
 800265a:	2b0e      	cmp	r3, #14
 800265c:	d044      	beq.n	80026e8 <PDO_initMapping+0x128>
            continue;
        }
        if (odRet != ODR_OK) {
 800265e:	19bb      	adds	r3, r7, r6
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	b25b      	sxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d010      	beq.n	800268a <PDO_initMapping+0xca>
            if (errInfo != NULL) {
 8002668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00a      	beq.n	8002684 <PDO_initMapping+0xc4>
                *errInfo = (((uint32_t)OD_getIndex(OD_PDOMapPar))<<8) | i;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	0018      	movs	r0, r3
 8002672:	f7ff fe35 	bl	80022e0 <OD_getIndex>
 8002676:	0003      	movs	r3, r0
 8002678:	021a      	lsls	r2, r3, #8
 800267a:	197b      	adds	r3, r7, r5
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	431a      	orrs	r2, r3
 8002680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002682:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8002684:	230c      	movs	r3, #12
 8002686:	425b      	negs	r3, r3
 8002688:	e05a      	b.n	8002740 <PDO_initMapping+0x180>
        }

        odRet = PDOconfigMap(PDO, map, i, isRPDO, OD);
 800268a:	6979      	ldr	r1, [r7, #20]
 800268c:	2622      	movs	r6, #34	; 0x22
 800268e:	19bc      	adds	r4, r7, r6
 8002690:	683d      	ldr	r5, [r7, #0]
 8002692:	2323      	movs	r3, #35	; 0x23
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	781a      	ldrb	r2, [r3, #0]
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	002b      	movs	r3, r5
 80026a0:	f7ff feb0 	bl	8002404 <PDOconfigMap>
 80026a4:	0003      	movs	r3, r0
 80026a6:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 80026a8:	19bb      	adds	r3, r7, r6
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b25b      	sxtb	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00c      	beq.n	80026cc <PDO_initMapping+0x10c>
            /* indicate erroneous mapping in initialization phase */
            OD_IO->stream.dataLength = 0;
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	2200      	movs	r2, #0
 80026b6:	609a      	str	r2, [r3, #8]
            OD_IO->stream.dataOffset = 0xFF;
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	22ff      	movs	r2, #255	; 0xff
 80026bc:	60da      	str	r2, [r3, #12]
            if (*erroneousMap == 0) *erroneousMap = map;
 80026be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <PDO_initMapping+0x10c>
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ca:	601a      	str	r2, [r3, #0]
        }

        if (i < mappedObjectsCount) {
 80026cc:	231b      	movs	r3, #27
 80026ce:	18fb      	adds	r3, r7, r3
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2223      	movs	r2, #35	; 0x23
 80026d4:	18ba      	adds	r2, r7, r2
 80026d6:	7812      	ldrb	r2, [r2, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d206      	bcs.n	80026ea <PDO_initMapping+0x12a>
            pdoDataLength += OD_IO->stream.dataOffset;
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e2:	18d3      	adds	r3, r2, r3
 80026e4:	627b      	str	r3, [r7, #36]	; 0x24
 80026e6:	e000      	b.n	80026ea <PDO_initMapping+0x12a>
            continue;
 80026e8:	46c0      	nop			; (mov r8, r8)
    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 80026ea:	2123      	movs	r1, #35	; 0x23
 80026ec:	187b      	adds	r3, r7, r1
 80026ee:	781a      	ldrb	r2, [r3, #0]
 80026f0:	187b      	adds	r3, r7, r1
 80026f2:	3201      	adds	r2, #1
 80026f4:	701a      	strb	r2, [r3, #0]
 80026f6:	2323      	movs	r3, #35	; 0x23
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	2b07      	cmp	r3, #7
 80026fe:	d98e      	bls.n	800261e <PDO_initMapping+0x5e>
        }
    }
    if (pdoDataLength > CO_PDO_MAX_SIZE
 8002700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002702:	2b08      	cmp	r3, #8
 8002704:	d807      	bhi.n	8002716 <PDO_initMapping+0x156>
        || (pdoDataLength == 0 && mappedObjectsCount > 0)
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10b      	bne.n	8002724 <PDO_initMapping+0x164>
 800270c:	231b      	movs	r3, #27
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d006      	beq.n	8002724 <PDO_initMapping+0x164>
    ) {
        if (*erroneousMap == 0) *erroneousMap = 1;
 8002716:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d102      	bne.n	8002724 <PDO_initMapping+0x164>
 800271e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002720:	2201      	movs	r2, #1
 8002722:	601a      	str	r2, [r3, #0]
    }

    if (*erroneousMap == 0) {
 8002724:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d108      	bne.n	800273e <PDO_initMapping+0x17e>
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 800272c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272e:	b2da      	uxtb	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002734:	231b      	movs	r3, #27
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	781a      	ldrb	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	735a      	strb	r2, [r3, #13]
    }

    return CO_ERROR_NO;
 800273e:	2300      	movs	r3, #0
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b00b      	add	sp, #44	; 0x2c
 8002746:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002748 <CO_PDO_receive>:
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by the new message.
 */
static void CO_PDO_receive(void *object, void *msg) {
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b089      	sub	sp, #36	; 0x24
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
    CO_RPDO_t *RPDO = object;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	61bb      	str	r3, [r7, #24]
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800275a:	2013      	movs	r0, #19
 800275c:	183b      	adds	r3, r7, r0
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	7912      	ldrb	r2, [r2, #4]
 8002762:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	3305      	adds	r3, #5
 8002768:	60fb      	str	r3, [r7, #12]
    uint8_t err = RPDO->receiveError;
 800276a:	241f      	movs	r4, #31
 800276c:	193b      	adds	r3, r7, r4
 800276e:	69b9      	ldr	r1, [r7, #24]
 8002770:	2298      	movs	r2, #152	; 0x98
 8002772:	0052      	lsls	r2, r2, #1
 8002774:	5c8a      	ldrb	r2, [r1, r2]
 8002776:	701a      	strb	r2, [r3, #0]

    if (PDO->valid) {
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d051      	beq.n	8002824 <CO_PDO_receive+0xdc>
        if (DLC >= PDO->dataLength) {
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	7b1b      	ldrb	r3, [r3, #12]
 8002784:	183a      	adds	r2, r7, r0
 8002786:	7812      	ldrb	r2, [r2, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d343      	bcc.n	8002814 <CO_PDO_receive+0xcc>
            /* indicate errors in PDO length */
            if (DLC == PDO->dataLength) {
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	7b1b      	ldrb	r3, [r3, #12]
 8002790:	183a      	adds	r2, r7, r0
 8002792:	7812      	ldrb	r2, [r2, #0]
 8002794:	429a      	cmp	r2, r3
 8002796:	d107      	bne.n	80027a8 <CO_PDO_receive+0x60>
                if (err == CO_RPDO_RX_ACK_ERROR) err = CO_RPDO_RX_OK;
 8002798:	193b      	adds	r3, r7, r4
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d10b      	bne.n	80027b8 <CO_PDO_receive+0x70>
 80027a0:	193b      	adds	r3, r7, r4
 80027a2:	220b      	movs	r2, #11
 80027a4:	701a      	strb	r2, [r3, #0]
 80027a6:	e007      	b.n	80027b8 <CO_PDO_receive+0x70>
            }
            else {
                if (err == CO_RPDO_RX_ACK_NO_ERROR) err = CO_RPDO_RX_LONG;
 80027a8:	221f      	movs	r2, #31
 80027aa:	18bb      	adds	r3, r7, r2
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d102      	bne.n	80027b8 <CO_PDO_receive+0x70>
 80027b2:	18bb      	adds	r3, r7, r2
 80027b4:	220d      	movs	r2, #13
 80027b6:	701a      	strb	r2, [r3, #0]
            }

            /* Determine, to which of the two rx buffers copy the message. */
            uint8_t bufNo = 0;
 80027b8:	211e      	movs	r1, #30
 80027ba:	187b      	adds	r3, r7, r1
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
            if (RPDO->synchronous && RPDO->SYNC != NULL
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	239c      	movs	r3, #156	; 0x9c
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	58d3      	ldr	r3, [r2, r3]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00f      	beq.n	80027ec <CO_PDO_receive+0xa4>
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	239a      	movs	r3, #154	; 0x9a
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	58d3      	ldr	r3, [r2, r3]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d009      	beq.n	80027ec <CO_PDO_receive+0xa4>
                && RPDO->SYNC->CANrxToggle
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	239a      	movs	r3, #154	; 0x9a
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	58d3      	ldr	r3, [r2, r3]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <CO_PDO_receive+0xa4>
            ) {
                bufNo = 1;
 80027e6:	187b      	adds	r3, r7, r1
 80027e8:	2201      	movs	r2, #1
 80027ea:	701a      	strb	r2, [r3, #0]
            }
#endif

            /* copy data into appropriate buffer and set 'new message' flag */
            memcpy(RPDO->CANrxData[bufNo], data,sizeof(RPDO->CANrxData[bufNo]));
 80027ec:	241e      	movs	r4, #30
 80027ee:	193b      	adds	r3, r7, r4
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	3324      	adds	r3, #36	; 0x24
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	18d3      	adds	r3, r2, r3
 80027fa:	68f9      	ldr	r1, [r7, #12]
 80027fc:	2208      	movs	r2, #8
 80027fe:	0018      	movs	r0, r3
 8002800:	f00e ff0c 	bl	801161c <memcpy>
            CO_FLAG_SET(RPDO->CANrxNew[bufNo]);
 8002804:	193b      	adds	r3, r7, r4
 8002806:	781a      	ldrb	r2, [r3, #0]
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	3246      	adds	r2, #70	; 0x46
 800280c:	0092      	lsls	r2, r2, #2
 800280e:	2101      	movs	r1, #1
 8002810:	50d1      	str	r1, [r2, r3]
 8002812:	e007      	b.n	8002824 <CO_PDO_receive+0xdc>
            if (RPDO->pFunctSignalPre != NULL) {
                RPDO->pFunctSignalPre(RPDO->functSignalObjectPre);
            }
#endif
        }
        else if (err == CO_RPDO_RX_ACK_NO_ERROR) {
 8002814:	221f      	movs	r2, #31
 8002816:	18bb      	adds	r3, r7, r2
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d102      	bne.n	8002824 <CO_PDO_receive+0xdc>
            err = CO_RPDO_RX_SHORT;
 800281e:	18bb      	adds	r3, r7, r2
 8002820:	220c      	movs	r2, #12
 8002822:	701a      	strb	r2, [r3, #0]
        }
    }

    RPDO->receiveError = err;
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	231f      	movs	r3, #31
 8002828:	18f9      	adds	r1, r7, r3
 800282a:	2398      	movs	r3, #152	; 0x98
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	7809      	ldrb	r1, [r1, #0]
 8002830:	54d1      	strb	r1, [r2, r3]
}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	46bd      	mov	sp, r7
 8002836:	b009      	add	sp, #36	; 0x24
 8002838:	bd90      	pop	{r4, r7, pc}
	...

0800283c <CO_RPDO_init>:
                              OD_entry_t *OD_14xx_RPDOCommPar,
                              OD_entry_t *OD_16xx_RPDOMapPar,
                              CO_CANmodule_t *CANdevRx,
                              uint16_t CANdevRxIdx,
                              uint32_t *errInfo)
{
 800283c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800283e:	b091      	sub	sp, #68	; 0x44
 8002840:	af04      	add	r7, sp, #16
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
 8002848:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
    CO_ReturnError_t ret;
    ODR_t odRet;

    /* verify arguments */
    if (RPDO == NULL || OD == NULL || em == NULL || OD_14xx_RPDOCommPar == NULL
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00e      	beq.n	8002872 <CO_RPDO_init+0x36>
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00b      	beq.n	8002872 <CO_RPDO_init+0x36>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <CO_RPDO_init+0x36>
 8002860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <CO_RPDO_init+0x36>
        || OD_16xx_RPDOMapPar == NULL || CANdevRx == NULL
 8002866:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <CO_RPDO_init+0x36>
 800286c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800286e:	2b00      	cmp	r3, #0
 8002870:	d102      	bne.n	8002878 <CO_RPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002872:	2301      	movs	r3, #1
 8002874:	425b      	negs	r3, r3
 8002876:	e10b      	b.n	8002a90 <CO_RPDO_init+0x254>
    }

    /* clear object */
    memset(RPDO, 0, sizeof(CO_RPDO_t));
 8002878:	23a2      	movs	r3, #162	; 0xa2
 800287a:	005a      	lsls	r2, r3, #1
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2100      	movs	r1, #0
 8002880:	0018      	movs	r0, r3
 8002882:	f00e fee7 	bl	8011654 <memset>

    /* Configure object variables */
    PDO->em = em;
 8002886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevRx;
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002890:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
    ret = PDO_initMapping(PDO,
 8002896:	2523      	movs	r5, #35	; 0x23
 8002898:	197c      	adds	r4, r7, r5
 800289a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800289c:	68b9      	ldr	r1, [r7, #8]
 800289e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80028a0:	231c      	movs	r3, #28
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2301      	movs	r3, #1
 80028ac:	f7ff fe88 	bl	80025c0 <PDO_initMapping>
 80028b0:	0003      	movs	r3, r0
 80028b2:	7023      	strb	r3, [r4, #0]
                          OD,
                          OD_16xx_RPDOMapPar,
                          true,
                          errInfo,
                          &erroneousMap);
    if (ret != CO_ERROR_NO) {
 80028b4:	197b      	adds	r3, r7, r5
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	b25b      	sxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <CO_RPDO_init+0x8a>
        return ret;
 80028be:	197b      	adds	r3, r7, r5
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	b25b      	sxtb	r3, r3
 80028c4:	e0e4      	b.n	8002a90 <CO_RPDO_init+0x254>
    }


    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
    odRet = OD_get_u32(OD_14xx_RPDOCommPar, 1, &COB_ID, true);
 80028ca:	2522      	movs	r5, #34	; 0x22
 80028cc:	197c      	adds	r4, r7, r5
 80028ce:	2318      	movs	r3, #24
 80028d0:	18fa      	adds	r2, r7, r3
 80028d2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80028d4:	2301      	movs	r3, #1
 80028d6:	2101      	movs	r1, #1
 80028d8:	f7ff fd41 	bl	800235e <OD_get_u32>
 80028dc:	0003      	movs	r3, r0
 80028de:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 80028e0:	197b      	adds	r3, r7, r5
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	b25b      	sxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00f      	beq.n	800290a <CO_RPDO_init+0xce>
        if (errInfo != NULL) {
 80028ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d009      	beq.n	8002904 <CO_RPDO_init+0xc8>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 1;
 80028f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028f2:	0018      	movs	r0, r3
 80028f4:	f7ff fcf4 	bl	80022e0 <OD_getIndex>
 80028f8:	0003      	movs	r3, r0
 80028fa:	021b      	lsls	r3, r3, #8
 80028fc:	2201      	movs	r2, #1
 80028fe:	431a      	orrs	r2, r3
 8002900:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002902:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002904:	230c      	movs	r3, #12
 8002906:	425b      	negs	r3, r3
 8002908:	e0c2      	b.n	8002a90 <CO_RPDO_init+0x254>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	43db      	mvns	r3, r3
 800290e:	0fdb      	lsrs	r3, r3, #31
 8002910:	b2db      	uxtb	r3, r3
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	b29a      	uxth	r2, r3
 8002918:	212a      	movs	r1, #42	; 0x2a
 800291a:	187b      	adds	r3, r7, r1
 800291c:	0552      	lsls	r2, r2, #21
 800291e:	0d52      	lsrs	r2, r2, #21
 8002920:	801a      	strh	r2, [r3, #0]
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 8002922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00e      	beq.n	8002946 <CO_RPDO_init+0x10a>
 8002928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292a:	7b5b      	ldrb	r3, [r3, #13]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <CO_RPDO_init+0xfc>
 8002930:	187b      	adds	r3, r7, r1
 8002932:	881b      	ldrh	r3, [r3, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d106      	bne.n	8002946 <CO_RPDO_init+0x10a>
        valid = false;
 8002938:	2300      	movs	r3, #0
 800293a:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <CO_RPDO_init+0x10a>
 8002942:	2301      	movs	r3, #1
 8002944:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00f      	beq.n	800296c <CO_RPDO_init+0x130>
        CO_errorReport(PDO->em,
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d001      	beq.n	800295a <CO_RPDO_init+0x11e>
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	e000      	b.n	800295c <CO_RPDO_init+0x120>
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	2282      	movs	r2, #130	; 0x82
 800295e:	0212      	lsls	r2, r2, #8
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	0013      	movs	r3, r2
 8002964:	221a      	movs	r2, #26
 8002966:	2101      	movs	r1, #1
 8002968:	f7fe fa34 	bl	8000dd4 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 800296c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800296e:	2b00      	cmp	r3, #0
 8002970:	d103      	bne.n	800297a <CO_RPDO_init+0x13e>
        CAN_ID = 0;
 8002972:	232a      	movs	r3, #42	; 0x2a
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	2200      	movs	r2, #0
 8002978:	801a      	strh	r2, [r3, #0]
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 800297a:	202a      	movs	r0, #42	; 0x2a
 800297c:	183b      	adds	r3, r7, r0
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00f      	beq.n	80029a4 <CO_RPDO_init+0x168>
 8002984:	183b      	adds	r3, r7, r0
 8002986:	881a      	ldrh	r2, [r3, #0]
 8002988:	2440      	movs	r4, #64	; 0x40
 800298a:	2508      	movs	r5, #8
 800298c:	197b      	adds	r3, r7, r5
 800298e:	191b      	adds	r3, r3, r4
 8002990:	881b      	ldrh	r3, [r3, #0]
 8002992:	4941      	ldr	r1, [pc, #260]	; (8002a98 <CO_RPDO_init+0x25c>)
 8002994:	400b      	ands	r3, r1
 8002996:	429a      	cmp	r2, r3
 8002998:	d104      	bne.n	80029a4 <CO_RPDO_init+0x168>
        CAN_ID = preDefinedCanId;
 800299a:	183a      	adds	r2, r7, r0
 800299c:	197b      	adds	r3, r7, r5
 800299e:	191b      	adds	r3, r3, r4
 80029a0:	881b      	ldrh	r3, [r3, #0]
 80029a2:	8013      	strh	r3, [r2, #0]
    }

    ret = CO_CANrxBufferInit(
 80029a4:	2623      	movs	r6, #35	; 0x23
 80029a6:	19bc      	adds	r4, r7, r6
 80029a8:	4d3c      	ldr	r5, [pc, #240]	; (8002a9c <CO_RPDO_init+0x260>)
 80029aa:	232a      	movs	r3, #42	; 0x2a
 80029ac:	18fb      	adds	r3, r7, r3
 80029ae:	881a      	ldrh	r2, [r3, #0]
 80029b0:	2350      	movs	r3, #80	; 0x50
 80029b2:	2108      	movs	r1, #8
 80029b4:	468c      	mov	ip, r1
 80029b6:	44bc      	add	ip, r7
 80029b8:	4463      	add	r3, ip
 80029ba:	8819      	ldrh	r1, [r3, #0]
 80029bc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80029be:	4b38      	ldr	r3, [pc, #224]	; (8002aa0 <CO_RPDO_init+0x264>)
 80029c0:	9302      	str	r3, [sp, #8]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	2300      	movs	r3, #0
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	002b      	movs	r3, r5
 80029cc:	f004 fe7a 	bl	80076c4 <CO_CANrxBufferInit>
 80029d0:	0003      	movs	r3, r0
 80029d2:	7023      	strb	r3, [r4, #0]
            CAN_ID,             /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)RPDO,        /* object passed to receive function */
            CO_PDO_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 80029d4:	19bb      	adds	r3, r7, r6
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	b25b      	sxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <CO_RPDO_init+0x1aa>
        return ret;
 80029de:	19bb      	adds	r3, r7, r6
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	b25b      	sxtb	r3, r3
 80029e4:	e054      	b.n	8002a90 <CO_RPDO_init+0x254>
    }

    PDO->valid = valid;
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029ea:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - transmission type */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 80029ec:	2117      	movs	r1, #23
 80029ee:	187b      	adds	r3, r7, r1
 80029f0:	22fe      	movs	r2, #254	; 0xfe
 80029f2:	701a      	strb	r2, [r3, #0]
    odRet = OD_get_u8(OD_14xx_RPDOCommPar, 2, &transmissionType, true);
 80029f4:	2522      	movs	r5, #34	; 0x22
 80029f6:	197c      	adds	r4, r7, r5
 80029f8:	187a      	adds	r2, r7, r1
 80029fa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80029fc:	2301      	movs	r3, #1
 80029fe:	2102      	movs	r1, #2
 8002a00:	f7ff fc7d 	bl	80022fe <OD_get_u8>
 8002a04:	0003      	movs	r3, r0
 8002a06:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002a08:	197b      	adds	r3, r7, r5
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00f      	beq.n	8002a32 <CO_RPDO_init+0x1f6>
        if (errInfo != NULL) {
 8002a12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d009      	beq.n	8002a2c <CO_RPDO_init+0x1f0>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 2;
 8002a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f7ff fc60 	bl	80022e0 <OD_getIndex>
 8002a20:	0003      	movs	r3, r0
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	2202      	movs	r2, #2
 8002a26:	431a      	orrs	r2, r3
 8002a28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a2a:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002a2c:	230c      	movs	r3, #12
 8002a2e:	425b      	negs	r3, r3
 8002a30:	e02e      	b.n	8002a90 <CO_RPDO_init+0x254>
    }

    RPDO->SYNC = SYNC;
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	239a      	movs	r3, #154	; 0x9a
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	6839      	ldr	r1, [r7, #0]
 8002a3a:	50d1      	str	r1, [r2, r3]
    RPDO->synchronous = transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8002a3c:	2317      	movs	r3, #23
 8002a3e:	18fb      	adds	r3, r7, r3
 8002a40:	781a      	ldrb	r2, [r3, #0]
 8002a42:	21f0      	movs	r1, #240	; 0xf0
 8002a44:	2300      	movs	r3, #0
 8002a46:	4291      	cmp	r1, r2
 8002a48:	415b      	adcs	r3, r3
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	239c      	movs	r3, #156	; 0x9c
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	50d1      	str	r1, [r2, r3]
#endif


    /* Configure communication parameter - event-timer (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
    uint16_t eventTime = 0;
 8002a56:	2514      	movs	r5, #20
 8002a58:	197b      	adds	r3, r7, r5
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	801a      	strh	r2, [r3, #0]
    odRet = OD_get_u16(OD_14xx_RPDOCommPar, 5, &eventTime, true);
 8002a5e:	2322      	movs	r3, #34	; 0x22
 8002a60:	18fc      	adds	r4, r7, r3
 8002a62:	197a      	adds	r2, r7, r5
 8002a64:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002a66:	2301      	movs	r3, #1
 8002a68:	2105      	movs	r1, #5
 8002a6a:	f7ff fc60 	bl	800232e <OD_get_u16>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	7023      	strb	r3, [r4, #0]
    RPDO->timeoutTime_us = (uint32_t)eventTime * 1000;
 8002a72:	197b      	adds	r3, r7, r5
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	001a      	movs	r2, r3
 8002a78:	0013      	movs	r3, r2
 8002a7a:	015b      	lsls	r3, r3, #5
 8002a7c:	1a9b      	subs	r3, r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	189b      	adds	r3, r3, r2
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	0019      	movs	r1, r3
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	239e      	movs	r3, #158	; 0x9e
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
    OD_extension_init(OD_14xx_RPDOCommPar, &PDO->OD_communicationParam_ext);
    OD_extension_init(OD_16xx_RPDOMapPar, &PDO->OD_mappingParam_extension);
#endif

    return CO_ERROR_NO;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	0018      	movs	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	b00d      	add	sp, #52	; 0x34
 8002a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a98:	0000ff80 	.word	0x0000ff80
 8002a9c:	000007ff 	.word	0x000007ff
 8002aa0:	08002749 	.word	0x08002749

08002aa4 <CO_RPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 8002aa4:	b5b0      	push	{r4, r5, r7, lr}
 8002aa6:	b096      	sub	sp, #88	; 0x58
 8002aa8:	af02      	add	r7, sp, #8
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	603b      	str	r3, [r7, #0]
    (void) syncWas;
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	637b      	str	r3, [r7, #52]	; 0x34

    if (PDO->valid && NMTisOperational
 8002ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d100      	bne.n	8002ac0 <CO_RPDO_process+0x1c>
 8002abe:	e126      	b.n	8002d0e <CO_RPDO_process+0x26a>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d100      	bne.n	8002ac8 <CO_RPDO_process+0x24>
 8002ac6:	e122      	b.n	8002d0e <CO_RPDO_process+0x26a>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && (syncWas || !RPDO->synchronous)
 8002ac8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d106      	bne.n	8002adc <CO_RPDO_process+0x38>
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	239c      	movs	r3, #156	; 0x9c
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	58d3      	ldr	r3, [r2, r3]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d000      	beq.n	8002adc <CO_RPDO_process+0x38>
 8002ada:	e118      	b.n	8002d0e <CO_RPDO_process+0x26a>
#endif
    ) {
        /* Verify errors in length of received RPDO CAN message */
        if (RPDO->receiveError > CO_RPDO_RX_ACK) {
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	2398      	movs	r3, #152	; 0x98
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	5cd3      	ldrb	r3, [r2, r3]
 8002ae4:	2b0a      	cmp	r3, #10
 8002ae6:	d929      	bls.n	8002b3c <CO_RPDO_process+0x98>
            bool_t setError = RPDO->receiveError != CO_RPDO_RX_OK;
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	2398      	movs	r3, #152	; 0x98
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	5cd3      	ldrb	r3, [r2, r3]
 8002af0:	3b0b      	subs	r3, #11
 8002af2:	1e5a      	subs	r2, r3, #1
 8002af4:	4193      	sbcs	r3, r2
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	633b      	str	r3, [r7, #48]	; 0x30
            uint16_t code = RPDO->receiveError == CO_RPDO_RX_SHORT
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	2398      	movs	r3, #152	; 0x98
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	5cd3      	ldrb	r3, [r2, r3]
 8002b02:	2b0c      	cmp	r3, #12
 8002b04:	d101      	bne.n	8002b0a <CO_RPDO_process+0x66>
 8002b06:	4a90      	ldr	r2, [pc, #576]	; (8002d48 <CO_RPDO_process+0x2a4>)
 8002b08:	e000      	b.n	8002b0c <CO_RPDO_process+0x68>
 8002b0a:	4a90      	ldr	r2, [pc, #576]	; (8002d4c <CO_RPDO_process+0x2a8>)
 8002b0c:	212e      	movs	r1, #46	; 0x2e
 8002b0e:	187b      	adds	r3, r7, r1
 8002b10:	801a      	strh	r2, [r3, #0]
                          ? CO_EMC_PDO_LENGTH : CO_EMC_PDO_LENGTH_EXC;
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 8002b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b14:	6818      	ldr	r0, [r3, #0]
                     code, PDO->dataLength);
 8002b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b18:	7b1b      	ldrb	r3, [r3, #12]
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 8002b1a:	001a      	movs	r2, r3
 8002b1c:	187b      	adds	r3, r7, r1
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b22:	9200      	str	r2, [sp, #0]
 8002b24:	2204      	movs	r2, #4
 8002b26:	f7fe f955 	bl	8000dd4 <CO_error>
            RPDO->receiveError = setError
                              ? CO_RPDO_RX_ACK_ERROR : CO_RPDO_RX_ACK_NO_ERROR;
 8002b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2c:	1e5a      	subs	r2, r3, #1
 8002b2e:	4193      	sbcs	r3, r2
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	0019      	movs	r1, r3
            RPDO->receiveError = setError
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	2398      	movs	r3, #152	; 0x98
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	54d1      	strb	r1, [r2, r3]
        }

        /* Determine, which of the two rx buffers contains relevant message. */
        uint8_t bufNo = 0;
 8002b3c:	214f      	movs	r1, #79	; 0x4f
 8002b3e:	187b      	adds	r3, r7, r1
 8002b40:	2200      	movs	r2, #0
 8002b42:	701a      	strb	r2, [r3, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (RPDO->synchronous && RPDO->SYNC != NULL && !RPDO->SYNC->CANrxToggle)
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	239c      	movs	r3, #156	; 0x9c
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	58d3      	ldr	r3, [r2, r3]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00f      	beq.n	8002b70 <CO_RPDO_process+0xcc>
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	239a      	movs	r3, #154	; 0x9a
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	58d3      	ldr	r3, [r2, r3]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d009      	beq.n	8002b70 <CO_RPDO_process+0xcc>
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	239a      	movs	r3, #154	; 0x9a
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	58d3      	ldr	r3, [r2, r3]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d102      	bne.n	8002b70 <CO_RPDO_process+0xcc>
            bufNo = 1;
 8002b6a:	187b      	adds	r3, r7, r1
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	701a      	strb	r2, [r3, #0]
#endif

        /* copy RPDO into OD variables according to mappings */
        bool_t rpdoReceived = false;
 8002b70:	2300      	movs	r3, #0
 8002b72:	64bb      	str	r3, [r7, #72]	; 0x48
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 8002b74:	e06b      	b.n	8002c4e <CO_RPDO_process+0x1aa>
            rpdoReceived = true;
 8002b76:	2301      	movs	r3, #1
 8002b78:	64bb      	str	r3, [r7, #72]	; 0x48
            uint8_t *dataRPDO = RPDO->CANrxData[bufNo];
 8002b7a:	214f      	movs	r1, #79	; 0x4f
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	3324      	adds	r3, #36	; 0x24
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	18d3      	adds	r3, r2, r3
 8002b88:	647b      	str	r3, [r7, #68]	; 0x44

            /* Clear the flag. If between the copy operation CANrxNew is set
             * by receive thread, then copy the latest data again. */
            CO_FLAG_CLEAR(RPDO->CANrxNew[bufNo]);
 8002b8a:	187b      	adds	r3, r7, r1
 8002b8c:	781a      	ldrb	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	3246      	adds	r2, #70	; 0x46
 8002b92:	0092      	lsls	r2, r2, #2
 8002b94:	2100      	movs	r1, #0
 8002b96:	50d1      	str	r1, [r2, r3]

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8002b98:	2343      	movs	r3, #67	; 0x43
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
 8002ba0:	e04e      	b.n	8002c40 <CO_RPDO_process+0x19c>
                OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8002ba2:	2343      	movs	r3, #67	; 0x43
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	781a      	ldrb	r2, [r3, #0]
 8002ba8:	0013      	movs	r3, r2
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	1a9b      	subs	r3, r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	3310      	adds	r3, #16
 8002bb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bb4:	18d3      	adds	r3, r2, r3
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28

                /* get mappedLength from temporary storage */
                OD_size_t *dataOffset = &OD_IO->stream.dataOffset;
 8002bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bba:	330c      	adds	r3, #12
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
                uint8_t mappedLength = (uint8_t) (*dataOffset);
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	2323      	movs	r3, #35	; 0x23
 8002bc4:	18fb      	adds	r3, r7, r3
 8002bc6:	701a      	strb	r2, [r3, #0]

                /* length of OD variable may be larger than mappedLength */
                OD_size_t ODdataLength = OD_IO->stream.dataLength;
 8002bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
                if (ODdataLength > CO_PDO_MAX_SIZE)
 8002bce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d901      	bls.n	8002bd8 <CO_RPDO_process+0x134>
                    ODdataLength = CO_PDO_MAX_SIZE;
 8002bd4:	2308      	movs	r3, #8
 8002bd6:	63fb      	str	r3, [r7, #60]	; 0x3c

                /* Prepare data for writing into OD variable. If mappedLength
                 * is smaller than ODdataLength, then use auxiliary buffer */
                uint8_t buf[CO_PDO_MAX_SIZE];
                uint8_t *dataOD;
                if (ODdataLength > mappedLength) {
 8002bd8:	2523      	movs	r5, #35	; 0x23
 8002bda:	197b      	adds	r3, r7, r5
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d910      	bls.n	8002c06 <CO_RPDO_process+0x162>
                    memset(buf, 0, sizeof(buf));
 8002be4:	2418      	movs	r4, #24
 8002be6:	193b      	adds	r3, r7, r4
 8002be8:	2208      	movs	r2, #8
 8002bea:	2100      	movs	r1, #0
 8002bec:	0018      	movs	r0, r3
 8002bee:	f00e fd31 	bl	8011654 <memset>
                    memcpy(buf, dataRPDO, mappedLength);
 8002bf2:	197b      	adds	r3, r7, r5
 8002bf4:	781a      	ldrb	r2, [r3, #0]
 8002bf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002bf8:	193b      	adds	r3, r7, r4
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f00e fd0e 	bl	801161c <memcpy>
                    dataOD = buf;
 8002c00:	193b      	adds	r3, r7, r4
 8002c02:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c04:	e001      	b.n	8002c0a <CO_RPDO_process+0x166>
                }
                else {
                    dataOD = dataRPDO;
 8002c06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c08:	63bb      	str	r3, [r7, #56]	; 0x38
                }
 #endif

                /* Set stream.dataOffset to zero, perform OD_IO.write()
                 * and store mappedLength back to stream.dataOffset */
                *dataOffset = 0;
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
                OD_size_t countWritten;
                OD_IO->write(&OD_IO->stream, dataOD,
 8002c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c12:	699c      	ldr	r4, [r3, #24]
 8002c14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c16:	2314      	movs	r3, #20
 8002c18:	18fb      	adds	r3, r7, r3
 8002c1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c1e:	47a0      	blx	r4
                             ODdataLength, &countWritten);
                *dataOffset = mappedLength;
 8002c20:	2123      	movs	r1, #35	; 0x23
 8002c22:	187b      	adds	r3, r7, r1
 8002c24:	781a      	ldrb	r2, [r3, #0]
 8002c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c28:	601a      	str	r2, [r3, #0]

                dataRPDO += mappedLength;
 8002c2a:	187b      	adds	r3, r7, r1
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c30:	18d3      	adds	r3, r2, r3
 8002c32:	647b      	str	r3, [r7, #68]	; 0x44
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8002c34:	2143      	movs	r1, #67	; 0x43
 8002c36:	187b      	adds	r3, r7, r1
 8002c38:	781a      	ldrb	r2, [r3, #0]
 8002c3a:	187b      	adds	r3, r7, r1
 8002c3c:	3201      	adds	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c42:	7b5b      	ldrb	r3, [r3, #13]
 8002c44:	2243      	movs	r2, #67	; 0x43
 8002c46:	18ba      	adds	r2, r7, r2
 8002c48:	7812      	ldrb	r2, [r2, #0]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d3a9      	bcc.n	8002ba2 <CO_RPDO_process+0xfe>
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 8002c4e:	234f      	movs	r3, #79	; 0x4f
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	781a      	ldrb	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	3246      	adds	r2, #70	; 0x46
 8002c58:	0092      	lsls	r2, r2, #2
 8002c5a:	58d3      	ldr	r3, [r2, r3]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d18a      	bne.n	8002b76 <CO_RPDO_process+0xd2>
        } /* while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) */

        /* verify RPDO timeout */
        (void) rpdoReceived;
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        if (RPDO->timeoutTime_us > 0) {
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	239e      	movs	r3, #158	; 0x9e
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	58d3      	ldr	r3, [r2, r3]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d067      	beq.n	8002d3c <CO_RPDO_process+0x298>
            if (rpdoReceived) {
 8002c6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d01b      	beq.n	8002caa <CO_RPDO_process+0x206>
                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	23a0      	movs	r3, #160	; 0xa0
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	58d2      	ldr	r2, [r2, r3]
 8002c7a:	68f9      	ldr	r1, [r7, #12]
 8002c7c:	239e      	movs	r3, #158	; 0x9e
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	58cb      	ldr	r3, [r1, r3]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d90b      	bls.n	8002c9e <CO_RPDO_process+0x1fa>
                    CO_errorReset(PDO->em, CO_EM_RPDO_TIME_OUT,
 8002c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c88:	6818      	ldr	r0, [r3, #0]
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	23a0      	movs	r3, #160	; 0xa0
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	58d3      	ldr	r3, [r2, r3]
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2300      	movs	r3, #0
 8002c96:	2217      	movs	r2, #23
 8002c98:	2100      	movs	r1, #0
 8002c9a:	f7fe f89b 	bl	8000dd4 <CO_error>
                                RPDO->timeoutTimer);
                }
                /* enable monitoring */
                RPDO->timeoutTimer = 1;
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	23a0      	movs	r3, #160	; 0xa0
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	50d1      	str	r1, [r2, r3]
    ) {
 8002ca8:	e048      	b.n	8002d3c <CO_RPDO_process+0x298>
            }
            else if (RPDO->timeoutTimer > 0
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	23a0      	movs	r3, #160	; 0xa0
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	58d3      	ldr	r3, [r2, r3]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d042      	beq.n	8002d3c <CO_RPDO_process+0x298>
                    && RPDO->timeoutTimer < RPDO->timeoutTime_us
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	23a0      	movs	r3, #160	; 0xa0
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	58d2      	ldr	r2, [r2, r3]
 8002cbe:	68f9      	ldr	r1, [r7, #12]
 8002cc0:	239e      	movs	r3, #158	; 0x9e
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	58cb      	ldr	r3, [r1, r3]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d238      	bcs.n	8002d3c <CO_RPDO_process+0x298>
            ) {
                RPDO->timeoutTimer += timeDifference_us;
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	23a0      	movs	r3, #160	; 0xa0
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	58d2      	ldr	r2, [r2, r3]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	18d1      	adds	r1, r2, r3
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	23a0      	movs	r3, #160	; 0xa0
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	50d1      	str	r1, [r2, r3]

                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	23a0      	movs	r3, #160	; 0xa0
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	58d2      	ldr	r2, [r2, r3]
 8002ce6:	68f9      	ldr	r1, [r7, #12]
 8002ce8:	239e      	movs	r3, #158	; 0x9e
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	58cb      	ldr	r3, [r1, r3]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d924      	bls.n	8002d3c <CO_RPDO_process+0x298>
                    CO_errorReport(PDO->em, CO_EM_RPDO_TIME_OUT,
 8002cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf4:	6818      	ldr	r0, [r3, #0]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	23a0      	movs	r3, #160	; 0xa0
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	58d3      	ldr	r3, [r2, r3]
 8002cfe:	4a14      	ldr	r2, [pc, #80]	; (8002d50 <CO_RPDO_process+0x2ac>)
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	0013      	movs	r3, r2
 8002d04:	2217      	movs	r2, #23
 8002d06:	2101      	movs	r1, #1
 8002d08:	f7fe f864 	bl	8000dd4 <CO_error>
    ) {
 8002d0c:	e016      	b.n	8002d3c <CO_RPDO_process+0x298>
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE */
    } /* if (PDO->valid && NMTisOperational) */
    else {
        /* not valid and operational, clear CAN receive flags and timeoutTimer*/
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (!PDO->valid || !NMTisOperational) {
 8002d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <CO_RPDO_process+0x278>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d110      	bne.n	8002d3e <CO_RPDO_process+0x29a>
            CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	238c      	movs	r3, #140	; 0x8c
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	2100      	movs	r1, #0
 8002d24:	50d1      	str	r1, [r2, r3]
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	238e      	movs	r3, #142	; 0x8e
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	50d1      	str	r1, [r2, r3]
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
            RPDO->timeoutTimer = 0;
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	23a0      	movs	r3, #160	; 0xa0
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	2100      	movs	r1, #0
 8002d38:	50d1      	str	r1, [r2, r3]
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        RPDO->timeoutTimer = 0;
 #endif
#endif
    }
}
 8002d3a:	e000      	b.n	8002d3e <CO_RPDO_process+0x29a>
    ) {
 8002d3c:	46c0      	nop			; (mov r8, r8)
}
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	46bd      	mov	sp, r7
 8002d42:	b014      	add	sp, #80	; 0x50
 8002d44:	bdb0      	pop	{r4, r5, r7, pc}
 8002d46:	46c0      	nop			; (mov r8, r8)
 8002d48:	00008210 	.word	0x00008210
 8002d4c:	00008220 	.word	0x00008220
 8002d50:	00008250 	.word	0x00008250

08002d54 <CO_TPDO_init>:
                              OD_entry_t *OD_18xx_TPDOCommPar,
                              OD_entry_t *OD_1Axx_TPDOMapPar,
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
                              uint32_t *errInfo)
{
 8002d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d56:	b08f      	sub	sp, #60	; 0x3c
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	627b      	str	r3, [r7, #36]	; 0x24
    ODR_t odRet;

    /* verify arguments */
    if (TPDO == NULL || OD == NULL || em == NULL || OD_18xx_TPDOCommPar == NULL
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00e      	beq.n	8002d8a <CO_TPDO_init+0x36>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00b      	beq.n	8002d8a <CO_TPDO_init+0x36>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d008      	beq.n	8002d8a <CO_TPDO_init+0x36>
 8002d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <CO_TPDO_init+0x36>
        || OD_1Axx_TPDOMapPar == NULL || CANdevTx == NULL
 8002d7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d002      	beq.n	8002d8a <CO_TPDO_init+0x36>
 8002d84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d102      	bne.n	8002d90 <CO_TPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	425b      	negs	r3, r3
 8002d8e:	e14e      	b.n	800302e <CO_TPDO_init+0x2da>
    }

    /* clear object */
    memset(TPDO, 0, sizeof(CO_TPDO_t));
 8002d90:	239e      	movs	r3, #158	; 0x9e
 8002d92:	005a      	lsls	r2, r3, #1
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2100      	movs	r1, #0
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f00e fc5b 	bl	8011654 <memset>

    /* Configure object variables */
    PDO->em = em;
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevTx;
 8002da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002da8:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
    CO_ReturnError_t ret = PDO_initMapping(PDO,
 8002dae:	2523      	movs	r5, #35	; 0x23
 8002db0:	197c      	adds	r4, r7, r5
 8002db2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002db4:	68b9      	ldr	r1, [r7, #8]
 8002db6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002db8:	231c      	movs	r3, #28
 8002dba:	18fb      	adds	r3, r7, r3
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f7ff fbfc 	bl	80025c0 <PDO_initMapping>
 8002dc8:	0003      	movs	r3, r0
 8002dca:	7023      	strb	r3, [r4, #0]
                                           OD,
                                           OD_1Axx_TPDOMapPar,
                                           false,
                                           errInfo,
                                           &erroneousMap);
    if (ret != CO_ERROR_NO) {
 8002dcc:	197b      	adds	r3, r7, r5
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	b25b      	sxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <CO_TPDO_init+0x8a>
        return ret;
 8002dd6:	197b      	adds	r3, r7, r5
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	b25b      	sxtb	r3, r3
 8002ddc:	e127      	b.n	800302e <CO_TPDO_init+0x2da>
    }


    /* Configure communication parameter - transmission type */
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8002dde:	211b      	movs	r1, #27
 8002de0:	187b      	adds	r3, r7, r1
 8002de2:	22fe      	movs	r2, #254	; 0xfe
 8002de4:	701a      	strb	r2, [r3, #0]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 2, &transmissionType, true);
 8002de6:	2522      	movs	r5, #34	; 0x22
 8002de8:	197c      	adds	r4, r7, r5
 8002dea:	187a      	adds	r2, r7, r1
 8002dec:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002dee:	2301      	movs	r3, #1
 8002df0:	2102      	movs	r1, #2
 8002df2:	f7ff fa84 	bl	80022fe <OD_get_u8>
 8002df6:	0003      	movs	r3, r0
 8002df8:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002dfa:	197b      	adds	r3, r7, r5
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	b25b      	sxtb	r3, r3
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00f      	beq.n	8002e24 <CO_TPDO_init+0xd0>
        if (errInfo != NULL) {
 8002e04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d009      	beq.n	8002e1e <CO_TPDO_init+0xca>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 2;
 8002e0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f7ff fa67 	bl	80022e0 <OD_getIndex>
 8002e12:	0003      	movs	r3, r0
 8002e14:	021b      	lsls	r3, r3, #8
 8002e16:	2202      	movs	r2, #2
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e1c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002e1e:	230c      	movs	r3, #12
 8002e20:	425b      	negs	r3, r3
 8002e22:	e104      	b.n	800302e <CO_TPDO_init+0x2da>
    }
    if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8002e24:	221b      	movs	r2, #27
 8002e26:	18bb      	adds	r3, r7, r2
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2bfd      	cmp	r3, #253	; 0xfd
 8002e2c:	d806      	bhi.n	8002e3c <CO_TPDO_init+0xe8>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8002e2e:	18bb      	adds	r3, r7, r2
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2bf0      	cmp	r3, #240	; 0xf0
 8002e34:	d902      	bls.n	8002e3c <CO_TPDO_init+0xe8>
#endif
    ) {
        transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8002e36:	18bb      	adds	r3, r7, r2
 8002e38:	22fe      	movs	r2, #254	; 0xfe
 8002e3a:	701a      	strb	r2, [r3, #0]
    }
    TPDO->transmissionType = transmissionType;
 8002e3c:	231b      	movs	r3, #27
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	7819      	ldrb	r1, [r3, #0]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	238e      	movs	r3, #142	; 0x8e
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	54d1      	strb	r1, [r2, r3]
    TPDO->sendRequest = true;
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	2390      	movs	r3, #144	; 0x90
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	2101      	movs	r1, #1
 8002e52:	50d1      	str	r1, [r2, r3]

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
    odRet = OD_get_u32(OD_18xx_TPDOCommPar, 1, &COB_ID, true);
 8002e58:	2522      	movs	r5, #34	; 0x22
 8002e5a:	197c      	adds	r4, r7, r5
 8002e5c:	2314      	movs	r3, #20
 8002e5e:	18fa      	adds	r2, r7, r3
 8002e60:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002e62:	2301      	movs	r3, #1
 8002e64:	2101      	movs	r1, #1
 8002e66:	f7ff fa7a 	bl	800235e <OD_get_u32>
 8002e6a:	0003      	movs	r3, r0
 8002e6c:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002e6e:	197b      	adds	r3, r7, r5
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	b25b      	sxtb	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00f      	beq.n	8002e98 <CO_TPDO_init+0x144>
        if (errInfo != NULL) {
 8002e78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d009      	beq.n	8002e92 <CO_TPDO_init+0x13e>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 1;
 8002e7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e80:	0018      	movs	r0, r3
 8002e82:	f7ff fa2d 	bl	80022e0 <OD_getIndex>
 8002e86:	0003      	movs	r3, r0
 8002e88:	021b      	lsls	r3, r3, #8
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	431a      	orrs	r2, r3
 8002e8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e90:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002e92:	230c      	movs	r3, #12
 8002e94:	425b      	negs	r3, r3
 8002e96:	e0ca      	b.n	800302e <CO_TPDO_init+0x2da>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	0fdb      	lsrs	r3, r3, #31
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	212a      	movs	r1, #42	; 0x2a
 8002ea8:	187b      	adds	r3, r7, r1
 8002eaa:	0552      	lsls	r2, r2, #21
 8002eac:	0d52      	lsrs	r2, r2, #21
 8002eae:	801a      	strh	r2, [r3, #0]
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 8002eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00e      	beq.n	8002ed4 <CO_TPDO_init+0x180>
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb8:	7b5b      	ldrb	r3, [r3, #13]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <CO_TPDO_init+0x172>
 8002ebe:	187b      	adds	r3, r7, r1
 8002ec0:	881b      	ldrh	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d106      	bne.n	8002ed4 <CO_TPDO_init+0x180>
        valid = false;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <CO_TPDO_init+0x180>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00f      	beq.n	8002efa <CO_TPDO_init+0x1a6>
        CO_errorReport(PDO->em,
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	6818      	ldr	r0, [r3, #0]
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d001      	beq.n	8002ee8 <CO_TPDO_init+0x194>
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	e000      	b.n	8002eea <CO_TPDO_init+0x196>
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	2282      	movs	r2, #130	; 0x82
 8002eec:	0212      	lsls	r2, r2, #8
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	0013      	movs	r3, r2
 8002ef2:	221a      	movs	r2, #26
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	f7fd ff6d 	bl	8000dd4 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8002efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d103      	bne.n	8002f08 <CO_TPDO_init+0x1b4>
        CAN_ID = 0;
 8002f00:	232a      	movs	r3, #42	; 0x2a
 8002f02:	18fb      	adds	r3, r7, r3
 8002f04:	2200      	movs	r2, #0
 8002f06:	801a      	strh	r2, [r3, #0]
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 8002f08:	202a      	movs	r0, #42	; 0x2a
 8002f0a:	183b      	adds	r3, r7, r0
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00f      	beq.n	8002f32 <CO_TPDO_init+0x1de>
 8002f12:	183b      	adds	r3, r7, r0
 8002f14:	881a      	ldrh	r2, [r3, #0]
 8002f16:	2440      	movs	r4, #64	; 0x40
 8002f18:	2508      	movs	r5, #8
 8002f1a:	197b      	adds	r3, r7, r5
 8002f1c:	191b      	adds	r3, r3, r4
 8002f1e:	881b      	ldrh	r3, [r3, #0]
 8002f20:	4945      	ldr	r1, [pc, #276]	; (8003038 <CO_TPDO_init+0x2e4>)
 8002f22:	400b      	ands	r3, r1
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d104      	bne.n	8002f32 <CO_TPDO_init+0x1de>
        CAN_ID = preDefinedCanId;
 8002f28:	183a      	adds	r2, r7, r0
 8002f2a:	197b      	adds	r3, r7, r5
 8002f2c:	191b      	adds	r3, r3, r4
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	8013      	strh	r3, [r2, #0]
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8002f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f34:	7b1a      	ldrb	r2, [r3, #12]
            CANdevTx,           /* CAN device */
            CANdevTxIdx,        /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            PDO->dataLength,    /* number of data bytes */
            TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 8002f36:	68f9      	ldr	r1, [r7, #12]
 8002f38:	238e      	movs	r3, #142	; 0x8e
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	5cc9      	ldrb	r1, [r1, r3]
    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8002f3e:	20f0      	movs	r0, #240	; 0xf0
 8002f40:	2300      	movs	r3, #0
 8002f42:	4288      	cmp	r0, r1
 8002f44:	415b      	adcs	r3, r3
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	001d      	movs	r5, r3
 8002f4a:	232a      	movs	r3, #42	; 0x2a
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	881c      	ldrh	r4, [r3, #0]
 8002f50:	2350      	movs	r3, #80	; 0x50
 8002f52:	2108      	movs	r1, #8
 8002f54:	468c      	mov	ip, r1
 8002f56:	44bc      	add	ip, r7
 8002f58:	4463      	add	r3, ip
 8002f5a:	8819      	ldrh	r1, [r3, #0]
 8002f5c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002f5e:	9501      	str	r5, [sp, #4]
 8002f60:	9200      	str	r2, [sp, #0]
 8002f62:	2300      	movs	r3, #0
 8002f64:	0022      	movs	r2, r4
 8002f66:	f004 fc15 	bl	8007794 <CO_CANtxBufferInit>
 8002f6a:	0001      	movs	r1, r0
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	238c      	movs	r3, #140	; 0x8c
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	50d1      	str	r1, [r2, r3]
                                /* synchronous message flag bit */
    if (TPDO->CANtxBuff == NULL) {
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	238c      	movs	r3, #140	; 0x8c
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	58d3      	ldr	r3, [r2, r3]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d102      	bne.n	8002f86 <CO_TPDO_init+0x232>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002f80:	2301      	movs	r3, #1
 8002f82:	425b      	negs	r3, r3
 8002f84:	e053      	b.n	800302e <CO_TPDO_init+0x2da>
    }

    PDO->valid = valid;
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f8a:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - inhibit time and event-timer (opt) */
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    uint16_t inhibitTime = 0;
 8002f8c:	2512      	movs	r5, #18
 8002f8e:	197b      	adds	r3, r7, r5
 8002f90:	2200      	movs	r2, #0
 8002f92:	801a      	strh	r2, [r3, #0]
    uint16_t eventTime = 0;
 8002f94:	2610      	movs	r6, #16
 8002f96:	19bb      	adds	r3, r7, r6
 8002f98:	2200      	movs	r2, #0
 8002f9a:	801a      	strh	r2, [r3, #0]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 3, &inhibitTime, true);
 8002f9c:	2322      	movs	r3, #34	; 0x22
 8002f9e:	18fc      	adds	r4, r7, r3
 8002fa0:	197a      	adds	r2, r7, r5
 8002fa2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	2103      	movs	r1, #3
 8002fa8:	f7ff f9c1 	bl	800232e <OD_get_u16>
 8002fac:	0003      	movs	r3, r0
 8002fae:	7023      	strb	r3, [r4, #0]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 5, &eventTime, true);
 8002fb0:	2322      	movs	r3, #34	; 0x22
 8002fb2:	18fc      	adds	r4, r7, r3
 8002fb4:	19ba      	adds	r2, r7, r6
 8002fb6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002fb8:	2301      	movs	r3, #1
 8002fba:	2105      	movs	r1, #5
 8002fbc:	f7ff f9b7 	bl	800232e <OD_get_u16>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	7023      	strb	r3, [r4, #0]
    TPDO->inhibitTime_us = inhibitTime * 100;
 8002fc4:	197b      	adds	r3, r7, r5
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	001a      	movs	r2, r3
 8002fca:	2364      	movs	r3, #100	; 0x64
 8002fcc:	4353      	muls	r3, r2
 8002fce:	0019      	movs	r1, r3
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	2396      	movs	r3, #150	; 0x96
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	50d1      	str	r1, [r2, r3]
    TPDO->eventTime_us = eventTime * 1000;
 8002fd8:	19bb      	adds	r3, r7, r6
 8002fda:	881b      	ldrh	r3, [r3, #0]
 8002fdc:	001a      	movs	r2, r3
 8002fde:	0013      	movs	r3, r2
 8002fe0:	015b      	lsls	r3, r3, #5
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	189b      	adds	r3, r3, r2
 8002fe8:	00db      	lsls	r3, r3, #3
 8002fea:	0019      	movs	r1, r3
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	2398      	movs	r3, #152	; 0x98
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	50d1      	str	r1, [r2, r3]
#endif


    /* Configure communication parameter - SYNC start value (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    TPDO->syncStartValue = 0;
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	2394      	movs	r3, #148	; 0x94
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	54d1      	strb	r1, [r2, r3]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 6, &TPDO->syncStartValue, true);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	001a      	movs	r2, r3
 8003002:	3229      	adds	r2, #41	; 0x29
 8003004:	32ff      	adds	r2, #255	; 0xff
 8003006:	2322      	movs	r3, #34	; 0x22
 8003008:	18fc      	adds	r4, r7, r3
 800300a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800300c:	2301      	movs	r3, #1
 800300e:	2106      	movs	r1, #6
 8003010:	f7ff f975 	bl	80022fe <OD_get_u8>
 8003014:	0003      	movs	r3, r0
 8003016:	7023      	strb	r3, [r4, #0]
    TPDO->SYNC = SYNC;
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	2392      	movs	r3, #146	; 0x92
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	6839      	ldr	r1, [r7, #0]
 8003020:	50d1      	str	r1, [r2, r3]
    TPDO->syncCounter = 255;
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	232a      	movs	r3, #42	; 0x2a
 8003026:	33ff      	adds	r3, #255	; 0xff
 8003028:	21ff      	movs	r1, #255	; 0xff
 800302a:	54d1      	strb	r1, [r2, r3]
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
    OD_extension_init(OD_18xx_TPDOCommPar, &PDO->OD_communicationParam_ext);
    OD_extension_init(OD_1Axx_TPDOMapPar, &PDO->OD_mappingParam_extension);
#endif

    return CO_ERROR_NO;
 800302c:	2300      	movs	r3, #0
}
 800302e:	0018      	movs	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	b00d      	add	sp, #52	; 0x34
 8003034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	0000ff80 	.word	0x0000ff80

0800303c <CO_TPDOsend>:
 *
 * @param TPDO TPDO object.
 *
 * @return Same as CO_CANsend().
 */
static CO_ReturnError_t CO_TPDOsend(CO_TPDO_t *TPDO) {
 800303c:	b590      	push	{r4, r7, lr}
 800303e:	b091      	sub	sp, #68	; 0x44
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t *dataTPDO = &TPDO->CANtxBuff->data[0];
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	238c      	movs	r3, #140	; 0x8c
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	58d3      	ldr	r3, [r2, r3]
 8003050:	3305      	adds	r3, #5
 8003052:	63fb      	str	r3, [r7, #60]	; 0x3c
#if OD_FLAGS_PDO_SIZE > 0
    bool_t eventDriven =
            (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	238e      	movs	r3, #142	; 0x8e
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	5cd3      	ldrb	r3, [r2, r3]
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <CO_TPDOsend+0x30>
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	238e      	movs	r3, #142	; 0x8e
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	5cd3      	ldrb	r3, [r2, r3]
 8003068:	2bfd      	cmp	r3, #253	; 0xfd
 800306a:	d901      	bls.n	8003070 <CO_TPDOsend+0x34>
 800306c:	2301      	movs	r3, #1
 800306e:	e000      	b.n	8003072 <CO_TPDOsend+0x36>
 8003070:	2300      	movs	r3, #0
    bool_t eventDriven =
 8003072:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003074:	233b      	movs	r3, #59	; 0x3b
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	2200      	movs	r2, #0
 800307a:	701a      	strb	r2, [r3, #0]
 800307c:	e070      	b.n	8003160 <CO_TPDOsend+0x124>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 800307e:	233b      	movs	r3, #59	; 0x3b
 8003080:	18fb      	adds	r3, r7, r3
 8003082:	781a      	ldrb	r2, [r3, #0]
 8003084:	0013      	movs	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	1a9b      	subs	r3, r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	3310      	adds	r3, #16
 800308e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003090:	18d3      	adds	r3, r2, r3
 8003092:	627b      	str	r3, [r7, #36]	; 0x24
        OD_stream_t *stream = &OD_IO->stream;
 8003094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003096:	623b      	str	r3, [r7, #32]

        /* get mappedLength from temporary storage */
        uint8_t mappedLength = (uint8_t) stream->dataOffset;
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	231f      	movs	r3, #31
 800309e:	18fb      	adds	r3, r7, r3
 80030a0:	701a      	strb	r2, [r3, #0]

        /* length of OD variable may be larger than mappedLength */
        OD_size_t ODdataLength = stream->dataLength;
 80030a2:	6a3b      	ldr	r3, [r7, #32]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	637b      	str	r3, [r7, #52]	; 0x34
        if (ODdataLength > CO_PDO_MAX_SIZE)
 80030a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d901      	bls.n	80030b2 <CO_TPDOsend+0x76>
            ODdataLength = CO_PDO_MAX_SIZE;
 80030ae:	2308      	movs	r3, #8
 80030b0:	637b      	str	r3, [r7, #52]	; 0x34

        /* If mappedLength is smaller than ODdataLength, use auxiliary buffer */
        uint8_t buf[CO_PDO_MAX_SIZE];
        uint8_t *dataTPDOCopy;
        if (ODdataLength > mappedLength) {
 80030b2:	231f      	movs	r3, #31
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d909      	bls.n	80030d2 <CO_TPDOsend+0x96>
            memset(buf, 0, sizeof(buf));
 80030be:	2410      	movs	r4, #16
 80030c0:	193b      	adds	r3, r7, r4
 80030c2:	2208      	movs	r2, #8
 80030c4:	2100      	movs	r1, #0
 80030c6:	0018      	movs	r0, r3
 80030c8:	f00e fac4 	bl	8011654 <memset>
            dataTPDOCopy = buf;
 80030cc:	193b      	adds	r3, r7, r4
 80030ce:	633b      	str	r3, [r7, #48]	; 0x30
 80030d0:	e001      	b.n	80030d6 <CO_TPDOsend+0x9a>
        }
        else {
            dataTPDOCopy = dataTPDO;
 80030d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030d4:	633b      	str	r3, [r7, #48]	; 0x30
        }

        /* Set stream.dataOffset to zero, perform OD_IO.read()
         * and store mappedLength back to stream.dataOffset */
        stream->dataOffset= 0;
 80030d6:	6a3b      	ldr	r3, [r7, #32]
 80030d8:	2200      	movs	r2, #0
 80030da:	60da      	str	r2, [r3, #12]
        OD_size_t countRd;
        OD_IO->read(stream, dataTPDOCopy, ODdataLength, &countRd);
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030de:	695c      	ldr	r4, [r3, #20]
 80030e0:	230c      	movs	r3, #12
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030e8:	6a38      	ldr	r0, [r7, #32]
 80030ea:	47a0      	blx	r4
        stream->dataOffset = mappedLength;
 80030ec:	211f      	movs	r1, #31
 80030ee:	187b      	adds	r3, r7, r1
 80030f0:	781a      	ldrb	r2, [r3, #0]
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	60da      	str	r2, [r3, #12]
            }
        }
 #endif

        /* If auxiliary buffer, copy it to the TPDO */
        if (ODdataLength > mappedLength) {
 80030f6:	187b      	adds	r3, r7, r1
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d907      	bls.n	8003110 <CO_TPDOsend+0xd4>
            memcpy(dataTPDO, buf, mappedLength);
 8003100:	187b      	adds	r3, r7, r1
 8003102:	781a      	ldrb	r2, [r3, #0]
 8003104:	2310      	movs	r3, #16
 8003106:	18f9      	adds	r1, r7, r3
 8003108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800310a:	0018      	movs	r0, r3
 800310c:	f00e fa86 	bl	801161c <memcpy>
        }

        /* In event driven TPDO indicate transmission of OD variable */
 #if OD_FLAGS_PDO_SIZE > 0
        uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 8003110:	213b      	movs	r1, #59	; 0x3b
 8003112:	187b      	adds	r3, r7, r1
 8003114:	781a      	ldrb	r2, [r3, #0]
 8003116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003118:	323c      	adds	r2, #60	; 0x3c
 800311a:	0092      	lsls	r2, r2, #2
 800311c:	58d3      	ldr	r3, [r2, r3]
 800311e:	61bb      	str	r3, [r7, #24]
        if (flagPDObyte != NULL && eventDriven) {
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d010      	beq.n	8003148 <CO_TPDOsend+0x10c>
 8003126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00d      	beq.n	8003148 <CO_TPDOsend+0x10c>
           *flagPDObyte |= PDO->flagPDObitmask[i];
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	781a      	ldrb	r2, [r3, #0]
 8003130:	187b      	adds	r3, r7, r1
 8003132:	7819      	ldrb	r1, [r3, #0]
 8003134:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003136:	2388      	movs	r3, #136	; 0x88
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	1841      	adds	r1, r0, r1
 800313c:	18cb      	adds	r3, r1, r3
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	4313      	orrs	r3, r2
 8003142:	b2da      	uxtb	r2, r3
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	701a      	strb	r2, [r3, #0]
        }
 #endif

        dataTPDO += mappedLength;
 8003148:	231f      	movs	r3, #31
 800314a:	18fb      	adds	r3, r7, r3
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003150:	18d3      	adds	r3, r2, r3
 8003152:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003154:	213b      	movs	r1, #59	; 0x3b
 8003156:	187b      	adds	r3, r7, r1
 8003158:	781a      	ldrb	r2, [r3, #0]
 800315a:	187b      	adds	r3, r7, r1
 800315c:	3201      	adds	r2, #1
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003162:	7b5b      	ldrb	r3, [r3, #13]
 8003164:	223b      	movs	r2, #59	; 0x3b
 8003166:	18ba      	adds	r2, r7, r2
 8003168:	7812      	ldrb	r2, [r2, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d387      	bcc.n	800307e <CO_TPDOsend+0x42>
        }
 #endif
    }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

    TPDO->sendRequest = false;
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	2390      	movs	r3, #144	; 0x90
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	2100      	movs	r1, #0
 8003176:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    TPDO->eventTimer = TPDO->eventTime_us;
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	2398      	movs	r3, #152	; 0x98
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	58d1      	ldr	r1, [r2, r3]
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	239c      	movs	r3, #156	; 0x9c
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	50d1      	str	r1, [r2, r3]
    TPDO->inhibitTimer = TPDO->inhibitTime_us;
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	2396      	movs	r3, #150	; 0x96
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	58d1      	ldr	r1, [r2, r3]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	239a      	movs	r3, #154	; 0x9a
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	50d1      	str	r1, [r2, r3]
#endif
    return CO_CANsend(PDO->CANdev, TPDO->CANtxBuff);
 8003198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319a:	6858      	ldr	r0, [r3, #4]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	238c      	movs	r3, #140	; 0x8c
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	58d3      	ldr	r3, [r2, r3]
 80031a4:	0019      	movs	r1, r3
 80031a6:	f004 fbbd 	bl	8007924 <CO_CANsend>
 80031aa:	0003      	movs	r3, r0
}
 80031ac:	0018      	movs	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b011      	add	sp, #68	; 0x44
 80031b2:	bd90      	pop	{r4, r7, pc}

080031b4 <CO_TPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	61bb      	str	r3, [r7, #24]
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE)
    (void) timerNext_us;
#endif
    (void) syncWas;

    if (PDO->valid && NMTisOperational) {
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d100      	bne.n	80031d0 <CO_TPDO_process+0x1c>
 80031ce:	e113      	b.n	80033f8 <CO_TPDO_process+0x244>
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d100      	bne.n	80031d8 <CO_TPDO_process+0x24>
 80031d6:	e10f      	b.n	80033f8 <CO_TPDO_process+0x244>

        /* check for event timer or application event */
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE) || (OD_FLAGS_PDO_SIZE > 0)
        if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	238e      	movs	r3, #142	; 0x8e
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	5cd3      	ldrb	r3, [r2, r3]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d005      	beq.n	80031f0 <CO_TPDO_process+0x3c>
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	238e      	movs	r3, #142	; 0x8e
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	5cd3      	ldrb	r3, [r2, r3]
 80031ec:	2bfd      	cmp	r3, #253	; 0xfd
 80031ee:	d95a      	bls.n	80032a6 <CO_TPDO_process+0xf2>
        ) {
            /* event timer */
 #if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            if (TPDO->eventTime_us != 0) {
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	2398      	movs	r3, #152	; 0x98
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	58d3      	ldr	r3, [r2, r3]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d01d      	beq.n	8003238 <CO_TPDO_process+0x84>
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	239c      	movs	r3, #156	; 0x9c
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	58d3      	ldr	r3, [r2, r3]
                                ? (TPDO->eventTimer - timeDifference_us) : 0;
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	429a      	cmp	r2, r3
 8003208:	d206      	bcs.n	8003218 <CO_TPDO_process+0x64>
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	239c      	movs	r3, #156	; 0x9c
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	58d2      	ldr	r2, [r2, r3]
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	e000      	b.n	800321a <CO_TPDO_process+0x66>
 8003218:	2300      	movs	r3, #0
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 800321a:	68f9      	ldr	r1, [r7, #12]
 800321c:	229c      	movs	r2, #156	; 0x9c
 800321e:	0052      	lsls	r2, r2, #1
 8003220:	508b      	str	r3, [r1, r2]
                if (TPDO->eventTimer == 0) {
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	239c      	movs	r3, #156	; 0x9c
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	58d3      	ldr	r3, [r2, r3]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d104      	bne.n	8003238 <CO_TPDO_process+0x84>
                    TPDO->sendRequest = true;
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	2390      	movs	r3, #144	; 0x90
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	2101      	movs	r1, #1
 8003236:	50d1      	str	r1, [r2, r3]
   #endif
            }
 #endif
            /* check for any OD_requestTPDO() */
 #if OD_FLAGS_PDO_SIZE > 0
            if (!TPDO->sendRequest) {
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	2390      	movs	r3, #144	; 0x90
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	58d3      	ldr	r3, [r2, r3]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d130      	bne.n	80032a6 <CO_TPDO_process+0xf2>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003244:	231f      	movs	r3, #31
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
 800324c:	e024      	b.n	8003298 <CO_TPDO_process+0xe4>
                    uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 800324e:	211f      	movs	r1, #31
 8003250:	187b      	adds	r3, r7, r1
 8003252:	781a      	ldrb	r2, [r3, #0]
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	323c      	adds	r2, #60	; 0x3c
 8003258:	0092      	lsls	r2, r2, #2
 800325a:	58d3      	ldr	r3, [r2, r3]
 800325c:	617b      	str	r3, [r7, #20]
                    if (flagPDObyte != NULL) {
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d013      	beq.n	800328c <CO_TPDO_process+0xd8>
                        if ((*flagPDObyte & PDO->flagPDObitmask[i]) == 0) {
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	187a      	adds	r2, r7, r1
 800326a:	7811      	ldrb	r1, [r2, #0]
 800326c:	69b8      	ldr	r0, [r7, #24]
 800326e:	2288      	movs	r2, #136	; 0x88
 8003270:	0052      	lsls	r2, r2, #1
 8003272:	1841      	adds	r1, r0, r1
 8003274:	188a      	adds	r2, r1, r2
 8003276:	7812      	ldrb	r2, [r2, #0]
 8003278:	4013      	ands	r3, r2
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d105      	bne.n	800328c <CO_TPDO_process+0xd8>
                            TPDO->sendRequest = true;
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	2390      	movs	r3, #144	; 0x90
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2101      	movs	r1, #1
 8003288:	50d1      	str	r1, [r2, r3]
                            break;
 800328a:	e00c      	b.n	80032a6 <CO_TPDO_process+0xf2>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 800328c:	211f      	movs	r1, #31
 800328e:	187b      	adds	r3, r7, r1
 8003290:	781a      	ldrb	r2, [r3, #0]
 8003292:	187b      	adds	r3, r7, r1
 8003294:	3201      	adds	r2, #1
 8003296:	701a      	strb	r2, [r3, #0]
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	7b5b      	ldrb	r3, [r3, #13]
 800329c:	221f      	movs	r2, #31
 800329e:	18ba      	adds	r2, r7, r2
 80032a0:	7812      	ldrb	r2, [r2, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d3d3      	bcc.n	800324e <CO_TPDO_process+0x9a>
        }
#endif /*((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)||(OD_FLAGS_PDO_SIZE>0)*/


        /* Send PDO by application request or by Event timer */
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	238e      	movs	r3, #142	; 0x8e
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	5cd3      	ldrb	r3, [r2, r3]
 80032ae:	2bfd      	cmp	r3, #253	; 0xfd
 80032b0:	d925      	bls.n	80032fe <CO_TPDO_process+0x14a>
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	239a      	movs	r3, #154	; 0x9a
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	58d3      	ldr	r3, [r2, r3]
                               ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d206      	bcs.n	80032ce <CO_TPDO_process+0x11a>
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	239a      	movs	r3, #154	; 0x9a
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	58d2      	ldr	r2, [r2, r3]
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	e000      	b.n	80032d0 <CO_TPDO_process+0x11c>
 80032ce:	2300      	movs	r3, #0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 80032d0:	68f9      	ldr	r1, [r7, #12]
 80032d2:	229a      	movs	r2, #154	; 0x9a
 80032d4:	0052      	lsls	r2, r2, #1
 80032d6:	508b      	str	r3, [r1, r2]

            /* send TPDO */
            if (TPDO->sendRequest && TPDO->inhibitTimer == 0) {
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	2390      	movs	r3, #144	; 0x90
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	58d3      	ldr	r3, [r2, r3]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d100      	bne.n	80032e6 <CO_TPDO_process+0x132>
 80032e4:	e0a0      	b.n	8003428 <CO_TPDO_process+0x274>
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	239a      	movs	r3, #154	; 0x9a
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	58d3      	ldr	r3, [r2, r3]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d000      	beq.n	80032f4 <CO_TPDO_process+0x140>
 80032f2:	e099      	b.n	8003428 <CO_TPDO_process+0x274>
                CO_TPDOsend(TPDO);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	0018      	movs	r0, r3
 80032f8:	f7ff fea0 	bl	800303c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80032fc:	e094      	b.n	8003428 <CO_TPDO_process+0x274>
#endif
        } /* if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) */

        /* Synchronous PDOs */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        else if (TPDO->SYNC != NULL && syncWas) {
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	2392      	movs	r3, #146	; 0x92
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	58d3      	ldr	r3, [r2, r3]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d100      	bne.n	800330c <CO_TPDO_process+0x158>
 800330a:	e08d      	b.n	8003428 <CO_TPDO_process+0x274>
 800330c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330e:	2b00      	cmp	r3, #0
 8003310:	d100      	bne.n	8003314 <CO_TPDO_process+0x160>
 8003312:	e089      	b.n	8003428 <CO_TPDO_process+0x274>
            /* send synchronous acyclic TPDO */
            if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC) {
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	238e      	movs	r3, #142	; 0x8e
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	5cd3      	ldrb	r3, [r2, r3]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10b      	bne.n	8003338 <CO_TPDO_process+0x184>
                if (TPDO->sendRequest) CO_TPDOsend(TPDO);
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	2390      	movs	r3, #144	; 0x90
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	58d3      	ldr	r3, [r2, r3]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d100      	bne.n	800332e <CO_TPDO_process+0x17a>
 800332c:	e07c      	b.n	8003428 <CO_TPDO_process+0x274>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	0018      	movs	r0, r3
 8003332:	f7ff fe83 	bl	800303c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003336:	e077      	b.n	8003428 <CO_TPDO_process+0x274>
            }
            /* send synchronous cyclic TPDO */
            else {
                /* is the start of synchronous TPDO transmission */
                if (TPDO->syncCounter == 255) {
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	232a      	movs	r3, #42	; 0x2a
 800333c:	33ff      	adds	r3, #255	; 0xff
 800333e:	5cd3      	ldrb	r3, [r2, r3]
 8003340:	2bff      	cmp	r3, #255	; 0xff
 8003342:	d11e      	bne.n	8003382 <CO_TPDO_process+0x1ce>
                    if (TPDO->SYNC->counterOverflowValue != 0
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	2392      	movs	r3, #146	; 0x92
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	58d3      	ldr	r3, [r2, r3]
 800334c:	7c5b      	ldrb	r3, [r3, #17]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00b      	beq.n	800336a <CO_TPDO_process+0x1b6>
                        && TPDO->syncStartValue != 0
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	2394      	movs	r3, #148	; 0x94
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	5cd3      	ldrb	r3, [r2, r3]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <CO_TPDO_process+0x1b6>
                    ) {
                        /* syncStartValue is in use */
                        TPDO->syncCounter = 254;
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	232a      	movs	r3, #42	; 0x2a
 8003362:	33ff      	adds	r3, #255	; 0xff
 8003364:	21fe      	movs	r1, #254	; 0xfe
 8003366:	54d1      	strb	r1, [r2, r3]
 8003368:	e00b      	b.n	8003382 <CO_TPDO_process+0x1ce>
                    }
                    else {
                        /* Send first TPDO somewhere in the middle */
                        TPDO->syncCounter = TPDO->transmissionType / 2 + 1;
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	238e      	movs	r3, #142	; 0x8e
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	5cd3      	ldrb	r3, [r2, r3]
 8003372:	085b      	lsrs	r3, r3, #1
 8003374:	b2db      	uxtb	r3, r3
 8003376:	3301      	adds	r3, #1
 8003378:	b2d9      	uxtb	r1, r3
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	232a      	movs	r3, #42	; 0x2a
 800337e:	33ff      	adds	r3, #255	; 0xff
 8003380:	54d1      	strb	r1, [r2, r3]
                    }
                }
                /* If the syncStartValue is in use, start first TPDO after SYNC
                 * with matched syncStartValue. */
                if (TPDO->syncCounter == 254) {
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	232a      	movs	r3, #42	; 0x2a
 8003386:	33ff      	adds	r3, #255	; 0xff
 8003388:	5cd3      	ldrb	r3, [r2, r3]
 800338a:	2bfe      	cmp	r3, #254	; 0xfe
 800338c:	d117      	bne.n	80033be <CO_TPDO_process+0x20a>
                    if (TPDO->SYNC->counter == TPDO->syncStartValue) {
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	2392      	movs	r3, #146	; 0x92
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	58d3      	ldr	r3, [r2, r3]
 8003396:	7c9a      	ldrb	r2, [r3, #18]
 8003398:	68f9      	ldr	r1, [r7, #12]
 800339a:	2394      	movs	r3, #148	; 0x94
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	5ccb      	ldrb	r3, [r1, r3]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d141      	bne.n	8003428 <CO_TPDO_process+0x274>
                        TPDO->syncCounter = TPDO->transmissionType;
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	238e      	movs	r3, #142	; 0x8e
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	5cd1      	ldrb	r1, [r2, r3]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	232a      	movs	r3, #42	; 0x2a
 80033b0:	33ff      	adds	r3, #255	; 0xff
 80033b2:	54d1      	strb	r1, [r2, r3]
                        CO_TPDOsend(TPDO);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	0018      	movs	r0, r3
 80033b8:	f7ff fe40 	bl	800303c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80033bc:	e034      	b.n	8003428 <CO_TPDO_process+0x274>
                    }
                }
                /* Send TPDO after every N-th Sync */
                else if (--TPDO->syncCounter == 0) {
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	232a      	movs	r3, #42	; 0x2a
 80033c2:	33ff      	adds	r3, #255	; 0xff
 80033c4:	5cd3      	ldrb	r3, [r2, r3]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b2d9      	uxtb	r1, r3
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	232a      	movs	r3, #42	; 0x2a
 80033ce:	33ff      	adds	r3, #255	; 0xff
 80033d0:	54d1      	strb	r1, [r2, r3]
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	232a      	movs	r3, #42	; 0x2a
 80033d6:	33ff      	adds	r3, #255	; 0xff
 80033d8:	5cd3      	ldrb	r3, [r2, r3]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d124      	bne.n	8003428 <CO_TPDO_process+0x274>
                    TPDO->syncCounter = TPDO->transmissionType;
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	238e      	movs	r3, #142	; 0x8e
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	5cd1      	ldrb	r1, [r2, r3]
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	232a      	movs	r3, #42	; 0x2a
 80033ea:	33ff      	adds	r3, #255	; 0xff
 80033ec:	54d1      	strb	r1, [r2, r3]
                    CO_TPDOsend(TPDO);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	0018      	movs	r0, r3
 80033f2:	f7ff fe23 	bl	800303c <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80033f6:	e017      	b.n	8003428 <CO_TPDO_process+0x274>
#endif

    }
    else {
        /* Not operational or valid, reset triggers */
        TPDO->sendRequest = true;
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	2390      	movs	r3, #144	; 0x90
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	2101      	movs	r1, #1
 8003400:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	239c      	movs	r3, #156	; 0x9c
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	2100      	movs	r1, #0
 800340a:	50d1      	str	r1, [r2, r3]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	239c      	movs	r3, #156	; 0x9c
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	58d1      	ldr	r1, [r2, r3]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	239a      	movs	r3, #154	; 0x9a
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	50d1      	str	r1, [r2, r3]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        TPDO->syncCounter = 255;
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	232a      	movs	r3, #42	; 0x2a
 8003420:	33ff      	adds	r3, #255	; 0xff
 8003422:	21ff      	movs	r1, #255	; 0xff
 8003424:	54d1      	strb	r1, [r2, r3]
#endif
    }
}
 8003426:	e000      	b.n	800342a <CO_TPDO_process+0x276>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003428:	46c0      	nop			; (mov r8, r8)
}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	b008      	add	sp, #32
 8003430:	bd80      	pop	{r7, pc}

08003432 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 800343e:	210f      	movs	r1, #15
 8003440:	187b      	adds	r3, r7, r1
 8003442:	701a      	strb	r2, [r3, #0]
 8003444:	187b      	adds	r3, r7, r1
 8003446:	781b      	ldrb	r3, [r3, #0]
}
 8003448:	0018      	movs	r0, r3
 800344a:	46bd      	mov	sp, r7
 800344c:	b004      	add	sp, #16
 800344e:	bd80      	pop	{r7, pc}

08003450 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	230c      	movs	r3, #12
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	2204      	movs	r2, #4
 8003460:	0018      	movs	r0, r3
 8003462:	f00e f8e4 	bl	801162e <memmove>
 8003466:	68fb      	ldr	r3, [r7, #12]
}
 8003468:	0018      	movs	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	b004      	add	sp, #16
 800346e:	bd80      	pop	{r7, pc}

08003470 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d002      	beq.n	8003484 <OD_getIndex+0x14>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	e000      	b.n	8003486 <OD_getIndex+0x16>
 8003484:	2300      	movs	r3, #0
}
 8003486:	0018      	movs	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	b002      	add	sp, #8
 800348c:	bd80      	pop	{r7, pc}

0800348e <OD_mappable>:
static inline bool_t OD_mappable(OD_stream_t *stream) {
 800348e:	b580      	push	{r7, lr}
 8003490:	b082      	sub	sp, #8
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
         ? (stream->attribute & (ODA_TRPDO | ODA_TRSRDO)) != 0 : false;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d007      	beq.n	80034ac <OD_mappable+0x1e>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	7c1b      	ldrb	r3, [r3, #16]
 80034a0:	001a      	movs	r2, r3
 80034a2:	233c      	movs	r3, #60	; 0x3c
 80034a4:	4013      	ands	r3, r2
 80034a6:	d001      	beq.n	80034ac <OD_mappable+0x1e>
 80034a8:	2301      	movs	r3, #1
 80034aa:	e000      	b.n	80034ae <OD_mappable+0x20>
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	0018      	movs	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b002      	add	sp, #8
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <OD_extension_init>:
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b082      	sub	sp, #8
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <OD_extension_init+0x14>
 80034c6:	2305      	movs	r3, #5
 80034c8:	e003      	b.n	80034d2 <OD_extension_init+0x1c>
    entry->extension = extension;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	0018      	movs	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b002      	add	sp, #8
 80034d8:	bd80      	pop	{r7, pc}

080034da <OD_get_u8>:
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b086      	sub	sp, #24
 80034de:	af02      	add	r7, sp, #8
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	607a      	str	r2, [r7, #4]
 80034e4:	603b      	str	r3, [r7, #0]
 80034e6:	200b      	movs	r0, #11
 80034e8:	183b      	adds	r3, r7, r0
 80034ea:	1c0a      	adds	r2, r1, #0
 80034ec:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	183b      	adds	r3, r7, r0
 80034f2:	7819      	ldrb	r1, [r3, #0]
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	2301      	movs	r3, #1
 80034fc:	f7fe fe2c 	bl	8002158 <OD_get_value>
 8003500:	0003      	movs	r3, r0
}
 8003502:	0018      	movs	r0, r3
 8003504:	46bd      	mov	sp, r7
 8003506:	b004      	add	sp, #16
 8003508:	bd80      	pop	{r7, pc}

0800350a <OD_get_u32>:
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b086      	sub	sp, #24
 800350e:	af02      	add	r7, sp, #8
 8003510:	60f8      	str	r0, [r7, #12]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
 8003516:	200b      	movs	r0, #11
 8003518:	183b      	adds	r3, r7, r0
 800351a:	1c0a      	adds	r2, r1, #0
 800351c:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	183b      	adds	r3, r7, r0
 8003522:	7819      	ldrb	r1, [r3, #0]
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	2304      	movs	r3, #4
 800352c:	f7fe fe14 	bl	8002158 <OD_get_value>
 8003530:	0003      	movs	r3, r0
}
 8003532:	0018      	movs	r0, r3
 8003534:	46bd      	mov	sp, r7
 8003536:	b004      	add	sp, #16
 8003538:	bd80      	pop	{r7, pc}

0800353a <OD_set_u32>:
}

/** Set uint32_t variable in Object Dictionary, see @ref OD_set_value */
static inline ODR_t OD_set_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t val, bool_t odOrig)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b086      	sub	sp, #24
 800353e:	af02      	add	r7, sp, #8
 8003540:	60f8      	str	r0, [r7, #12]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	603b      	str	r3, [r7, #0]
 8003546:	200b      	movs	r0, #11
 8003548:	183b      	adds	r3, r7, r0
 800354a:	1c0a      	adds	r2, r1, #0
 800354c:	701a      	strb	r2, [r3, #0]
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
 800354e:	1d3a      	adds	r2, r7, #4
 8003550:	183b      	adds	r3, r7, r0
 8003552:	7819      	ldrb	r1, [r3, #0]
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	2304      	movs	r3, #4
 800355c:	f7fe fe3b 	bl	80021d6 <OD_set_value>
 8003560:	0003      	movs	r3, r0
}
 8003562:	0018      	movs	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	b004      	add	sp, #16
 8003568:	bd80      	pop	{r7, pc}

0800356a <CO_SDO_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, void *msg) {
 800356a:	b580      	push	{r7, lr}
 800356c:	b086      	sub	sp, #24
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
 8003572:	6039      	str	r1, [r7, #0]
    CO_SDOserver_t *SDO = (CO_SDOserver_t *)object;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8003578:	2113      	movs	r1, #19
 800357a:	187b      	adds	r3, r7, r1
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	7912      	ldrb	r2, [r2, #4]
 8003580:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	3305      	adds	r3, #5
 8003586:	60fb      	str	r3, [r7, #12]

    /* ignore messages with wrong length */
    if (DLC == 8) {
 8003588:	187b      	adds	r3, r7, r1
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	2b08      	cmp	r3, #8
 800358e:	d118      	bne.n	80035c2 <CO_SDO_receive+0x58>
        if (data[0] == 0x80) {
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b80      	cmp	r3, #128	; 0x80
 8003596:	d103      	bne.n	80035a0 <CO_SDO_receive+0x36>
            /* abort from client, just make idle */
            SDO->state = CO_SDO_ST_IDLE;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2200      	movs	r2, #0
 800359c:	751a      	strb	r2, [r3, #20]
                SDO->pFunctSignalPre(SDO->functSignalObjectPre);
            }
#endif
        }
    }
}
 800359e:	e010      	b.n	80035c2 <CO_SDO_receive+0x58>
        else if (CO_FLAG_READ(SDO->CANrxNew)) {
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10c      	bne.n	80035c2 <CO_SDO_receive+0x58>
            memcpy(SDO->CANrxData, data, DLC);
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	333c      	adds	r3, #60	; 0x3c
 80035ac:	0018      	movs	r0, r3
 80035ae:	2313      	movs	r3, #19
 80035b0:	18fb      	adds	r3, r7, r3
 80035b2:	781a      	ldrb	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	0019      	movs	r1, r3
 80035b8:	f00e f830 	bl	801161c <memcpy>
            CO_FLAG_SET(SDO->CANrxNew);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	2201      	movs	r2, #1
 80035c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	46bd      	mov	sp, r7
 80035c6:	b006      	add	sp, #24
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <CO_SDOserver_init_canRxTx>:
                                                  CO_CANmodule_t *CANdevRx,
                                                  uint16_t CANdevRxIdx,
                                                  uint16_t CANdevTxIdx,
                                                  uint32_t COB_IDClientToServer,
                                                  uint32_t COB_IDServerToClient)
{
 80035cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ce:	b08b      	sub	sp, #44	; 0x2c
 80035d0:	af04      	add	r7, sp, #16
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	0019      	movs	r1, r3
 80035d8:	1dbb      	adds	r3, r7, #6
 80035da:	801a      	strh	r2, [r3, #0]
 80035dc:	1d3b      	adds	r3, r7, #4
 80035de:	1c0a      	adds	r2, r1, #0
 80035e0:	801a      	strh	r2, [r3, #0]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    /* proceed only, if parameters change */
    if (COB_IDClientToServer == SDO->COB_IDClientToServer
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d106      	bne.n	80035fa <CO_SDOserver_init_canRxTx+0x2e>
        && COB_IDServerToClient == SDO->COB_IDServerToClient
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d101      	bne.n	80035fa <CO_SDOserver_init_canRxTx+0x2e>
    ) {
        return CO_ERROR_NO;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e064      	b.n	80036c4 <CO_SDOserver_init_canRxTx+0xf8>
    }
    /* store variables */
    SDO->COB_IDClientToServer = COB_IDClientToServer;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035fe:	64da      	str	r2, [r3, #76]	; 0x4c
    SDO->COB_IDServerToClient = COB_IDServerToClient;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003604:	651a      	str	r2, [r3, #80]	; 0x50
#endif

    /* verify valid bit */
    uint16_t idC2S = ((COB_IDClientToServer & 0x80000000L) == 0) ?
 8003606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003608:	2b00      	cmp	r3, #0
 800360a:	db02      	blt.n	8003612 <CO_SDOserver_init_canRxTx+0x46>
 800360c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800360e:	b29a      	uxth	r2, r3
 8003610:	e000      	b.n	8003614 <CO_SDOserver_init_canRxTx+0x48>
 8003612:	2200      	movs	r2, #0
 8003614:	2316      	movs	r3, #22
 8003616:	18fb      	adds	r3, r7, r3
 8003618:	801a      	strh	r2, [r3, #0]
                     (uint16_t)COB_IDClientToServer : 0;
    uint16_t idS2C = ((COB_IDServerToClient & 0x80000000L) == 0) ?
 800361a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800361c:	2b00      	cmp	r3, #0
 800361e:	db02      	blt.n	8003626 <CO_SDOserver_init_canRxTx+0x5a>
 8003620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003622:	b29a      	uxth	r2, r3
 8003624:	e000      	b.n	8003628 <CO_SDOserver_init_canRxTx+0x5c>
 8003626:	2200      	movs	r2, #0
 8003628:	2114      	movs	r1, #20
 800362a:	187b      	adds	r3, r7, r1
 800362c:	801a      	strh	r2, [r3, #0]
                     (uint16_t)COB_IDServerToClient : 0;
    if (idC2S != 0 && idS2C != 0) {
 800362e:	2316      	movs	r3, #22
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <CO_SDOserver_init_canRxTx+0x7c>
 8003638:	187b      	adds	r3, r7, r1
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <CO_SDOserver_init_canRxTx+0x7c>
        SDO->valid = true;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2201      	movs	r2, #1
 8003644:	611a      	str	r2, [r3, #16]
 8003646:	e00a      	b.n	800365e <CO_SDOserver_init_canRxTx+0x92>
    }
    else {
        idC2S = 0;
 8003648:	2316      	movs	r3, #22
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2200      	movs	r2, #0
 800364e:	801a      	strh	r2, [r3, #0]
        idS2C = 0;
 8003650:	2314      	movs	r3, #20
 8003652:	18fb      	adds	r3, r7, r3
 8003654:	2200      	movs	r2, #0
 8003656:	801a      	strh	r2, [r3, #0]
        SDO->valid = false;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	611a      	str	r2, [r3, #16]
    }

    /* configure SDO server CAN reception */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 800365e:	2613      	movs	r6, #19
 8003660:	19bc      	adds	r4, r7, r6
 8003662:	4d1a      	ldr	r5, [pc, #104]	; (80036cc <CO_SDOserver_init_canRxTx+0x100>)
 8003664:	2316      	movs	r3, #22
 8003666:	18fb      	adds	r3, r7, r3
 8003668:	881a      	ldrh	r2, [r3, #0]
 800366a:	1dbb      	adds	r3, r7, #6
 800366c:	8819      	ldrh	r1, [r3, #0]
 800366e:	68b8      	ldr	r0, [r7, #8]
 8003670:	4b17      	ldr	r3, [pc, #92]	; (80036d0 <CO_SDOserver_init_canRxTx+0x104>)
 8003672:	9302      	str	r3, [sp, #8]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	9301      	str	r3, [sp, #4]
 8003678:	2300      	movs	r3, #0
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	002b      	movs	r3, r5
 800367e:	f004 f821 	bl	80076c4 <CO_CANrxBufferInit>
 8003682:	0003      	movs	r3, r0
 8003684:	7023      	strb	r3, [r4, #0]
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process rx msg */

    /* configure SDO server CAN transmission */
    SDO->CANtxBuff = CO_CANtxBufferInit(
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6818      	ldr	r0, [r3, #0]
 800368a:	2314      	movs	r3, #20
 800368c:	18fb      	adds	r3, r7, r3
 800368e:	881a      	ldrh	r2, [r3, #0]
 8003690:	1d3b      	adds	r3, r7, #4
 8003692:	8819      	ldrh	r1, [r3, #0]
 8003694:	2300      	movs	r3, #0
 8003696:	9301      	str	r3, [sp, #4]
 8003698:	2308      	movs	r3, #8
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	2300      	movs	r3, #0
 800369e:	f004 f879 	bl	8007794 <CO_CANtxBufferInit>
 80036a2:	0002      	movs	r2, r0
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	605a      	str	r2, [r3, #4]
            idS2C,                  /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    if (SDO->CANtxBuff == NULL) {
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d105      	bne.n	80036bc <CO_SDOserver_init_canRxTx+0xf0>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 80036b0:	19bb      	adds	r3, r7, r6
 80036b2:	22ff      	movs	r2, #255	; 0xff
 80036b4:	701a      	strb	r2, [r3, #0]
        SDO->valid = false;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	611a      	str	r2, [r3, #16]
    }

    return ret;
 80036bc:	2313      	movs	r3, #19
 80036be:	18fb      	adds	r3, r7, r3
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	b25b      	sxtb	r3, r3
}
 80036c4:	0018      	movs	r0, r3
 80036c6:	46bd      	mov	sp, r7
 80036c8:	b007      	add	sp, #28
 80036ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036cc:	000007ff 	.word	0x000007ff
 80036d0:	0800356b 	.word	0x0800356b

080036d4 <OD_write_1201_additional>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1201_additional(OD_stream_t *stream, const void *buf,
                                      OD_size_t count, OD_size_t *countWritten)
{
 80036d4:	b5b0      	push	{r4, r5, r7, lr}
 80036d6:	b08e      	sub	sp, #56	; 0x38
 80036d8:	af02      	add	r7, sp, #8
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d005      	beq.n	80036f4 <OD_write_1201_additional+0x20>
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d002      	beq.n	80036f4 <OD_write_1201_additional+0x20>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <OD_write_1201_additional+0x24>
        return ODR_DEV_INCOMPAT;
 80036f4:	2309      	movs	r3, #9
 80036f6:	e13a      	b.n	800396e <OD_write_1201_additional+0x29a>
    }

    CO_SDOserver_t *SDO = (CO_SDOserver_t *)stream->object;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (stream->subIndex) {
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	7c5b      	ldrb	r3, [r3, #17]
 8003702:	2b03      	cmp	r3, #3
 8003704:	d100      	bne.n	8003708 <OD_write_1201_additional+0x34>
 8003706:	e110      	b.n	800392a <OD_write_1201_additional+0x256>
 8003708:	dd00      	ble.n	800370c <OD_write_1201_additional+0x38>
 800370a:	e126      	b.n	800395a <OD_write_1201_additional+0x286>
 800370c:	2b02      	cmp	r3, #2
 800370e:	d100      	bne.n	8003712 <OD_write_1201_additional+0x3e>
 8003710:	e089      	b.n	8003826 <OD_write_1201_additional+0x152>
 8003712:	dd00      	ble.n	8003716 <OD_write_1201_additional+0x42>
 8003714:	e121      	b.n	800395a <OD_write_1201_additional+0x286>
 8003716:	2b00      	cmp	r3, #0
 8003718:	d002      	beq.n	8003720 <OD_write_1201_additional+0x4c>
 800371a:	2b01      	cmp	r3, #1
 800371c:	d002      	beq.n	8003724 <OD_write_1201_additional+0x50>
 800371e:	e11c      	b.n	800395a <OD_write_1201_additional+0x286>
        case 0: /* Highest sub-index supported */
            return ODR_READONLY;
 8003720:	2304      	movs	r3, #4
 8003722:	e124      	b.n	800396e <OD_write_1201_additional+0x29a>

        case 1: { /* COB-ID client -> server */
            uint32_t COB_ID = CO_getUint32(buf);
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	0018      	movs	r0, r3
 8003728:	f7ff fe92 	bl	8003450 <CO_getUint32>
 800372c:	0003      	movs	r3, r0
 800372e:	61bb      	str	r3, [r7, #24]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	b29a      	uxth	r2, r3
 8003734:	2116      	movs	r1, #22
 8003736:	187b      	adds	r3, r7, r1
 8003738:	0552      	lsls	r2, r2, #21
 800373a:	0d52      	lsrs	r2, r2, #21
 800373c:	801a      	strh	r2, [r3, #0]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDClientToServer & 0x7FF);
 800373e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003742:	b29a      	uxth	r2, r3
 8003744:	2014      	movs	r0, #20
 8003746:	183b      	adds	r3, r7, r0
 8003748:	0552      	lsls	r2, r2, #21
 800374a:	0d52      	lsrs	r2, r2, #21
 800374c:	801a      	strh	r2, [r3, #0]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	43db      	mvns	r3, r3
 8003752:	0fdb      	lsrs	r3, r3, #31
 8003754:	b2db      	uxtb	r3, r3
 8003756:	613b      	str	r3, [r7, #16]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	4a87      	ldr	r2, [pc, #540]	; (8003978 <OD_write_1201_additional+0x2a4>)
 800375c:	4013      	ands	r3, r2
 800375e:	d14e      	bne.n	80037fe <OD_write_1201_additional+0x12a>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d009      	beq.n	800377a <OD_write_1201_additional+0xa6>
 8003766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d005      	beq.n	800377a <OD_write_1201_additional+0xa6>
 800376e:	187a      	adds	r2, r7, r1
 8003770:	183b      	adds	r3, r7, r0
 8003772:	8812      	ldrh	r2, [r2, #0]
 8003774:	881b      	ldrh	r3, [r3, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d141      	bne.n	80037fe <OD_write_1201_additional+0x12a>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d040      	beq.n	8003802 <OD_write_1201_additional+0x12e>
 8003780:	2116      	movs	r1, #22
 8003782:	187b      	adds	r3, r7, r1
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	2b7f      	cmp	r3, #127	; 0x7f
 8003788:	d939      	bls.n	80037fe <OD_write_1201_additional+0x12a>
 800378a:	187b      	adds	r3, r7, r1
 800378c:	881a      	ldrh	r2, [r3, #0]
 800378e:	2380      	movs	r3, #128	; 0x80
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	429a      	cmp	r2, r3
 8003794:	d905      	bls.n	80037a2 <OD_write_1201_additional+0xce>
 8003796:	187b      	adds	r3, r7, r1
 8003798:	881a      	ldrh	r2, [r3, #0]
 800379a:	23c0      	movs	r3, #192	; 0xc0
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	429a      	cmp	r2, r3
 80037a0:	d92d      	bls.n	80037fe <OD_write_1201_additional+0x12a>
 80037a2:	2116      	movs	r1, #22
 80037a4:	187b      	adds	r3, r7, r1
 80037a6:	881a      	ldrh	r2, [r3, #0]
 80037a8:	23b0      	movs	r3, #176	; 0xb0
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d905      	bls.n	80037bc <OD_write_1201_additional+0xe8>
 80037b0:	187b      	adds	r3, r7, r1
 80037b2:	881a      	ldrh	r2, [r3, #0]
 80037b4:	23c0      	movs	r3, #192	; 0xc0
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d320      	bcc.n	80037fe <OD_write_1201_additional+0x12a>
 80037bc:	2116      	movs	r1, #22
 80037be:	187b      	adds	r3, r7, r1
 80037c0:	881a      	ldrh	r2, [r3, #0]
 80037c2:	23c0      	movs	r3, #192	; 0xc0
 80037c4:	00db      	lsls	r3, r3, #3
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d905      	bls.n	80037d6 <OD_write_1201_additional+0x102>
 80037ca:	187b      	adds	r3, r7, r1
 80037cc:	881a      	ldrh	r2, [r3, #0]
 80037ce:	23d0      	movs	r3, #208	; 0xd0
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d313      	bcc.n	80037fe <OD_write_1201_additional+0x12a>
 80037d6:	2116      	movs	r1, #22
 80037d8:	187b      	adds	r3, r7, r1
 80037da:	881a      	ldrh	r2, [r3, #0]
 80037dc:	23dc      	movs	r3, #220	; 0xdc
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d305      	bcc.n	80037f0 <OD_write_1201_additional+0x11c>
 80037e4:	187b      	adds	r3, r7, r1
 80037e6:	881a      	ldrh	r2, [r3, #0]
 80037e8:	23e0      	movs	r3, #224	; 0xe0
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d306      	bcc.n	80037fe <OD_write_1201_additional+0x12a>
 80037f0:	2316      	movs	r3, #22
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	881a      	ldrh	r2, [r3, #0]
 80037f6:	23e0      	movs	r3, #224	; 0xe0
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d901      	bls.n	8003802 <OD_write_1201_additional+0x12e>
            ) {
                return ODR_INVALID_VALUE;
 80037fe:	230f      	movs	r3, #15
 8003800:	e0b5      	b.n	800396e <OD_write_1201_additional+0x29a>
            }
            CO_SDOserver_init_canRxTx(SDO,
 8003802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003804:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003808:	2248      	movs	r2, #72	; 0x48
 800380a:	5a9a      	ldrh	r2, [r3, r2]
 800380c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380e:	204a      	movs	r0, #74	; 0x4a
 8003810:	5a1c      	ldrh	r4, [r3, r0]
 8003812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003816:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	0023      	movs	r3, r4
 8003820:	f7ff fed4 	bl	80035cc <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      COB_ID,
                                      SDO->COB_IDServerToClient);
            break;
 8003824:	e09c      	b.n	8003960 <OD_write_1201_additional+0x28c>
        }

        case 2: { /* COB-ID server -> client */
            uint32_t COB_ID = CO_getUint32(buf);
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	0018      	movs	r0, r3
 800382a:	f7ff fe11 	bl	8003450 <CO_getUint32>
 800382e:	0003      	movs	r3, r0
 8003830:	627b      	str	r3, [r7, #36]	; 0x24
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	b29a      	uxth	r2, r3
 8003836:	2122      	movs	r1, #34	; 0x22
 8003838:	187b      	adds	r3, r7, r1
 800383a:	0552      	lsls	r2, r2, #21
 800383c:	0d52      	lsrs	r2, r2, #21
 800383e:	801a      	strh	r2, [r3, #0]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDServerToClient & 0x7FF);
 8003840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003842:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003844:	b29a      	uxth	r2, r3
 8003846:	2020      	movs	r0, #32
 8003848:	183b      	adds	r3, r7, r0
 800384a:	0552      	lsls	r2, r2, #21
 800384c:	0d52      	lsrs	r2, r2, #21
 800384e:	801a      	strh	r2, [r3, #0]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	43db      	mvns	r3, r3
 8003854:	0fdb      	lsrs	r3, r3, #31
 8003856:	b2db      	uxtb	r3, r3
 8003858:	61fb      	str	r3, [r7, #28]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 800385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385c:	4a46      	ldr	r2, [pc, #280]	; (8003978 <OD_write_1201_additional+0x2a4>)
 800385e:	4013      	ands	r3, r2
 8003860:	d14e      	bne.n	8003900 <OD_write_1201_additional+0x22c>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d009      	beq.n	800387c <OD_write_1201_additional+0x1a8>
 8003868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d005      	beq.n	800387c <OD_write_1201_additional+0x1a8>
 8003870:	187a      	adds	r2, r7, r1
 8003872:	183b      	adds	r3, r7, r0
 8003874:	8812      	ldrh	r2, [r2, #0]
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	429a      	cmp	r2, r3
 800387a:	d141      	bne.n	8003900 <OD_write_1201_additional+0x22c>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d040      	beq.n	8003904 <OD_write_1201_additional+0x230>
 8003882:	2122      	movs	r1, #34	; 0x22
 8003884:	187b      	adds	r3, r7, r1
 8003886:	881b      	ldrh	r3, [r3, #0]
 8003888:	2b7f      	cmp	r3, #127	; 0x7f
 800388a:	d939      	bls.n	8003900 <OD_write_1201_additional+0x22c>
 800388c:	187b      	adds	r3, r7, r1
 800388e:	881a      	ldrh	r2, [r3, #0]
 8003890:	2380      	movs	r3, #128	; 0x80
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	429a      	cmp	r2, r3
 8003896:	d905      	bls.n	80038a4 <OD_write_1201_additional+0x1d0>
 8003898:	187b      	adds	r3, r7, r1
 800389a:	881a      	ldrh	r2, [r3, #0]
 800389c:	23c0      	movs	r3, #192	; 0xc0
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d92d      	bls.n	8003900 <OD_write_1201_additional+0x22c>
 80038a4:	2122      	movs	r1, #34	; 0x22
 80038a6:	187b      	adds	r3, r7, r1
 80038a8:	881a      	ldrh	r2, [r3, #0]
 80038aa:	23b0      	movs	r3, #176	; 0xb0
 80038ac:	00db      	lsls	r3, r3, #3
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d905      	bls.n	80038be <OD_write_1201_additional+0x1ea>
 80038b2:	187b      	adds	r3, r7, r1
 80038b4:	881a      	ldrh	r2, [r3, #0]
 80038b6:	23c0      	movs	r3, #192	; 0xc0
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d320      	bcc.n	8003900 <OD_write_1201_additional+0x22c>
 80038be:	2122      	movs	r1, #34	; 0x22
 80038c0:	187b      	adds	r3, r7, r1
 80038c2:	881a      	ldrh	r2, [r3, #0]
 80038c4:	23c0      	movs	r3, #192	; 0xc0
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d905      	bls.n	80038d8 <OD_write_1201_additional+0x204>
 80038cc:	187b      	adds	r3, r7, r1
 80038ce:	881a      	ldrh	r2, [r3, #0]
 80038d0:	23d0      	movs	r3, #208	; 0xd0
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d313      	bcc.n	8003900 <OD_write_1201_additional+0x22c>
 80038d8:	2122      	movs	r1, #34	; 0x22
 80038da:	187b      	adds	r3, r7, r1
 80038dc:	881a      	ldrh	r2, [r3, #0]
 80038de:	23dc      	movs	r3, #220	; 0xdc
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d305      	bcc.n	80038f2 <OD_write_1201_additional+0x21e>
 80038e6:	187b      	adds	r3, r7, r1
 80038e8:	881a      	ldrh	r2, [r3, #0]
 80038ea:	23e0      	movs	r3, #224	; 0xe0
 80038ec:	00db      	lsls	r3, r3, #3
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d306      	bcc.n	8003900 <OD_write_1201_additional+0x22c>
 80038f2:	2322      	movs	r3, #34	; 0x22
 80038f4:	18fb      	adds	r3, r7, r3
 80038f6:	881a      	ldrh	r2, [r3, #0]
 80038f8:	23e0      	movs	r3, #224	; 0xe0
 80038fa:	00db      	lsls	r3, r3, #3
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d901      	bls.n	8003904 <OD_write_1201_additional+0x230>
            ) {
                return ODR_INVALID_VALUE;
 8003900:	230f      	movs	r3, #15
 8003902:	e034      	b.n	800396e <OD_write_1201_additional+0x29a>
            }
            CO_SDOserver_init_canRxTx(SDO,
 8003904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003906:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390a:	2248      	movs	r2, #72	; 0x48
 800390c:	5a9c      	ldrh	r4, [r3, r2]
 800390e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003910:	224a      	movs	r2, #74	; 0x4a
 8003912:	5a9d      	ldrh	r5, [r3, r2]
 8003914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003918:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800391a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800391c:	9201      	str	r2, [sp, #4]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	002b      	movs	r3, r5
 8003922:	0022      	movs	r2, r4
 8003924:	f7ff fe52 	bl	80035cc <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      SDO->COB_IDClientToServer,
                                      COB_ID);
            break;
 8003928:	e01a      	b.n	8003960 <OD_write_1201_additional+0x28c>
        }

        case 3: { /* Node-ID of the SDO server */
            if (count != 1) {
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d001      	beq.n	8003934 <OD_write_1201_additional+0x260>
                return ODR_TYPE_MISMATCH;
 8003930:	230b      	movs	r3, #11
 8003932:	e01c      	b.n	800396e <OD_write_1201_additional+0x29a>
            }
            uint8_t nodeId = CO_getUint8(buf);
 8003934:	252b      	movs	r5, #43	; 0x2b
 8003936:	197c      	adds	r4, r7, r5
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	0018      	movs	r0, r3
 800393c:	f7ff fd79 	bl	8003432 <CO_getUint8>
 8003940:	0003      	movs	r3, r0
 8003942:	7023      	strb	r3, [r4, #0]
            if (nodeId < 1 || nodeId > 127) {
 8003944:	197b      	adds	r3, r7, r5
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <OD_write_1201_additional+0x282>
 800394c:	197b      	adds	r3, r7, r5
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	b25b      	sxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	da03      	bge.n	800395e <OD_write_1201_additional+0x28a>
                return ODR_INVALID_VALUE;
 8003956:	230f      	movs	r3, #15
 8003958:	e009      	b.n	800396e <OD_write_1201_additional+0x29a>
            }
            break;
        }

        default:
            return ODR_SUB_NOT_EXIST;
 800395a:	230e      	movs	r3, #14
 800395c:	e007      	b.n	800396e <OD_write_1201_additional+0x29a>
            break;
 800395e:	46c0      	nop			; (mov r8, r8)
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68b9      	ldr	r1, [r7, #8]
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f7fe f9de 	bl	8001d28 <OD_writeOriginal>
 800396c:	0003      	movs	r3, r0
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b00c      	add	sp, #48	; 0x30
 8003974:	bdb0      	pop	{r4, r5, r7, pc}
 8003976:	46c0      	nop			; (mov r8, r8)
 8003978:	3ffff800 	.word	0x3ffff800

0800397c <CO_SDOserver_init>:
                                   CO_CANmodule_t *CANdevRx,
                                   uint16_t CANdevRxIdx,
                                   CO_CANmodule_t *CANdevTx,
                                   uint16_t CANdevTxIdx,
                                   uint32_t *errInfo)
{
 800397c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800397e:	b08d      	sub	sp, #52	; 0x34
 8003980:	af02      	add	r7, sp, #8
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
 8003988:	001a      	movs	r2, r3
 800398a:	1cfb      	adds	r3, r7, #3
 800398c:	701a      	strb	r2, [r3, #0]
    /* verify arguments */
    if (SDO == NULL || OD == NULL || CANdevRx == NULL || CANdevTx == NULL) {
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d008      	beq.n	80039a6 <CO_SDOserver_init+0x2a>
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d005      	beq.n	80039a6 <CO_SDOserver_init+0x2a>
 800399a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <CO_SDOserver_init+0x2a>
 80039a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d102      	bne.n	80039ac <CO_SDOserver_init+0x30>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80039a6:	2301      	movs	r3, #1
 80039a8:	425b      	negs	r3, r3
 80039aa:	e14a      	b.n	8003c42 <CO_SDOserver_init+0x2c6>
    }

    /* Configure object variables */
    SDO->OD = OD;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	609a      	str	r2, [r3, #8]
    SDO->nodeId = nodeId;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	1cfa      	adds	r2, r7, #3
 80039b6:	7812      	ldrb	r2, [r2, #0]
 80039b8:	731a      	strb	r2, [r3, #12]
#if ((CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED)
    SDO->SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 1000;
 80039ba:	2338      	movs	r3, #56	; 0x38
 80039bc:	2208      	movs	r2, #8
 80039be:	4694      	mov	ip, r2
 80039c0:	44bc      	add	ip, r7
 80039c2:	4463      	add	r3, ip
 80039c4:	881a      	ldrh	r2, [r3, #0]
 80039c6:	0013      	movs	r3, r2
 80039c8:	015b      	lsls	r3, r3, #5
 80039ca:	1a9b      	subs	r3, r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	189b      	adds	r3, r3, r2
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	001a      	movs	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	675a      	str	r2, [r3, #116]	; 0x74
#endif
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK
    SDO->block_SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 700;
#endif
    SDO->state = CO_SDO_ST_IDLE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	751a      	strb	r2, [r3, #20]
#endif

    /* configure CAN identifiers and SDO server parameters if available */
    uint16_t CanId_ClientToServer, CanId_ServerToClient;

    if (OD_1200_SDOsrvPar == NULL) {
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d123      	bne.n	8003a2c <CO_SDOserver_init+0xb0>
        /* configure default SDO channel */
        if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 80039e4:	1cfb      	adds	r3, r7, #3
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d004      	beq.n	80039f6 <CO_SDOserver_init+0x7a>
 80039ec:	1cfb      	adds	r3, r7, #3
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	b25b      	sxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	da02      	bge.n	80039fc <CO_SDOserver_init+0x80>
 80039f6:	2301      	movs	r3, #1
 80039f8:	425b      	negs	r3, r3
 80039fa:	e122      	b.n	8003c42 <CO_SDOserver_init+0x2c6>

        CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 80039fc:	1cfb      	adds	r3, r7, #3
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	2326      	movs	r3, #38	; 0x26
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	21c0      	movs	r1, #192	; 0xc0
 8003a08:	00c9      	lsls	r1, r1, #3
 8003a0a:	468c      	mov	ip, r1
 8003a0c:	4462      	add	r2, ip
 8003a0e:	801a      	strh	r2, [r3, #0]
        CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003a10:	1cfb      	adds	r3, r7, #3
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	2324      	movs	r3, #36	; 0x24
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	21b0      	movs	r1, #176	; 0xb0
 8003a1c:	00c9      	lsls	r1, r1, #3
 8003a1e:	468c      	mov	ip, r1
 8003a20:	4462      	add	r2, ip
 8003a22:	801a      	strh	r2, [r3, #0]
        SDO->valid = true;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2201      	movs	r2, #1
 8003a28:	611a      	str	r2, [r3, #16]
 8003a2a:	e0d6      	b.n	8003bda <CO_SDOserver_init+0x25e>
    }
    else {
        uint16_t OD_SDOsrvParIdx = OD_getIndex(OD_1200_SDOsrvPar);
 8003a2c:	2522      	movs	r5, #34	; 0x22
 8003a2e:	197c      	adds	r4, r7, r5
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	0018      	movs	r0, r3
 8003a34:	f7ff fd1c 	bl	8003470 <OD_getIndex>
 8003a38:	0003      	movs	r3, r0
 8003a3a:	8023      	strh	r3, [r4, #0]

        if (OD_SDOsrvParIdx == OD_H1200_SDO_SERVER_1_PARAM) {
 8003a3c:	197b      	adds	r3, r7, r5
 8003a3e:	881a      	ldrh	r2, [r3, #0]
 8003a40:	2390      	movs	r3, #144	; 0x90
 8003a42:	015b      	lsls	r3, r3, #5
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d131      	bne.n	8003aac <CO_SDOserver_init+0x130>
            /* configure default SDO channel and SDO server parameters for it */
            if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 8003a48:	1cfb      	adds	r3, r7, #3
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d004      	beq.n	8003a5a <CO_SDOserver_init+0xde>
 8003a50:	1cfb      	adds	r3, r7, #3
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	b25b      	sxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	da02      	bge.n	8003a60 <CO_SDOserver_init+0xe4>
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	425b      	negs	r3, r3
 8003a5e:	e0f0      	b.n	8003c42 <CO_SDOserver_init+0x2c6>

            CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8003a60:	1cfb      	adds	r3, r7, #3
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	2126      	movs	r1, #38	; 0x26
 8003a68:	187b      	adds	r3, r7, r1
 8003a6a:	20c0      	movs	r0, #192	; 0xc0
 8003a6c:	00c0      	lsls	r0, r0, #3
 8003a6e:	4684      	mov	ip, r0
 8003a70:	4462      	add	r2, ip
 8003a72:	801a      	strh	r2, [r3, #0]
            CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003a74:	1cfb      	adds	r3, r7, #3
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	2424      	movs	r4, #36	; 0x24
 8003a7c:	193b      	adds	r3, r7, r4
 8003a7e:	20b0      	movs	r0, #176	; 0xb0
 8003a80:	00c0      	lsls	r0, r0, #3
 8003a82:	4684      	mov	ip, r0
 8003a84:	4462      	add	r2, ip
 8003a86:	801a      	strh	r2, [r3, #0]
            SDO->valid = true;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	611a      	str	r2, [r3, #16]

            OD_set_u32(OD_1200_SDOsrvPar, 1, CanId_ClientToServer, true);
 8003a8e:	187b      	adds	r3, r7, r1
 8003a90:	881a      	ldrh	r2, [r3, #0]
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	2301      	movs	r3, #1
 8003a96:	2101      	movs	r1, #1
 8003a98:	f7ff fd4f 	bl	800353a <OD_set_u32>
            OD_set_u32(OD_1200_SDOsrvPar, 2, CanId_ServerToClient, true);
 8003a9c:	193b      	adds	r3, r7, r4
 8003a9e:	881a      	ldrh	r2, [r3, #0]
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	2102      	movs	r1, #2
 8003aa6:	f7ff fd48 	bl	800353a <OD_set_u32>
 8003aaa:	e096      	b.n	8003bda <CO_SDOserver_init+0x25e>
        }
        else if (OD_SDOsrvParIdx > OD_H1200_SDO_SERVER_1_PARAM
 8003aac:	2122      	movs	r1, #34	; 0x22
 8003aae:	187b      	adds	r3, r7, r1
 8003ab0:	881a      	ldrh	r2, [r3, #0]
 8003ab2:	2390      	movs	r3, #144	; 0x90
 8003ab4:	015b      	lsls	r3, r3, #5
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d800      	bhi.n	8003abc <CO_SDOserver_init+0x140>
 8003aba:	e08a      	b.n	8003bd2 <CO_SDOserver_init+0x256>
                && OD_SDOsrvParIdx <= (OD_H1200_SDO_SERVER_1_PARAM + 0x7F)
 8003abc:	187b      	adds	r3, r7, r1
 8003abe:	881a      	ldrh	r2, [r3, #0]
 8003ac0:	2394      	movs	r3, #148	; 0x94
 8003ac2:	015b      	lsls	r3, r3, #5
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d300      	bcc.n	8003aca <CO_SDOserver_init+0x14e>
 8003ac8:	e083      	b.n	8003bd2 <CO_SDOserver_init+0x256>
            /* configure additional SDO channel and SDO server parameters for it */
            uint8_t maxSubIndex;
            uint32_t COB_IDClientToServer32, COB_IDServerToClient32;

            /* get and verify parameters from Object Dictionary (initial values) */
            ODR_t odRet0 = OD_get_u8(OD_1200_SDOsrvPar, 0, &maxSubIndex, true);
 8003aca:	2621      	movs	r6, #33	; 0x21
 8003acc:	19bc      	adds	r4, r7, r6
 8003ace:	251d      	movs	r5, #29
 8003ad0:	197a      	adds	r2, r7, r5
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	f7ff fcff 	bl	80034da <OD_get_u8>
 8003adc:	0003      	movs	r3, r0
 8003ade:	7023      	strb	r3, [r4, #0]
            ODR_t odRet1 = OD_get_u32(OD_1200_SDOsrvPar, 1,
 8003ae0:	2320      	movs	r3, #32
 8003ae2:	18fc      	adds	r4, r7, r3
 8003ae4:	2318      	movs	r3, #24
 8003ae6:	18fa      	adds	r2, r7, r3
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	2301      	movs	r3, #1
 8003aec:	2101      	movs	r1, #1
 8003aee:	f7ff fd0c 	bl	800350a <OD_get_u32>
 8003af2:	0003      	movs	r3, r0
 8003af4:	7023      	strb	r3, [r4, #0]
                                    &COB_IDClientToServer32, true);
            ODR_t odRet2 = OD_get_u32(OD_1200_SDOsrvPar, 2,
 8003af6:	231f      	movs	r3, #31
 8003af8:	18fc      	adds	r4, r7, r3
 8003afa:	2314      	movs	r3, #20
 8003afc:	18fa      	adds	r2, r7, r3
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	2301      	movs	r3, #1
 8003b02:	2102      	movs	r1, #2
 8003b04:	f7ff fd01 	bl	800350a <OD_get_u32>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	7023      	strb	r3, [r4, #0]
                                    &COB_IDServerToClient32, true);

            if (odRet0 != ODR_OK || (maxSubIndex != 2 && maxSubIndex != 3)
 8003b0c:	19bb      	adds	r3, r7, r6
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	b25b      	sxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d113      	bne.n	8003b3e <CO_SDOserver_init+0x1c2>
 8003b16:	197b      	adds	r3, r7, r5
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d003      	beq.n	8003b26 <CO_SDOserver_init+0x1aa>
 8003b1e:	197b      	adds	r3, r7, r5
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d10b      	bne.n	8003b3e <CO_SDOserver_init+0x1c2>
                || odRet1 != ODR_OK || odRet2 != ODR_OK
 8003b26:	2320      	movs	r3, #32
 8003b28:	18fb      	adds	r3, r7, r3
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b25b      	sxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d105      	bne.n	8003b3e <CO_SDOserver_init+0x1c2>
 8003b32:	231f      	movs	r3, #31
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	b25b      	sxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00a      	beq.n	8003b54 <CO_SDOserver_init+0x1d8>
            ) {
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 8003b3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d004      	beq.n	8003b4e <CO_SDOserver_init+0x1d2>
 8003b44:	2322      	movs	r3, #34	; 0x22
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	881a      	ldrh	r2, [r3, #0]
 8003b4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b4c:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 8003b4e:	230c      	movs	r3, #12
 8003b50:	425b      	negs	r3, r3
 8003b52:	e076      	b.n	8003c42 <CO_SDOserver_init+0x2c6>
            }


            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	db05      	blt.n	8003b66 <CO_SDOserver_init+0x1ea>
                                ? (uint16_t)(COB_IDClientToServer32 & 0x7FF) : 0;
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	b29b      	uxth	r3, r3
            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8003b5e:	055b      	lsls	r3, r3, #21
 8003b60:	0d5b      	lsrs	r3, r3, #21
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	e000      	b.n	8003b68 <CO_SDOserver_init+0x1ec>
 8003b66:	2200      	movs	r2, #0
 8003b68:	2326      	movs	r3, #38	; 0x26
 8003b6a:	18fb      	adds	r3, r7, r3
 8003b6c:	801a      	strh	r2, [r3, #0]
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	db05      	blt.n	8003b80 <CO_SDOserver_init+0x204>
                                ? (uint16_t)(COB_IDServerToClient32 & 0x7FF) : 0;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	b29b      	uxth	r3, r3
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 8003b78:	055b      	lsls	r3, r3, #21
 8003b7a:	0d5b      	lsrs	r3, r3, #21
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	e000      	b.n	8003b82 <CO_SDOserver_init+0x206>
 8003b80:	2200      	movs	r2, #0
 8003b82:	2324      	movs	r3, #36	; 0x24
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	801a      	strh	r2, [r3, #0]

    #if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
            SDO->OD_1200_extension.object = SDO;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	655a      	str	r2, [r3, #84]	; 0x54
            SDO->OD_1200_extension.read = OD_readOriginal;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4a2e      	ldr	r2, [pc, #184]	; (8003c4c <CO_SDOserver_init+0x2d0>)
 8003b92:	659a      	str	r2, [r3, #88]	; 0x58
            SDO->OD_1200_extension.write = OD_write_1201_additional;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a2e      	ldr	r2, [pc, #184]	; (8003c50 <CO_SDOserver_init+0x2d4>)
 8003b98:	65da      	str	r2, [r3, #92]	; 0x5c
            ODR_t odRetE = OD_extension_init(OD_1200_SDOsrvPar,
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	3354      	adds	r3, #84	; 0x54
 8003b9e:	001a      	movs	r2, r3
 8003ba0:	251e      	movs	r5, #30
 8003ba2:	197c      	adds	r4, r7, r5
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f7ff fc84 	bl	80034b6 <OD_extension_init>
 8003bae:	0003      	movs	r3, r0
 8003bb0:	7023      	strb	r3, [r4, #0]
                                            &SDO->OD_1200_extension);
            if (odRetE != ODR_OK) {
 8003bb2:	197b      	adds	r3, r7, r5
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	b25b      	sxtb	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00d      	beq.n	8003bd8 <CO_SDOserver_init+0x25c>
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 8003bbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d004      	beq.n	8003bcc <CO_SDOserver_init+0x250>
 8003bc2:	2322      	movs	r3, #34	; 0x22
 8003bc4:	18fb      	adds	r3, r7, r3
 8003bc6:	881a      	ldrh	r2, [r3, #0]
 8003bc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bca:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 8003bcc:	230c      	movs	r3, #12
 8003bce:	425b      	negs	r3, r3
 8003bd0:	e037      	b.n	8003c42 <CO_SDOserver_init+0x2c6>
            }
    #endif
        }
        else {
            return CO_ERROR_ILLEGAL_ARGUMENT;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	425b      	negs	r3, r3
 8003bd6:	e034      	b.n	8003c42 <CO_SDOserver_init+0x2c6>
        ) {
 8003bd8:	46c0      	nop			; (mov r8, r8)
        }
    }
    CO_FLAG_CLEAR(SDO->CANrxNew);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	639a      	str	r2, [r3, #56]	; 0x38

    /* store the parameters and configure CANrx and CANtx */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    SDO->CANdevRx = CANdevRx;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003be4:	645a      	str	r2, [r3, #68]	; 0x44
    SDO->CANdevRxIdx = CANdevRxIdx;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2040      	movs	r0, #64	; 0x40
 8003bea:	2508      	movs	r5, #8
 8003bec:	197a      	adds	r2, r7, r5
 8003bee:	1812      	adds	r2, r2, r0
 8003bf0:	2148      	movs	r1, #72	; 0x48
 8003bf2:	8812      	ldrh	r2, [r2, #0]
 8003bf4:	525a      	strh	r2, [r3, r1]
    SDO->CANdevTxIdx = CANdevTxIdx;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2448      	movs	r4, #72	; 0x48
 8003bfa:	197a      	adds	r2, r7, r5
 8003bfc:	1912      	adds	r2, r2, r4
 8003bfe:	214a      	movs	r1, #74	; 0x4a
 8003c00:	8812      	ldrh	r2, [r2, #0]
 8003c02:	525a      	strh	r2, [r3, r1]
    /* set to zero to make sure CO_SDOserver_init_canRxTx() will reconfig CAN */
    SDO->COB_IDClientToServer = 0;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	64da      	str	r2, [r3, #76]	; 0x4c
    SDO->COB_IDServerToClient = 0;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	651a      	str	r2, [r3, #80]	; 0x50
#endif
    SDO->CANdevTx = CANdevTx;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c14:	601a      	str	r2, [r3, #0]

    return CO_SDOserver_init_canRxTx(SDO,
 8003c16:	2326      	movs	r3, #38	; 0x26
 8003c18:	18fb      	adds	r3, r7, r3
 8003c1a:	881b      	ldrh	r3, [r3, #0]
 8003c1c:	2224      	movs	r2, #36	; 0x24
 8003c1e:	18ba      	adds	r2, r7, r2
 8003c20:	8812      	ldrh	r2, [r2, #0]
 8003c22:	002e      	movs	r6, r5
 8003c24:	1979      	adds	r1, r7, r5
 8003c26:	1909      	adds	r1, r1, r4
 8003c28:	880d      	ldrh	r5, [r1, #0]
 8003c2a:	19b9      	adds	r1, r7, r6
 8003c2c:	1809      	adds	r1, r1, r0
 8003c2e:	880c      	ldrh	r4, [r1, #0]
 8003c30:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	9201      	str	r2, [sp, #4]
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	002b      	movs	r3, r5
 8003c3a:	0022      	movs	r2, r4
 8003c3c:	f7ff fcc6 	bl	80035cc <CO_SDOserver_init_canRxTx>
 8003c40:	0003      	movs	r3, r0
                                     CANdevRx,
                                     CANdevRxIdx,
                                     CANdevTxIdx,
                                     CanId_ClientToServer,
                                     CanId_ServerToClient);
}
 8003c42:	0018      	movs	r0, r3
 8003c44:	46bd      	mov	sp, r7
 8003c46:	b00b      	add	sp, #44	; 0x2c
 8003c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	08001c6b 	.word	0x08001c6b
 8003c50:	080036d5 	.word	0x080036d5

08003c54 <validateAndWriteToOD>:
 * CO_SDO_ST_ABORT */
static bool_t validateAndWriteToOD(CO_SDOserver_t *SDO,
                                   CO_SDO_abortCode_t *abortCode,
                                   uint8_t crcOperation,
                                   uint16_t crcClient)
{
 8003c54:	b5b0      	push	{r4, r5, r7, lr}
 8003c56:	b08c      	sub	sp, #48	; 0x30
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	0019      	movs	r1, r3
 8003c60:	1dfb      	adds	r3, r7, #7
 8003c62:	701a      	strb	r2, [r3, #0]
 8003c64:	1d3b      	adds	r3, r7, #4
 8003c66:	1c0a      	adds	r2, r1, #0
 8003c68:	801a      	strh	r2, [r3, #0]
    OD_size_t bufOffsetWrOrig = SDO->bufOffsetWr;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	22a0      	movs	r2, #160	; 0xa0
 8003c6e:	589b      	ldr	r3, [r3, r2]
 8003c70:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (SDO->finished) {
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d100      	bne.n	8003c7c <validateAndWriteToOD+0x28>
 8003c7a:	e07d      	b.n	8003d78 <validateAndWriteToOD+0x124>
        /* Verify if size of data downloaded matches size indicated. */
        if (SDO->sizeInd > 0 && SDO->sizeTran != SDO->sizeInd) {
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d015      	beq.n	8003cb0 <validateAndWriteToOD+0x5c>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d00f      	beq.n	8003cb0 <validateAndWriteToOD+0x5c>
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d901      	bls.n	8003ca0 <validateAndWriteToOD+0x4c>
 8003c9c:	4a7b      	ldr	r2, [pc, #492]	; (8003e8c <validateAndWriteToOD+0x238>)
 8003c9e:	e000      	b.n	8003ca2 <validateAndWriteToOD+0x4e>
 8003ca0:	4a7b      	ldr	r2, [pc, #492]	; (8003e90 <validateAndWriteToOD+0x23c>)
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	751a      	strb	r2, [r3, #20]
            return false;
 8003cac:	2300      	movs	r3, #0
 8003cae:	e0e9      	b.n	8003e84 <validateAndWriteToOD+0x230>
        if ((SDO->OD_IO.stream.attribute & ODA_MB) != 0) {
            reverseBytes(SDO->buf, SDO->bufOffsetWr);
        }
#endif

        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	62bb      	str	r3, [r7, #40]	; 0x28

        /* If dataType is string, then size of data downloaded may be
         * shorter than size of OD data buffer. If so, add two zero bytes
         * to terminate (unicode) string. Shorten also OD data size,
         * (temporary, send information about EOF into OD_IO.write) */
        if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2228      	movs	r2, #40	; 0x28
 8003cba:	5c9b      	ldrb	r3, [r3, r2]
 8003cbc:	b25b      	sxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	da3e      	bge.n	8003d40 <validateAndWriteToOD+0xec>
            && (sizeInOd == 0 || SDO->sizeTran < sizeInOd)
 8003cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d004      	beq.n	8003cd2 <validateAndWriteToOD+0x7e>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d936      	bls.n	8003d40 <validateAndWriteToOD+0xec>
            && (SDO->bufOffsetWr + 2) <= CO_CONFIG_SDO_SRV_BUFFER_SIZE
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	22a0      	movs	r2, #160	; 0xa0
 8003cd6:	589b      	ldr	r3, [r3, r2]
 8003cd8:	3302      	adds	r3, #2
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d830      	bhi.n	8003d40 <validateAndWriteToOD+0xec>
        ) {
            SDO->buf[SDO->bufOffsetWr++] = 0;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	22a0      	movs	r2, #160	; 0xa0
 8003ce2:	589b      	ldr	r3, [r3, r2]
 8003ce4:	1c59      	adds	r1, r3, #1
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	20a0      	movs	r0, #160	; 0xa0
 8003cea:	5011      	str	r1, [r2, r0]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	217c      	movs	r1, #124	; 0x7c
 8003cf0:	18d3      	adds	r3, r2, r3
 8003cf2:	185b      	adds	r3, r3, r1
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	701a      	strb	r2, [r3, #0]
            SDO->sizeTran++;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cfc:	1c5a      	adds	r2, r3, #1
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	669a      	str	r2, [r3, #104]	; 0x68
            if (sizeInOd == 0 || SDO->sizeTran < sizeInOd) {
 8003d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d004      	beq.n	8003d12 <validateAndWriteToOD+0xbe>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d911      	bls.n	8003d36 <validateAndWriteToOD+0xe2>
                SDO->buf[SDO->bufOffsetWr++] = 0;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	22a0      	movs	r2, #160	; 0xa0
 8003d16:	589b      	ldr	r3, [r3, r2]
 8003d18:	1c59      	adds	r1, r3, #1
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	20a0      	movs	r0, #160	; 0xa0
 8003d1e:	5011      	str	r1, [r2, r0]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	217c      	movs	r1, #124	; 0x7c
 8003d24:	18d3      	adds	r3, r2, r3
 8003d26:	185b      	adds	r3, r3, r1
 8003d28:	2200      	movs	r2, #0
 8003d2a:	701a      	strb	r2, [r3, #0]
                SDO->sizeTran++;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d30:	1c5a      	adds	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	669a      	str	r2, [r3, #104]	; 0x68
            }
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	621a      	str	r2, [r3, #32]
 8003d3e:	e02d      	b.n	8003d9c <validateAndWriteToOD+0x148>
        }
        /* Indicate OD data size, if not indicated. Can be used for EOF check.*/
        else if (sizeInOd == 0) {
 8003d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d104      	bne.n	8003d50 <validateAndWriteToOD+0xfc>
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	621a      	str	r2, [r3, #32]
 8003d4e:	e025      	b.n	8003d9c <validateAndWriteToOD+0x148>
        }
        /* Verify if size of data downloaded matches data size in OD. */
        else if (SDO->sizeTran != sizeInOd) {
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d020      	beq.n	8003d9c <validateAndWriteToOD+0x148>
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003d5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d201      	bcs.n	8003d68 <validateAndWriteToOD+0x114>
 8003d64:	4a49      	ldr	r2, [pc, #292]	; (8003e8c <validateAndWriteToOD+0x238>)
 8003d66:	e000      	b.n	8003d6a <validateAndWriteToOD+0x116>
 8003d68:	4a49      	ldr	r2, [pc, #292]	; (8003e90 <validateAndWriteToOD+0x23c>)
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2201      	movs	r2, #1
 8003d72:	751a      	strb	r2, [r3, #20]
            return false;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e085      	b.n	8003e84 <validateAndWriteToOD+0x230>
        }
    }
    else {
        /* Verify if size of data downloaded is not too large. */
        if (SDO->sizeInd > 0 && SDO->sizeTran > SDO->sizeInd) {
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00d      	beq.n	8003d9c <validateAndWriteToOD+0x148>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d907      	bls.n	8003d9c <validateAndWriteToOD+0x148>
            *abortCode = CO_SDO_AB_DATA_LONG;
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	4a3f      	ldr	r2, [pc, #252]	; (8003e8c <validateAndWriteToOD+0x238>)
 8003d90:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2201      	movs	r2, #1
 8003d96:	751a      	strb	r2, [r3, #20]
            return false;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	e073      	b.n	8003e84 <validateAndWriteToOD+0x230>
#endif
    /* may be unused */
    (void) crcOperation; (void) crcClient; (void) bufOffsetWrOrig;

    /* write data */
    OD_size_t countWritten = 0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]
    bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3318      	adds	r3, #24
 8003da4:	0018      	movs	r0, r3
 8003da6:	f7ff fb72 	bl	800348e <OD_mappable>
 8003daa:	0003      	movs	r3, r0
 8003dac:	627b      	str	r3, [r7, #36]	; 0x24

    if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d008      	beq.n	8003dc6 <validateAndWriteToOD+0x172>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003db8:	f3ef 8210 	mrs	r2, PRIMASK
 8003dbc:	61fa      	str	r2, [r7, #28]
  return(result);
 8003dbe:	69fa      	ldr	r2, [r7, #28]
 8003dc0:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8003dc2:	b672      	cpsid	i
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
    ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, SDO->buf,
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	3318      	adds	r3, #24
 8003dce:	0018      	movs	r0, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	337c      	adds	r3, #124	; 0x7c
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	22a0      	movs	r2, #160	; 0xa0
 8003dda:	589a      	ldr	r2, [r3, r2]
 8003ddc:	2323      	movs	r3, #35	; 0x23
 8003dde:	18fc      	adds	r4, r7, r3
 8003de0:	2314      	movs	r3, #20
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	47a8      	blx	r5
 8003de6:	0003      	movs	r3, r0
 8003de8:	7023      	strb	r3, [r4, #0]
                                   SDO->bufOffsetWr, &countWritten);
    if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8003dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d007      	beq.n	8003e00 <validateAndWriteToOD+0x1ac>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	f383 8810 	msr	PRIMASK, r3
}
 8003dfe:	46c0      	nop			; (mov r8, r8)

    SDO->bufOffsetWr = 0;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	22a0      	movs	r2, #160	; 0xa0
 8003e04:	2100      	movs	r1, #0
 8003e06:	5099      	str	r1, [r3, r2]

    /* verify write error value */
    if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8003e08:	2223      	movs	r2, #35	; 0x23
 8003e0a:	18bb      	adds	r3, r7, r2
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	b25b      	sxtb	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d012      	beq.n	8003e3a <validateAndWriteToOD+0x1e6>
 8003e14:	18bb      	adds	r3, r7, r2
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	b25b      	sxtb	r3, r3
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	d00d      	beq.n	8003e3a <validateAndWriteToOD+0x1e6>
        *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8003e1e:	18bb      	adds	r3, r7, r2
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	b25b      	sxtb	r3, r3
 8003e24:	0018      	movs	r0, r3
 8003e26:	f7fe f979 	bl	800211c <OD_getSDOabCode>
 8003e2a:	0002      	movs	r2, r0
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2201      	movs	r2, #1
 8003e34:	751a      	strb	r2, [r3, #20]
        return false;
 8003e36:	2300      	movs	r3, #0
 8003e38:	e024      	b.n	8003e84 <validateAndWriteToOD+0x230>
    }
    else if (SDO->finished && odRet == ODR_PARTIAL) {
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00d      	beq.n	8003e5e <validateAndWriteToOD+0x20a>
 8003e42:	2323      	movs	r3, #35	; 0x23
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	b25b      	sxtb	r3, r3
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	d107      	bne.n	8003e5e <validateAndWriteToOD+0x20a>
        /* OD variable was not written completely, but SDO download finished */
        *abortCode = CO_SDO_AB_DATA_SHORT;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	4a0f      	ldr	r2, [pc, #60]	; (8003e90 <validateAndWriteToOD+0x23c>)
 8003e52:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	751a      	strb	r2, [r3, #20]
        return false;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	e012      	b.n	8003e84 <validateAndWriteToOD+0x230>
    }
    else if (!SDO->finished && odRet == ODR_OK) {
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10d      	bne.n	8003e82 <validateAndWriteToOD+0x22e>
 8003e66:	2323      	movs	r3, #35	; 0x23
 8003e68:	18fb      	adds	r3, r7, r3
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	b25b      	sxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d107      	bne.n	8003e82 <validateAndWriteToOD+0x22e>
        /* OD variable was written completely, but SDO download still has data*/
        *abortCode = CO_SDO_AB_DATA_LONG;
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	4a05      	ldr	r2, [pc, #20]	; (8003e8c <validateAndWriteToOD+0x238>)
 8003e76:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	751a      	strb	r2, [r3, #20]
        return false;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	e000      	b.n	8003e84 <validateAndWriteToOD+0x230>
    }

    return true;
 8003e82:	2301      	movs	r3, #1
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b00c      	add	sp, #48	; 0x30
 8003e8a:	bdb0      	pop	{r4, r5, r7, pc}
 8003e8c:	06070012 	.word	0x06070012
 8003e90:	06070013 	.word	0x06070013

08003e94 <readFromOd>:
 * CO_SDO_ST_ABORT */
static bool_t readFromOd(CO_SDOserver_t *SDO,
                         CO_SDO_abortCode_t *abortCode,
                         OD_size_t countMinimum,
                         bool_t calculateCrc)
{
 8003e94:	b5b0      	push	{r4, r5, r7, lr}
 8003e96:	b08e      	sub	sp, #56	; 0x38
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
 8003ea0:	603b      	str	r3, [r7, #0]
    OD_size_t countRemain = SDO->bufOffsetWr - SDO->bufOffsetRd;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	22a0      	movs	r2, #160	; 0xa0
 8003ea6:	589a      	ldr	r2, [r3, r2]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	21a4      	movs	r1, #164	; 0xa4
 8003eac:	585b      	ldr	r3, [r3, r1]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (!SDO->finished && countRemain < countMinimum) {
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d000      	beq.n	8003ebc <readFromOd+0x28>
 8003eba:	e0b9      	b.n	8004030 <readFromOd+0x19c>
 8003ebc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d300      	bcc.n	8003ec6 <readFromOd+0x32>
 8003ec4:	e0b4      	b.n	8004030 <readFromOd+0x19c>
        /* first move remaining data to the start of the buffer */
        memmove(SDO->buf, SDO->buf + SDO->bufOffsetRd, countRemain);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	337c      	adds	r3, #124	; 0x7c
 8003eca:	0018      	movs	r0, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	337c      	adds	r3, #124	; 0x7c
 8003ed0:	001a      	movs	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	21a4      	movs	r1, #164	; 0xa4
 8003ed6:	585b      	ldr	r3, [r3, r1]
 8003ed8:	18d3      	adds	r3, r2, r3
 8003eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003edc:	0019      	movs	r1, r3
 8003ede:	f00d fba6 	bl	801162e <memmove>
        SDO->bufOffsetRd = 0;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	22a4      	movs	r2, #164	; 0xa4
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	5099      	str	r1, [r3, r2]
        SDO->bufOffsetWr = countRemain;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	21a0      	movs	r1, #160	; 0xa0
 8003eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ef0:	505a      	str	r2, [r3, r1]

        /* Get size of free data buffer */
        OD_size_t countRdRequest = CO_CONFIG_SDO_SRV_BUFFER_SIZE - countRemain;
 8003ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	62bb      	str	r3, [r7, #40]	; 0x28

        /* load data from OD variable into the buffer */
        OD_size_t countRd = 0;
 8003efa:	2300      	movs	r3, #0
 8003efc:	617b      	str	r3, [r7, #20]
        uint8_t *bufShifted = SDO->buf + countRemain;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	337c      	adds	r3, #124	; 0x7c
 8003f02:	001a      	movs	r2, r3
 8003f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f06:	18d3      	adds	r3, r2, r3
 8003f08:	627b      	str	r3, [r7, #36]	; 0x24
        bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	3318      	adds	r3, #24
 8003f0e:	0018      	movs	r0, r3
 8003f10:	f7ff fabd 	bl	800348e <OD_mappable>
 8003f14:	0003      	movs	r3, r0
 8003f16:	623b      	str	r3, [r7, #32]

        if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d008      	beq.n	8003f30 <readFromOd+0x9c>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f22:	f3ef 8210 	mrs	r2, PRIMASK
 8003f26:	61fa      	str	r2, [r7, #28]
  return(result);
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8003f2c:	b672      	cpsid	i
}
 8003f2e:	46c0      	nop			; (mov r8, r8)
        ODR_t odRet = SDO->OD_IO.read(&SDO->OD_IO.stream, bufShifted,
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	3318      	adds	r3, #24
 8003f38:	0018      	movs	r0, r3
 8003f3a:	2337      	movs	r3, #55	; 0x37
 8003f3c:	18fc      	adds	r4, r7, r3
 8003f3e:	2314      	movs	r3, #20
 8003f40:	18fb      	adds	r3, r7, r3
 8003f42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f46:	47a8      	blx	r5
 8003f48:	0003      	movs	r3, r0
 8003f4a:	7023      	strb	r3, [r4, #0]
                                      countRdRequest, &countRd);
        if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d007      	beq.n	8003f62 <readFromOd+0xce>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	f383 8810 	msr	PRIMASK, r3
}
 8003f60:	46c0      	nop			; (mov r8, r8)

        if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8003f62:	2237      	movs	r2, #55	; 0x37
 8003f64:	18bb      	adds	r3, r7, r2
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	b25b      	sxtb	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d012      	beq.n	8003f94 <readFromOd+0x100>
 8003f6e:	18bb      	adds	r3, r7, r2
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	b25b      	sxtb	r3, r3
 8003f74:	3301      	adds	r3, #1
 8003f76:	d00d      	beq.n	8003f94 <readFromOd+0x100>
            *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8003f78:	18bb      	adds	r3, r7, r2
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	b25b      	sxtb	r3, r3
 8003f7e:	0018      	movs	r0, r3
 8003f80:	f7fe f8cc 	bl	800211c <OD_getSDOabCode>
 8003f84:	0002      	movs	r2, r0
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	751a      	strb	r2, [r3, #20]
            return false;
 8003f90:	2300      	movs	r3, #0
 8003f92:	e04e      	b.n	8004032 <readFromOd+0x19e>
        }

        /* if data is string, send only data up to null termination */
        if (countRd > 0 && (SDO->OD_IO.stream.attribute & ODA_STR) != 0) {
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d025      	beq.n	8003fe6 <readFromOd+0x152>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2228      	movs	r2, #40	; 0x28
 8003f9e:	5c9b      	ldrb	r3, [r3, r2]
 8003fa0:	b25b      	sxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	da1f      	bge.n	8003fe6 <readFromOd+0x152>
            bufShifted[countRd] = 0; /* (SDO->buf is one byte larger) */
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003faa:	18d3      	adds	r3, r2, r3
 8003fac:	2200      	movs	r2, #0
 8003fae:	701a      	strb	r2, [r3, #0]
            OD_size_t countStr = (OD_size_t)strlen((char *)bufShifted);
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f7fc f8a8 	bl	8000108 <strlen>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	633b      	str	r3, [r7, #48]	; 0x30
            if (countStr == 0) countStr = 1; /* zero length is not allowed */
 8003fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <readFromOd+0x132>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	633b      	str	r3, [r7, #48]	; 0x30
            if (countStr < countRd) {
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d20b      	bcs.n	8003fe6 <readFromOd+0x152>
                /* string terminator found, read is finished, shorten data */
                countRd = countStr;
 8003fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd0:	617b      	str	r3, [r7, #20]
                odRet = ODR_OK;
 8003fd2:	2337      	movs	r3, #55	; 0x37
 8003fd4:	18fb      	adds	r3, r7, r3
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	701a      	strb	r2, [r3, #0]
                SDO->OD_IO.stream.dataLength = SDO->sizeTran + countRd;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	18d2      	adds	r2, r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	621a      	str	r2, [r3, #32]
            }
        }

        /* partial or finished read */
        SDO->bufOffsetWr = countRemain + countRd;
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fea:	18d2      	adds	r2, r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	21a0      	movs	r1, #160	; 0xa0
 8003ff0:	505a      	str	r2, [r3, r1]
        if (SDO->bufOffsetWr == 0 || odRet == ODR_PARTIAL) {
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	22a0      	movs	r2, #160	; 0xa0
 8003ff6:	589b      	ldr	r3, [r3, r2]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <readFromOd+0x174>
 8003ffc:	2337      	movs	r3, #55	; 0x37
 8003ffe:	18fb      	adds	r3, r7, r3
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	b25b      	sxtb	r3, r3
 8004004:	3301      	adds	r3, #1
 8004006:	d110      	bne.n	800402a <readFromOd+0x196>
            SDO->finished = false;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	671a      	str	r2, [r3, #112]	; 0x70
            if (SDO->bufOffsetWr < countMinimum) {
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	22a0      	movs	r2, #160	; 0xa0
 8004012:	589b      	ldr	r3, [r3, r2]
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	429a      	cmp	r2, r3
 8004018:	d90a      	bls.n	8004030 <readFromOd+0x19c>
                *abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	4a07      	ldr	r2, [pc, #28]	; (800403c <readFromOd+0x1a8>)
 800401e:	601a      	str	r2, [r3, #0]
                SDO->state = CO_SDO_ST_ABORT;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2201      	movs	r2, #1
 8004024:	751a      	strb	r2, [r3, #20]
                return false;
 8004026:	2300      	movs	r3, #0
 8004028:	e003      	b.n	8004032 <readFromOd+0x19e>
            }
        }
        else {
            SDO->finished = true;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2201      	movs	r2, #1
 800402e:	671a      	str	r2, [r3, #112]	; 0x70
            SDO->block_crc = crc16_ccitt(bufShifted, countRd, SDO->block_crc);
        }
#endif

    }
    return true;
 8004030:	2301      	movs	r3, #1
}
 8004032:	0018      	movs	r0, r3
 8004034:	46bd      	mov	sp, r7
 8004036:	b00e      	add	sp, #56	; 0x38
 8004038:	bdb0      	pop	{r4, r5, r7, pc}
 800403a:	46c0      	nop			; (mov r8, r8)
 800403c:	06040047 	.word	0x06040047

08004040 <CO_SDOserver_process>:
/******************************************************************************/
CO_SDO_return_t CO_SDOserver_process(CO_SDOserver_t *SDO,
                                     bool_t NMTisPreOrOperational,
                                     uint32_t timeDifference_us,
                                     uint32_t *timerNext_us)
{
 8004040:	b5b0      	push	{r4, r5, r7, lr}
 8004042:	b09a      	sub	sp, #104	; 0x68
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
 800404c:	603b      	str	r3, [r7, #0]
    if (SDO == NULL) {
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d103      	bne.n	800405c <CO_SDOserver_process+0x1c>
        return CO_SDO_RT_wrongArguments;
 8004054:	2302      	movs	r3, #2
 8004056:	425b      	negs	r3, r3
 8004058:	f000 fcec 	bl	8004a34 <CO_SDOserver_process+0x9f4>
    }

    (void)timerNext_us; /* may be unused */

    CO_SDO_return_t ret = CO_SDO_RT_waitingResponse;
 800405c:	2167      	movs	r1, #103	; 0x67
 800405e:	187b      	adds	r3, r7, r1
 8004060:	2201      	movs	r2, #1
 8004062:	701a      	strb	r2, [r3, #0]
    CO_SDO_abortCode_t abortCode = CO_SDO_AB_NONE;
 8004064:	2300      	movs	r3, #0
 8004066:	62bb      	str	r3, [r7, #40]	; 0x28
    bool_t isNew = CO_FLAG_READ(SDO->CANrxNew);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406c:	1e5a      	subs	r2, r3, #1
 800406e:	4193      	sbcs	r3, r2
 8004070:	b2db      	uxtb	r3, r3
 8004072:	657b      	str	r3, [r7, #84]	; 0x54


    if (SDO->valid && SDO->state == CO_SDO_ST_IDLE && !isNew) {
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00b      	beq.n	8004094 <CO_SDOserver_process+0x54>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	7d1b      	ldrb	r3, [r3, #20]
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d106      	bne.n	8004094 <CO_SDOserver_process+0x54>
 8004086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004088:	2b00      	cmp	r3, #0
 800408a:	d103      	bne.n	8004094 <CO_SDOserver_process+0x54>
        /* Idle and nothing new */
        ret = CO_SDO_RT_ok_communicationEnd;
 800408c:	187b      	adds	r3, r7, r1
 800408e:	2200      	movs	r2, #0
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	e2c3      	b.n	800461c <CO_SDOserver_process+0x5dc>
    }
    else if (!NMTisPreOrOperational || !SDO->valid) {
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <CO_SDOserver_process+0x62>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10a      	bne.n	80040b8 <CO_SDOserver_process+0x78>
        /* SDO is allowed only in operational or pre-operational NMT state
         * and must be valid */
        SDO->state = CO_SDO_ST_IDLE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	751a      	strb	r2, [r3, #20]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	639a      	str	r2, [r3, #56]	; 0x38
        ret = CO_SDO_RT_ok_communicationEnd;
 80040ae:	2367      	movs	r3, #103	; 0x67
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]
 80040b6:	e2b1      	b.n	800461c <CO_SDOserver_process+0x5dc>
    }
    /* CAN data received ******************************************************/
    else if (isNew) {
 80040b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d100      	bne.n	80040c0 <CO_SDOserver_process+0x80>
 80040be:	e2ad      	b.n	800461c <CO_SDOserver_process+0x5dc>
        if (SDO->state == CO_SDO_ST_IDLE) { /* new SDO communication? */
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	7d1b      	ldrb	r3, [r3, #20]
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d000      	beq.n	80040cc <CO_SDOserver_process+0x8c>
 80040ca:	e0d0      	b.n	800426e <CO_SDOserver_process+0x22e>
            bool_t upload = false;
 80040cc:	2300      	movs	r3, #0
 80040ce:	663b      	str	r3, [r7, #96]	; 0x60

            if ((SDO->CANrxData[0] & 0xF0) == 0x20) {
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	223c      	movs	r2, #60	; 0x3c
 80040d4:	5c9b      	ldrb	r3, [r3, r2]
 80040d6:	001a      	movs	r2, r3
 80040d8:	23f0      	movs	r3, #240	; 0xf0
 80040da:	4013      	ands	r3, r2
 80040dc:	2b20      	cmp	r3, #32
 80040de:	d103      	bne.n	80040e8 <CO_SDOserver_process+0xa8>
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_REQ;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2211      	movs	r2, #17
 80040e4:	751a      	strb	r2, [r3, #20]
 80040e6:	e00f      	b.n	8004108 <CO_SDOserver_process+0xc8>
            }
            else if (SDO->CANrxData[0] == 0x40) {
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	223c      	movs	r2, #60	; 0x3c
 80040ec:	5c9b      	ldrb	r3, [r3, r2]
 80040ee:	2b40      	cmp	r3, #64	; 0x40
 80040f0:	d105      	bne.n	80040fe <CO_SDOserver_process+0xbe>
                upload = true;
 80040f2:	2301      	movs	r3, #1
 80040f4:	663b      	str	r3, [r7, #96]	; 0x60
                SDO->state = CO_SDO_ST_UPLOAD_INITIATE_REQ;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2221      	movs	r2, #33	; 0x21
 80040fa:	751a      	strb	r2, [r3, #20]
 80040fc:	e004      	b.n	8004108 <CO_SDOserver_process+0xc8>
                upload = true;
                SDO->state = CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ;
            }
#endif
            else {
                abortCode = CO_SDO_AB_CMD;
 80040fe:	4bc5      	ldr	r3, [pc, #788]	; (8004414 <CO_SDOserver_process+0x3d4>)
 8004100:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2201      	movs	r2, #1
 8004106:	751a      	strb	r2, [r3, #20]
            }

            /* if no error search object dictionary for new SDO request */
            if (abortCode == CO_SDO_AB_NONE) {
 8004108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410a:	2b00      	cmp	r3, #0
 800410c:	d165      	bne.n	80041da <CO_SDOserver_process+0x19a>
                ODR_t odRet;
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	223e      	movs	r2, #62	; 0x3e
 8004112:	5c9b      	ldrb	r3, [r3, r2]
 8004114:	021b      	lsls	r3, r3, #8
                             | SDO->CANrxData[1];
 8004116:	b21a      	sxth	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	213d      	movs	r1, #61	; 0x3d
 800411c:	5c5b      	ldrb	r3, [r3, r1]
 800411e:	b21b      	sxth	r3, r3
 8004120:	4313      	orrs	r3, r2
 8004122:	b21b      	sxth	r3, r3
 8004124:	b29a      	uxth	r2, r3
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	869a      	strh	r2, [r3, #52]	; 0x34
                SDO->subIndex = SDO->CANrxData[3];
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	223f      	movs	r2, #63	; 0x3f
 800412e:	5c99      	ldrb	r1, [r3, r2]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2236      	movs	r2, #54	; 0x36
 8004134:	5499      	strb	r1, [r3, r2]
                odRet = OD_getSub(OD_find(SDO->OD, SDO->index), SDO->subIndex,
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	689a      	ldr	r2, [r3, #8]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800413e:	0019      	movs	r1, r3
 8004140:	0010      	movs	r0, r2
 8004142:	f7fd fe6e 	bl	8001e22 <OD_find>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2236      	movs	r2, #54	; 0x36
 800414a:	5c99      	ldrb	r1, [r3, r2]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3318      	adds	r3, #24
 8004150:	001a      	movs	r2, r3
 8004152:	2553      	movs	r5, #83	; 0x53
 8004154:	197c      	adds	r4, r7, r5
 8004156:	2300      	movs	r3, #0
 8004158:	f7fd fede 	bl	8001f18 <OD_getSub>
 800415c:	0003      	movs	r3, r0
 800415e:	7023      	strb	r3, [r4, #0]
                                  &SDO->OD_IO, false);
                if (odRet != ODR_OK) {
 8004160:	197b      	adds	r3, r7, r5
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	b25b      	sxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00b      	beq.n	8004182 <CO_SDOserver_process+0x142>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 800416a:	197b      	adds	r3, r7, r5
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	b25b      	sxtb	r3, r3
 8004170:	0018      	movs	r0, r3
 8004172:	f7fd ffd3 	bl	800211c <OD_getSDOabCode>
 8004176:	0003      	movs	r3, r0
 8004178:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2201      	movs	r2, #1
 800417e:	751a      	strb	r2, [r3, #20]
 8004180:	e02b      	b.n	80041da <CO_SDOserver_process+0x19a>
                }
                else {
                    /* verify read/write attributes */
                    if ((SDO->OD_IO.stream.attribute & ODA_SDO_RW) == 0) {
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2228      	movs	r2, #40	; 0x28
 8004186:	5c9b      	ldrb	r3, [r3, r2]
 8004188:	001a      	movs	r2, r3
 800418a:	2303      	movs	r3, #3
 800418c:	4013      	ands	r3, r2
 800418e:	d105      	bne.n	800419c <CO_SDOserver_process+0x15c>
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
 8004190:	4ba1      	ldr	r3, [pc, #644]	; (8004418 <CO_SDOserver_process+0x3d8>)
 8004192:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2201      	movs	r2, #1
 8004198:	751a      	strb	r2, [r3, #20]
 800419a:	e01e      	b.n	80041da <CO_SDOserver_process+0x19a>
                    }
                    else if (upload
 800419c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00c      	beq.n	80041bc <CO_SDOserver_process+0x17c>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_R) == 0
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2228      	movs	r2, #40	; 0x28
 80041a6:	5c9b      	ldrb	r3, [r3, r2]
 80041a8:	001a      	movs	r2, r3
 80041aa:	2301      	movs	r3, #1
 80041ac:	4013      	ands	r3, r2
 80041ae:	d105      	bne.n	80041bc <CO_SDOserver_process+0x17c>
                    ) {
                        abortCode = CO_SDO_AB_WRITEONLY;
 80041b0:	4b9a      	ldr	r3, [pc, #616]	; (800441c <CO_SDOserver_process+0x3dc>)
 80041b2:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2201      	movs	r2, #1
 80041b8:	751a      	strb	r2, [r3, #20]
 80041ba:	e00e      	b.n	80041da <CO_SDOserver_process+0x19a>
                    }
                    else if (!upload
 80041bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10b      	bne.n	80041da <CO_SDOserver_process+0x19a>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_W) == 0
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2228      	movs	r2, #40	; 0x28
 80041c6:	5c9b      	ldrb	r3, [r3, r2]
 80041c8:	001a      	movs	r2, r3
 80041ca:	2302      	movs	r3, #2
 80041cc:	4013      	ands	r3, r2
 80041ce:	d104      	bne.n	80041da <CO_SDOserver_process+0x19a>
                    ) {
                        abortCode = CO_SDO_AB_READONLY;
 80041d0:	4b93      	ldr	r3, [pc, #588]	; (8004420 <CO_SDOserver_process+0x3e0>)
 80041d2:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	751a      	strb	r2, [r3, #20]
                }
            }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            /* load data from object dictionary, if upload and no error */
            if (upload && abortCode == CO_SDO_AB_NONE) {
 80041da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d046      	beq.n	800426e <CO_SDOserver_process+0x22e>
 80041e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d143      	bne.n	800426e <CO_SDOserver_process+0x22e>
                SDO->bufOffsetRd = SDO->bufOffsetWr = 0;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	22a0      	movs	r2, #160	; 0xa0
 80041ea:	2100      	movs	r1, #0
 80041ec:	5099      	str	r1, [r3, r2]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	22a0      	movs	r2, #160	; 0xa0
 80041f2:	589a      	ldr	r2, [r3, r2]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	21a4      	movs	r1, #164	; 0xa4
 80041f8:	505a      	str	r2, [r3, r1]
                SDO->sizeTran = 0;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	669a      	str	r2, [r3, #104]	; 0x68
                SDO->finished = false;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	671a      	str	r2, [r3, #112]	; 0x70

                if (readFromOd(SDO, &abortCode, 7, false)) {
 8004206:	2328      	movs	r3, #40	; 0x28
 8004208:	18f9      	adds	r1, r7, r3
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	2300      	movs	r3, #0
 800420e:	2207      	movs	r2, #7
 8004210:	f7ff fe40 	bl	8003e94 <readFromOd>
 8004214:	1e03      	subs	r3, r0, #0
 8004216:	d02a      	beq.n	800426e <CO_SDOserver_process+0x22e>
                    /* Size of variable in OD (may not be known yet) */
                    if (SDO->finished) {
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800421c:	2b00      	cmp	r3, #0
 800421e:	d01a      	beq.n	8004256 <CO_SDOserver_process+0x216>
                        /* OD variable was completely read, its size is known */

                        SDO->sizeInd = SDO->OD_IO.stream.dataLength;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a1a      	ldr	r2, [r3, #32]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	665a      	str	r2, [r3, #100]	; 0x64

                        if (SDO->sizeInd == 0) {
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800422c:	2b00      	cmp	r3, #0
 800422e:	d105      	bne.n	800423c <CO_SDOserver_process+0x1fc>
                            SDO->sizeInd = SDO->bufOffsetWr;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	22a0      	movs	r2, #160	; 0xa0
 8004234:	589a      	ldr	r2, [r3, r2]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	665a      	str	r2, [r3, #100]	; 0x64
 800423a:	e018      	b.n	800426e <CO_SDOserver_process+0x22e>
                        }
                        else if (SDO->sizeInd != SDO->bufOffsetWr) {
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	21a0      	movs	r1, #160	; 0xa0
 8004244:	585b      	ldr	r3, [r3, r1]
 8004246:	429a      	cmp	r2, r3
 8004248:	d011      	beq.n	800426e <CO_SDOserver_process+0x22e>
                            abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 800424a:	4b76      	ldr	r3, [pc, #472]	; (8004424 <CO_SDOserver_process+0x3e4>)
 800424c:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	751a      	strb	r2, [r3, #20]
 8004254:	e00b      	b.n	800426e <CO_SDOserver_process+0x22e>
                        }
                    }
                    else {
                        /* If data type is string, size is not known */
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2228      	movs	r2, #40	; 0x28
 800425a:	5c9b      	ldrb	r3, [r3, r2]
 800425c:	b25b      	sxtb	r3, r3
                                     ? SDO->OD_IO.stream.dataLength
                                     : 0;
 800425e:	2b00      	cmp	r3, #0
 8004260:	db02      	blt.n	8004268 <CO_SDOserver_process+0x228>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a1a      	ldr	r2, [r3, #32]
 8004266:	e000      	b.n	800426a <CO_SDOserver_process+0x22a>
 8004268:	2200      	movs	r2, #0
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	665a      	str	r2, [r3, #100]	; 0x64
                }
            }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */
        } /* (SDO->state == CO_SDO_ST_IDLE) */

        if (SDO->state != CO_SDO_ST_IDLE && SDO->state != CO_SDO_ST_ABORT)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	7d1b      	ldrb	r3, [r3, #20]
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d100      	bne.n	800427a <CO_SDOserver_process+0x23a>
 8004278:	e1c5      	b.n	8004606 <CO_SDOserver_process+0x5c6>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	7d1b      	ldrb	r3, [r3, #20]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b01      	cmp	r3, #1
 8004282:	d100      	bne.n	8004286 <CO_SDOserver_process+0x246>
 8004284:	e1bf      	b.n	8004606 <CO_SDOserver_process+0x5c6>
        switch (SDO->state) {
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	7d1b      	ldrb	r3, [r3, #20]
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b23      	cmp	r3, #35	; 0x23
 800428e:	d100      	bne.n	8004292 <CO_SDOserver_process+0x252>
 8004290:	e18c      	b.n	80045ac <CO_SDOserver_process+0x56c>
 8004292:	dd00      	ble.n	8004296 <CO_SDOserver_process+0x256>
 8004294:	e1b1      	b.n	80045fa <CO_SDOserver_process+0x5ba>
 8004296:	2b21      	cmp	r3, #33	; 0x21
 8004298:	d100      	bne.n	800429c <CO_SDOserver_process+0x25c>
 800429a:	e183      	b.n	80045a4 <CO_SDOserver_process+0x564>
 800429c:	dd00      	ble.n	80042a0 <CO_SDOserver_process+0x260>
 800429e:	e1ac      	b.n	80045fa <CO_SDOserver_process+0x5ba>
 80042a0:	2b11      	cmp	r3, #17
 80042a2:	d003      	beq.n	80042ac <CO_SDOserver_process+0x26c>
 80042a4:	2b13      	cmp	r3, #19
 80042a6:	d100      	bne.n	80042aa <CO_SDOserver_process+0x26a>
 80042a8:	e101      	b.n	80044ae <CO_SDOserver_process+0x46e>
 80042aa:	e1a6      	b.n	80045fa <CO_SDOserver_process+0x5ba>
        case CO_SDO_ST_DOWNLOAD_INITIATE_REQ: {
            if (SDO->CANrxData[0] & 0x02) {
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	223c      	movs	r2, #60	; 0x3c
 80042b0:	5c9b      	ldrb	r3, [r3, r2]
 80042b2:	001a      	movs	r2, r3
 80042b4:	2302      	movs	r3, #2
 80042b6:	4013      	ands	r3, r2
 80042b8:	d100      	bne.n	80042bc <CO_SDOserver_process+0x27c>
 80042ba:	e0b9      	b.n	8004430 <CO_SDOserver_process+0x3f0>
                /* Expedited transfer, max 4 bytes of data */

                /* Size of OD variable (>0 if indicated) */
                OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	647b      	str	r3, [r7, #68]	; 0x44

                /* Get SDO data size (indicated by SDO client or get from OD) */
                OD_size_t dataSizeToWrite = 4;
 80042c2:	2304      	movs	r3, #4
 80042c4:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (SDO->CANrxData[0] & 0x01)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	223c      	movs	r2, #60	; 0x3c
 80042ca:	5c9b      	ldrb	r3, [r3, r2]
 80042cc:	001a      	movs	r2, r3
 80042ce:	2301      	movs	r3, #1
 80042d0:	4013      	ands	r3, r2
 80042d2:	d00b      	beq.n	80042ec <CO_SDOserver_process+0x2ac>
                    dataSizeToWrite -= (SDO->CANrxData[0] >> 2) & 0x03;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	223c      	movs	r2, #60	; 0x3c
 80042d8:	5c9b      	ldrb	r3, [r3, r2]
 80042da:	089b      	lsrs	r3, r3, #2
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	001a      	movs	r2, r3
 80042e0:	2303      	movs	r3, #3
 80042e2:	4013      	ands	r3, r2
 80042e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042ea:	e007      	b.n	80042fc <CO_SDOserver_process+0x2bc>
                else if (sizeInOd > 0 && sizeInOd < 4)
 80042ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d004      	beq.n	80042fc <CO_SDOserver_process+0x2bc>
 80042f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042f4:	2b03      	cmp	r3, #3
 80042f6:	d801      	bhi.n	80042fc <CO_SDOserver_process+0x2bc>
                    dataSizeToWrite = sizeInOd;
 80042f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042fa:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* copy data to the temp buffer, swap data if necessary */
                uint8_t buf[6] = {0};
 80042fc:	2020      	movs	r0, #32
 80042fe:	183b      	adds	r3, r7, r0
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	2200      	movs	r2, #0
 8004306:	809a      	strh	r2, [r3, #4]
                memcpy(buf, &SDO->CANrxData[4], dataSizeToWrite);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	3340      	adds	r3, #64	; 0x40
 800430c:	0019      	movs	r1, r3
 800430e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004310:	183b      	adds	r3, r7, r0
 8004312:	0018      	movs	r0, r3
 8004314:	f00d f982 	bl	801161c <memcpy>

                /* If dataType is string, then size of data downloaded may be
                 * shorter as size of OD data buffer. If so, add two zero bytes
                 * to terminate (unicode) string. Shorten also OD data size,
                 * (temporary, send information about EOF into OD_IO.write) */
                if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2228      	movs	r2, #40	; 0x28
 800431c:	5c9b      	ldrb	r3, [r3, r2]
 800431e:	b25b      	sxtb	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	da17      	bge.n	8004354 <CO_SDOserver_process+0x314>
                    && (sizeInOd == 0 || dataSizeToWrite < sizeInOd)
 8004324:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <CO_SDOserver_process+0x2f2>
 800432a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800432c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800432e:	429a      	cmp	r2, r3
 8004330:	d210      	bcs.n	8004354 <CO_SDOserver_process+0x314>
                ) {
                    OD_size_t delta = sizeInOd - dataSizeToWrite;
 8004332:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004334:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	643b      	str	r3, [r7, #64]	; 0x40
                    dataSizeToWrite += delta == 1 ? 1 : 2;
 800433a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <CO_SDOserver_process+0x304>
 8004340:	2301      	movs	r3, #1
 8004342:	e000      	b.n	8004346 <CO_SDOserver_process+0x306>
 8004344:	2302      	movs	r3, #2
 8004346:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004348:	18d3      	adds	r3, r2, r3
 800434a:	65fb      	str	r3, [r7, #92]	; 0x5c
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004350:	621a      	str	r2, [r3, #32]
                ) {
 8004352:	e016      	b.n	8004382 <CO_SDOserver_process+0x342>
                }
                else if (sizeInOd == 0) {
 8004354:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004356:	2b00      	cmp	r3, #0
 8004358:	d103      	bne.n	8004362 <CO_SDOserver_process+0x322>
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800435e:	621a      	str	r2, [r3, #32]
 8004360:	e00f      	b.n	8004382 <CO_SDOserver_process+0x342>
                }
                /* Verify if size of data downloaded matches data size in OD. */
                else if (dataSizeToWrite != sizeInOd) {
 8004362:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004366:	429a      	cmp	r2, r3
 8004368:	d00b      	beq.n	8004382 <CO_SDOserver_process+0x342>
                    abortCode = (dataSizeToWrite > sizeInOd) ?
                                CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 800436a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800436c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800436e:	429a      	cmp	r2, r3
 8004370:	d901      	bls.n	8004376 <CO_SDOserver_process+0x336>
 8004372:	4b2d      	ldr	r3, [pc, #180]	; (8004428 <CO_SDOserver_process+0x3e8>)
 8004374:	e000      	b.n	8004378 <CO_SDOserver_process+0x338>
 8004376:	4b2d      	ldr	r3, [pc, #180]	; (800442c <CO_SDOserver_process+0x3ec>)
                    abortCode = (dataSizeToWrite > sizeInOd) ?
 8004378:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	751a      	strb	r2, [r3, #20]
                    break;
 8004380:	e144      	b.n	800460c <CO_SDOserver_process+0x5cc>
                }

                /* Copy data */
                OD_size_t countWritten = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	61fb      	str	r3, [r7, #28]
                bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3318      	adds	r3, #24
 800438a:	0018      	movs	r0, r3
 800438c:	f7ff f87f 	bl	800348e <OD_mappable>
 8004390:	0003      	movs	r3, r0
 8004392:	63fb      	str	r3, [r7, #60]	; 0x3c

                if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8004394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004396:	2b00      	cmp	r3, #0
 8004398:	d008      	beq.n	80043ac <CO_SDOserver_process+0x36c>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800439e:	f3ef 8210 	mrs	r2, PRIMASK
 80043a2:	633a      	str	r2, [r7, #48]	; 0x30
  return(result);
 80043a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043a6:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 80043a8:	b672      	cpsid	i
}
 80043aa:	46c0      	nop			; (mov r8, r8)
                ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, buf,
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3318      	adds	r3, #24
 80043b4:	0018      	movs	r0, r3
 80043b6:	233b      	movs	r3, #59	; 0x3b
 80043b8:	18fc      	adds	r4, r7, r3
 80043ba:	231c      	movs	r3, #28
 80043bc:	18fb      	adds	r3, r7, r3
 80043be:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80043c0:	2120      	movs	r1, #32
 80043c2:	1879      	adds	r1, r7, r1
 80043c4:	47a8      	blx	r5
 80043c6:	0003      	movs	r3, r0
 80043c8:	7023      	strb	r3, [r4, #0]
                                               dataSizeToWrite, &countWritten);
                if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 80043ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d007      	beq.n	80043e0 <CO_SDOserver_process+0x3a0>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043da:	f383 8810 	msr	PRIMASK, r3
}
 80043de:	46c0      	nop			; (mov r8, r8)

                if (odRet != ODR_OK) {
 80043e0:	223b      	movs	r2, #59	; 0x3b
 80043e2:	18bb      	adds	r3, r7, r2
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	b25b      	sxtb	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00b      	beq.n	8004404 <CO_SDOserver_process+0x3c4>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 80043ec:	18bb      	adds	r3, r7, r2
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	b25b      	sxtb	r3, r3
 80043f2:	0018      	movs	r0, r3
 80043f4:	f7fd fe92 	bl	800211c <OD_getSDOabCode>
 80043f8:	0003      	movs	r3, r0
 80043fa:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2201      	movs	r2, #1
 8004400:	751a      	strb	r2, [r3, #20]
                    break;
 8004402:	e103      	b.n	800460c <CO_SDOserver_process+0x5cc>
                }
                else {
                    SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2212      	movs	r2, #18
 8004408:	751a      	strb	r2, [r3, #20]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
                    SDO->finished = true;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2201      	movs	r2, #1
 800440e:	671a      	str	r2, [r3, #112]	; 0x70
#else
                abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
                SDO->state = CO_SDO_ST_ABORT;
#endif
            }
            break;
 8004410:	e0fc      	b.n	800460c <CO_SDOserver_process+0x5cc>
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	05040001 	.word	0x05040001
 8004418:	06010000 	.word	0x06010000
 800441c:	06010001 	.word	0x06010001
 8004420:	06010002 	.word	0x06010002
 8004424:	06040047 	.word	0x06040047
 8004428:	06070012 	.word	0x06070012
 800442c:	06070013 	.word	0x06070013
                if (SDO->CANrxData[0] & 0x01) {
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	223c      	movs	r2, #60	; 0x3c
 8004434:	5c9b      	ldrb	r3, [r3, r2]
 8004436:	001a      	movs	r2, r3
 8004438:	2301      	movs	r3, #1
 800443a:	4013      	ands	r3, r2
 800443c:	d02d      	beq.n	800449a <CO_SDOserver_process+0x45a>
                    OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	64bb      	str	r3, [r7, #72]	; 0x48
                    memcpy(&size, &SDO->CANrxData[4], sizeof(size));
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	3340      	adds	r3, #64	; 0x40
 8004448:	0019      	movs	r1, r3
 800444a:	2318      	movs	r3, #24
 800444c:	18fb      	adds	r3, r7, r3
 800444e:	2204      	movs	r2, #4
 8004450:	0018      	movs	r0, r3
 8004452:	f00d f8e3 	bl	801161c <memcpy>
                    SDO->sizeInd = CO_SWAP_32(size);
 8004456:	69ba      	ldr	r2, [r7, #24]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	665a      	str	r2, [r3, #100]	; 0x64
                    if (sizeInOd > 0) {
 800445c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800445e:	2b00      	cmp	r3, #0
 8004460:	d01e      	beq.n	80044a0 <CO_SDOserver_process+0x460>
                        if (SDO->sizeInd > sizeInOd) {
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004466:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004468:	429a      	cmp	r2, r3
 800446a:	d205      	bcs.n	8004478 <CO_SDOserver_process+0x438>
                            abortCode = CO_SDO_AB_DATA_LONG;
 800446c:	4bc7      	ldr	r3, [pc, #796]	; (800478c <CO_SDOserver_process+0x74c>)
 800446e:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	751a      	strb	r2, [r3, #20]
                            break;
 8004476:	e0c9      	b.n	800460c <CO_SDOserver_process+0x5cc>
                        else if (SDO->sizeInd < sizeInOd
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800447c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800447e:	429a      	cmp	r2, r3
 8004480:	d90e      	bls.n	80044a0 <CO_SDOserver_process+0x460>
                                 && (SDO->OD_IO.stream.attribute & ODA_STR) == 0
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2228      	movs	r2, #40	; 0x28
 8004486:	5c9b      	ldrb	r3, [r3, r2]
 8004488:	b25b      	sxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	db08      	blt.n	80044a0 <CO_SDOserver_process+0x460>
                            abortCode = CO_SDO_AB_DATA_SHORT;
 800448e:	4bc0      	ldr	r3, [pc, #768]	; (8004790 <CO_SDOserver_process+0x750>)
 8004490:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2201      	movs	r2, #1
 8004496:	751a      	strb	r2, [r3, #20]
                            break;
 8004498:	e0b8      	b.n	800460c <CO_SDOserver_process+0x5cc>
                    SDO->sizeInd = 0;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	665a      	str	r2, [r3, #100]	; 0x64
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2212      	movs	r2, #18
 80044a4:	751a      	strb	r2, [r3, #20]
                SDO->finished = false;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	671a      	str	r2, [r3, #112]	; 0x70
            break;
 80044ac:	e0ae      	b.n	800460c <CO_SDOserver_process+0x5cc>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_DOWNLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xE0) == 0x00) {
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	223c      	movs	r2, #60	; 0x3c
 80044b2:	5c9b      	ldrb	r3, [r3, r2]
 80044b4:	001a      	movs	r2, r3
 80044b6:	23e0      	movs	r3, #224	; 0xe0
 80044b8:	4013      	ands	r3, r2
 80044ba:	d16d      	bne.n	8004598 <CO_SDOserver_process+0x558>
                SDO->finished = (SDO->CANrxData[0] & 0x01) != 0;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	223c      	movs	r2, #60	; 0x3c
 80044c0:	5c9b      	ldrb	r3, [r3, r2]
 80044c2:	001a      	movs	r2, r3
 80044c4:	2301      	movs	r3, #1
 80044c6:	4013      	ands	r3, r2
 80044c8:	1e5a      	subs	r2, r3, #1
 80044ca:	4193      	sbcs	r3, r2
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	001a      	movs	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	671a      	str	r2, [r3, #112]	; 0x70

                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	223c      	movs	r2, #60	; 0x3c
 80044d8:	5c9a      	ldrb	r2, [r3, r2]
 80044da:	2051      	movs	r0, #81	; 0x51
 80044dc:	183b      	adds	r3, r7, r0
 80044de:	2110      	movs	r1, #16
 80044e0:	400a      	ands	r2, r1
 80044e2:	701a      	strb	r2, [r3, #0]
                if (toggle != SDO->toggle) {
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	226c      	movs	r2, #108	; 0x6c
 80044e8:	5c9b      	ldrb	r3, [r3, r2]
 80044ea:	183a      	adds	r2, r7, r0
 80044ec:	7812      	ldrb	r2, [r2, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d005      	beq.n	80044fe <CO_SDOserver_process+0x4be>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 80044f2:	4ba8      	ldr	r3, [pc, #672]	; (8004794 <CO_SDOserver_process+0x754>)
 80044f4:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	751a      	strb	r2, [r3, #20]
                    break;
 80044fc:	e086      	b.n	800460c <CO_SDOserver_process+0x5cc>
                }

                /* get data size and write data to the buffer */
                OD_size_t count = 7 - ((SDO->CANrxData[0] >> 1) & 0x07);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	223c      	movs	r2, #60	; 0x3c
 8004502:	5c9b      	ldrb	r3, [r3, r2]
 8004504:	085b      	lsrs	r3, r3, #1
 8004506:	b2db      	uxtb	r3, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	001a      	movs	r2, r3
 800450c:	2307      	movs	r3, #7
 800450e:	4013      	ands	r3, r2
 8004510:	64fb      	str	r3, [r7, #76]	; 0x4c
                memcpy(SDO->buf + SDO->bufOffsetWr, &SDO->CANrxData[1], count);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	337c      	adds	r3, #124	; 0x7c
 8004516:	001a      	movs	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	21a0      	movs	r1, #160	; 0xa0
 800451c:	585b      	ldr	r3, [r3, r1]
 800451e:	18d0      	adds	r0, r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	333d      	adds	r3, #61	; 0x3d
 8004524:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004526:	0019      	movs	r1, r3
 8004528:	f00d f878 	bl	801161c <memcpy>
                SDO->bufOffsetWr += count;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	22a0      	movs	r2, #160	; 0xa0
 8004530:	589a      	ldr	r2, [r3, r2]
 8004532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004534:	18d2      	adds	r2, r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	21a0      	movs	r1, #160	; 0xa0
 800453a:	505a      	str	r2, [r3, r1]
                SDO->sizeTran += count;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004542:	18d2      	adds	r2, r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	669a      	str	r2, [r3, #104]	; 0x68

                /* if data size exceeds variable size, abort */
                if (SDO->OD_IO.stream.dataLength > 0
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00b      	beq.n	8004568 <CO_SDOserver_process+0x528>
                    && SDO->sizeTran > SDO->OD_IO.stream.dataLength
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	429a      	cmp	r2, r3
 800455a:	d905      	bls.n	8004568 <CO_SDOserver_process+0x528>
                ) {
                    abortCode = CO_SDO_AB_DATA_LONG;
 800455c:	4b8b      	ldr	r3, [pc, #556]	; (800478c <CO_SDOserver_process+0x74c>)
 800455e:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2201      	movs	r2, #1
 8004564:	751a      	strb	r2, [r3, #20]
                    break;
 8004566:	e051      	b.n	800460c <CO_SDOserver_process+0x5cc>
                }

                /* if necessary, empty the buffer */
                if (SDO->finished
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800456c:	2b00      	cmp	r3, #0
 800456e:	d106      	bne.n	800457e <CO_SDOserver_process+0x53e>
                    || (CO_CONFIG_SDO_SRV_BUFFER_SIZE - SDO->bufOffsetWr)<(7+2)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	22a0      	movs	r2, #160	; 0xa0
 8004574:	589b      	ldr	r3, [r3, r2]
 8004576:	2220      	movs	r2, #32
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b08      	cmp	r3, #8
 800457c:	d808      	bhi.n	8004590 <CO_SDOserver_process+0x550>
                ) {
                    if (!validateAndWriteToOD(SDO, &abortCode, 0, 0))
 800457e:	2328      	movs	r3, #40	; 0x28
 8004580:	18f9      	adds	r1, r7, r3
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	2300      	movs	r3, #0
 8004586:	2200      	movs	r2, #0
 8004588:	f7ff fb64 	bl	8003c54 <validateAndWriteToOD>
 800458c:	1e03      	subs	r3, r0, #0
 800458e:	d03c      	beq.n	800460a <CO_SDOserver_process+0x5ca>
                        break;
                }

                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_RSP;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2214      	movs	r2, #20
 8004594:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 8004596:	e039      	b.n	800460c <CO_SDOserver_process+0x5cc>
                abortCode = CO_SDO_AB_CMD;
 8004598:	4b7f      	ldr	r3, [pc, #508]	; (8004798 <CO_SDOserver_process+0x758>)
 800459a:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2201      	movs	r2, #1
 80045a0:	751a      	strb	r2, [r3, #20]
            break;
 80045a2:	e033      	b.n	800460c <CO_SDOserver_process+0x5cc>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

        case CO_SDO_ST_UPLOAD_INITIATE_REQ: {
            SDO->state = CO_SDO_ST_UPLOAD_INITIATE_RSP;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2222      	movs	r2, #34	; 0x22
 80045a8:	751a      	strb	r2, [r3, #20]
            break;
 80045aa:	e02f      	b.n	800460c <CO_SDOserver_process+0x5cc>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_UPLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xEF) == 0x60) {
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	223c      	movs	r2, #60	; 0x3c
 80045b0:	5c9b      	ldrb	r3, [r3, r2]
 80045b2:	001a      	movs	r2, r3
 80045b4:	23ef      	movs	r3, #239	; 0xef
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b60      	cmp	r3, #96	; 0x60
 80045ba:	d118      	bne.n	80045ee <CO_SDOserver_process+0x5ae>
                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	223c      	movs	r2, #60	; 0x3c
 80045c0:	5c9a      	ldrb	r2, [r3, r2]
 80045c2:	2052      	movs	r0, #82	; 0x52
 80045c4:	183b      	adds	r3, r7, r0
 80045c6:	2110      	movs	r1, #16
 80045c8:	400a      	ands	r2, r1
 80045ca:	701a      	strb	r2, [r3, #0]
                if (toggle != SDO->toggle) {
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	226c      	movs	r2, #108	; 0x6c
 80045d0:	5c9b      	ldrb	r3, [r3, r2]
 80045d2:	183a      	adds	r2, r7, r0
 80045d4:	7812      	ldrb	r2, [r2, #0]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d005      	beq.n	80045e6 <CO_SDOserver_process+0x5a6>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 80045da:	4b6e      	ldr	r3, [pc, #440]	; (8004794 <CO_SDOserver_process+0x754>)
 80045dc:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2201      	movs	r2, #1
 80045e2:	751a      	strb	r2, [r3, #20]
                    break;
 80045e4:	e012      	b.n	800460c <CO_SDOserver_process+0x5cc>
                }
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_RSP;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2224      	movs	r2, #36	; 0x24
 80045ea:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 80045ec:	e00e      	b.n	800460c <CO_SDOserver_process+0x5cc>
                abortCode = CO_SDO_AB_CMD;
 80045ee:	4b6a      	ldr	r3, [pc, #424]	; (8004798 <CO_SDOserver_process+0x758>)
 80045f0:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	751a      	strb	r2, [r3, #20]
            break;
 80045f8:	e008      	b.n	800460c <CO_SDOserver_process+0x5cc>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            /* unknown message received */
            abortCode = CO_SDO_AB_CMD;
 80045fa:	4b67      	ldr	r3, [pc, #412]	; (8004798 <CO_SDOserver_process+0x758>)
 80045fc:	62bb      	str	r3, [r7, #40]	; 0x28
            SDO->state = CO_SDO_ST_ABORT;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2201      	movs	r2, #1
 8004602:	751a      	strb	r2, [r3, #20]
 8004604:	e002      	b.n	800460c <CO_SDOserver_process+0x5cc>
        }
        } /* switch (SDO->state) */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        SDO->timeoutTimer = 0;
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	e000      	b.n	800460c <CO_SDOserver_process+0x5cc>
                        break;
 800460a:	46c0      	nop			; (mov r8, r8)
        SDO->timeoutTimer = 0;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	679a      	str	r2, [r3, #120]	; 0x78
#endif
        timeDifference_us = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	607b      	str	r3, [r7, #4]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	639a      	str	r2, [r3, #56]	; 0x38
    } /* if (isNew) */

    /* Timeout timers and transmit bufferFull flag ****************************/
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
    if (ret == CO_SDO_RT_waitingResponse) {
 800461c:	2367      	movs	r3, #103	; 0x67
 800461e:	18fb      	adds	r3, r7, r3
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	b25b      	sxtb	r3, r3
 8004624:	2b01      	cmp	r3, #1
 8004626:	d11f      	bne.n	8004668 <CO_SDOserver_process+0x628>
        if (SDO->timeoutTimer < SDO->SDOtimeoutTime_us) {
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004630:	429a      	cmp	r2, r3
 8004632:	d205      	bcs.n	8004640 <CO_SDOserver_process+0x600>
            SDO->timeoutTimer += timeDifference_us;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	18d2      	adds	r2, r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	679a      	str	r2, [r3, #120]	; 0x78
        }
        if (SDO->timeoutTimer >= SDO->SDOtimeoutTime_us) {
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004648:	429a      	cmp	r2, r3
 800464a:	d304      	bcc.n	8004656 <CO_SDOserver_process+0x616>
            abortCode = CO_SDO_AB_TIMEOUT;
 800464c:	4b53      	ldr	r3, [pc, #332]	; (800479c <CO_SDOserver_process+0x75c>)
 800464e:	62bb      	str	r3, [r7, #40]	; 0x28
            SDO->state = CO_SDO_ST_ABORT;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2201      	movs	r2, #1
 8004654:	751a      	strb	r2, [r3, #20]
            }
#endif
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        if (SDO->CANtxBuff->bufferFull) {
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d003      	beq.n	8004668 <CO_SDOserver_process+0x628>
            ret = CO_SDO_RT_transmittBufferFull;
 8004660:	2367      	movs	r3, #103	; 0x67
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	2204      	movs	r2, #4
 8004666:	701a      	strb	r2, [r3, #0]
        }
    }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

    /* Transmit CAN data ******************************************************/
    if (ret == CO_SDO_RT_waitingResponse) {
 8004668:	2367      	movs	r3, #103	; 0x67
 800466a:	18fb      	adds	r3, r7, r3
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	b25b      	sxtb	r3, r3
 8004670:	2b01      	cmp	r3, #1
 8004672:	d000      	beq.n	8004676 <CO_SDOserver_process+0x636>
 8004674:	e199      	b.n	80049aa <CO_SDOserver_process+0x96a>
        /* clear response buffer */
        memset(SDO->CANtxBuff->data, 0, sizeof(SDO->CANtxBuff->data));
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	3305      	adds	r3, #5
 800467c:	2208      	movs	r2, #8
 800467e:	2100      	movs	r1, #0
 8004680:	0018      	movs	r0, r3
 8004682:	f00c ffe7 	bl	8011654 <memset>

        switch (SDO->state) {
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	7d1b      	ldrb	r3, [r3, #20]
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b24      	cmp	r3, #36	; 0x24
 800468e:	d100      	bne.n	8004692 <CO_SDOserver_process+0x652>
 8004690:	e0f2      	b.n	8004878 <CO_SDOserver_process+0x838>
 8004692:	dd00      	ble.n	8004696 <CO_SDOserver_process+0x656>
 8004694:	e18b      	b.n	80049ae <CO_SDOserver_process+0x96e>
 8004696:	2b22      	cmp	r3, #34	; 0x22
 8004698:	d100      	bne.n	800469c <CO_SDOserver_process+0x65c>
 800469a:	e081      	b.n	80047a0 <CO_SDOserver_process+0x760>
 800469c:	dd00      	ble.n	80046a0 <CO_SDOserver_process+0x660>
 800469e:	e186      	b.n	80049ae <CO_SDOserver_process+0x96e>
 80046a0:	2b12      	cmp	r3, #18
 80046a2:	d002      	beq.n	80046aa <CO_SDOserver_process+0x66a>
 80046a4:	2b14      	cmp	r3, #20
 80046a6:	d042      	beq.n	800472e <CO_SDOserver_process+0x6ee>
            break;
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            break;
 80046a8:	e181      	b.n	80049ae <CO_SDOserver_process+0x96e>
            SDO->CANtxBuff->data[0] = 0x60;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2260      	movs	r2, #96	; 0x60
 80046b0:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80046c2:	0a1b      	lsrs	r3, r3, #8
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	2136      	movs	r1, #54	; 0x36
 80046d6:	5c52      	ldrb	r2, [r2, r1]
 80046d8:	721a      	strb	r2, [r3, #8]
            SDO->timeoutTimer = 0;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	679a      	str	r2, [r3, #120]	; 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	0019      	movs	r1, r3
 80046ea:	0010      	movs	r0, r2
 80046ec:	f003 f91a 	bl	8007924 <CO_CANsend>
            if (SDO->finished) {
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d007      	beq.n	8004708 <CO_SDOserver_process+0x6c8>
                SDO->state = CO_SDO_ST_IDLE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80046fe:	2367      	movs	r3, #103	; 0x67
 8004700:	18fb      	adds	r3, r7, r3
 8004702:	2200      	movs	r2, #0
 8004704:	701a      	strb	r2, [r3, #0]
            break;
 8004706:	e155      	b.n	80049b4 <CO_SDOserver_process+0x974>
                SDO->toggle = 0x00;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	226c      	movs	r2, #108	; 0x6c
 800470c:	2100      	movs	r1, #0
 800470e:	5499      	strb	r1, [r3, r2]
                SDO->sizeTran = 0;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	669a      	str	r2, [r3, #104]	; 0x68
                SDO->bufOffsetWr = 0;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	22a0      	movs	r2, #160	; 0xa0
 800471a:	2100      	movs	r1, #0
 800471c:	5099      	str	r1, [r3, r2]
                SDO->bufOffsetRd = 0;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	22a4      	movs	r2, #164	; 0xa4
 8004722:	2100      	movs	r1, #0
 8004724:	5099      	str	r1, [r3, r2]
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2213      	movs	r2, #19
 800472a:	751a      	strb	r2, [r3, #20]
            break;
 800472c:	e142      	b.n	80049b4 <CO_SDOserver_process+0x974>
            SDO->CANtxBuff->data[0] = 0x20 | SDO->toggle;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	226c      	movs	r2, #108	; 0x6c
 8004732:	5c9a      	ldrb	r2, [r3, r2]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2120      	movs	r1, #32
 800473a:	430a      	orrs	r2, r1
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	226c      	movs	r2, #108	; 0x6c
 8004744:	5c9b      	ldrb	r3, [r3, r2]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <CO_SDOserver_process+0x70e>
 800474a:	2110      	movs	r1, #16
 800474c:	e000      	b.n	8004750 <CO_SDOserver_process+0x710>
 800474e:	2100      	movs	r1, #0
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	226c      	movs	r2, #108	; 0x6c
 8004754:	5499      	strb	r1, [r3, r2]
            SDO->timeoutTimer = 0;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	679a      	str	r2, [r3, #120]	; 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	0019      	movs	r1, r3
 8004766:	0010      	movs	r0, r2
 8004768:	f003 f8dc 	bl	8007924 <CO_CANsend>
            if (SDO->finished) {
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004770:	2b00      	cmp	r3, #0
 8004772:	d007      	beq.n	8004784 <CO_SDOserver_process+0x744>
                SDO->state = CO_SDO_ST_IDLE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 800477a:	2367      	movs	r3, #103	; 0x67
 800477c:	18fb      	adds	r3, r7, r3
 800477e:	2200      	movs	r2, #0
 8004780:	701a      	strb	r2, [r3, #0]
            break;
 8004782:	e117      	b.n	80049b4 <CO_SDOserver_process+0x974>
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2213      	movs	r2, #19
 8004788:	751a      	strb	r2, [r3, #20]
            break;
 800478a:	e113      	b.n	80049b4 <CO_SDOserver_process+0x974>
 800478c:	06070012 	.word	0x06070012
 8004790:	06070013 	.word	0x06070013
 8004794:	05030000 	.word	0x05030000
 8004798:	05040001 	.word	0x05040001
 800479c:	05040000 	.word	0x05040000
            if (SDO->sizeInd > 0 && SDO->sizeInd <= 4) {
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d025      	beq.n	80047f4 <CO_SDOserver_process+0x7b4>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d821      	bhi.n	80047f4 <CO_SDOserver_process+0x7b4>
                SDO->CANtxBuff->data[0] = (uint8_t)(0x43|((4-SDO->sizeInd)<<2));
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2204      	movs	r2, #4
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	b2da      	uxtb	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	2143      	movs	r1, #67	; 0x43
 80047c6:	430a      	orrs	r2, r1
 80047c8:	b2d2      	uxtb	r2, r2
 80047ca:	715a      	strb	r2, [r3, #5]
                memcpy(&SDO->CANtxBuff->data[4], &SDO->buf, SDO->sizeInd);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	3309      	adds	r3, #9
 80047d2:	0018      	movs	r0, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	337c      	adds	r3, #124	; 0x7c
 80047d8:	0019      	movs	r1, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047de:	001a      	movs	r2, r3
 80047e0:	f00c ff1c 	bl	801161c <memcpy>
                SDO->state = CO_SDO_ST_IDLE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80047ea:	2367      	movs	r3, #103	; 0x67
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	2200      	movs	r2, #0
 80047f0:	701a      	strb	r2, [r3, #0]
 80047f2:	e024      	b.n	800483e <CO_SDOserver_process+0x7fe>
                if (SDO->sizeInd > 0) {
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d012      	beq.n	8004822 <CO_SDOserver_process+0x7e2>
                    uint32_t sizeInd = SDO->sizeInd;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004800:	637b      	str	r3, [r7, #52]	; 0x34
                    uint32_t sizeIndSw = CO_SWAP_32(sizeInd);
 8004802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004804:	617b      	str	r3, [r7, #20]
                    SDO->CANtxBuff->data[0] = 0x41;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2241      	movs	r2, #65	; 0x41
 800480c:	715a      	strb	r2, [r3, #5]
                    memcpy(&SDO->CANtxBuff->data[4],
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	3309      	adds	r3, #9
 8004814:	2214      	movs	r2, #20
 8004816:	18b9      	adds	r1, r7, r2
 8004818:	2204      	movs	r2, #4
 800481a:	0018      	movs	r0, r3
 800481c:	f00c fefe 	bl	801161c <memcpy>
 8004820:	e003      	b.n	800482a <CO_SDOserver_process+0x7ea>
                    SDO->CANtxBuff->data[0] = 0x40;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2240      	movs	r2, #64	; 0x40
 8004828:	715a      	strb	r2, [r3, #5]
                SDO->toggle = 0x00;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	226c      	movs	r2, #108	; 0x6c
 800482e:	2100      	movs	r1, #0
 8004830:	5499      	strb	r1, [r3, r2]
                SDO->timeoutTimer = 0;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	679a      	str	r2, [r3, #120]	; 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2223      	movs	r2, #35	; 0x23
 800483c:	751a      	strb	r2, [r3, #20]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	b2d2      	uxtb	r2, r2
 8004848:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800484e:	0a1b      	lsrs	r3, r3, #8
 8004850:	b29a      	uxth	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	2136      	movs	r1, #54	; 0x36
 8004862:	5c52      	ldrb	r2, [r2, r1]
 8004864:	721a      	strb	r2, [r3, #8]
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	0019      	movs	r1, r3
 8004870:	0010      	movs	r0, r2
 8004872:	f003 f857 	bl	8007924 <CO_CANsend>
            break;
 8004876:	e09d      	b.n	80049b4 <CO_SDOserver_process+0x974>
            if (!readFromOd(SDO, &abortCode, 7, false))
 8004878:	2328      	movs	r3, #40	; 0x28
 800487a:	18f9      	adds	r1, r7, r3
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	2300      	movs	r3, #0
 8004880:	2207      	movs	r2, #7
 8004882:	f7ff fb07 	bl	8003e94 <readFromOd>
 8004886:	1e03      	subs	r3, r0, #0
 8004888:	d100      	bne.n	800488c <CO_SDOserver_process+0x84c>
 800488a:	e092      	b.n	80049b2 <CO_SDOserver_process+0x972>
            SDO->CANtxBuff->data[0] = SDO->toggle;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	216c      	movs	r1, #108	; 0x6c
 8004894:	5c52      	ldrb	r2, [r2, r1]
 8004896:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	226c      	movs	r2, #108	; 0x6c
 800489c:	5c9b      	ldrb	r3, [r3, r2]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <CO_SDOserver_process+0x866>
 80048a2:	2110      	movs	r1, #16
 80048a4:	e000      	b.n	80048a8 <CO_SDOserver_process+0x868>
 80048a6:	2100      	movs	r1, #0
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	226c      	movs	r2, #108	; 0x6c
 80048ac:	5499      	strb	r1, [r3, r2]
            OD_size_t count = SDO->bufOffsetWr - SDO->bufOffsetRd;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	22a0      	movs	r2, #160	; 0xa0
 80048b2:	589a      	ldr	r2, [r3, r2]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	21a4      	movs	r1, #164	; 0xa4
 80048b8:	585b      	ldr	r3, [r3, r1]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	65bb      	str	r3, [r7, #88]	; 0x58
            if (count < 7 || (SDO->finished && count == 7)) {
 80048be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048c0:	2b06      	cmp	r3, #6
 80048c2:	d906      	bls.n	80048d2 <CO_SDOserver_process+0x892>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d01c      	beq.n	8004906 <CO_SDOserver_process+0x8c6>
 80048cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048ce:	2b07      	cmp	r3, #7
 80048d0:	d119      	bne.n	8004906 <CO_SDOserver_process+0x8c6>
                SDO->CANtxBuff->data[0] |= ((7 - count) << 1) | 0x01;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	795a      	ldrb	r2, [r3, #5]
 80048d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2107      	movs	r1, #7
 80048de:	1acb      	subs	r3, r1, r3
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	18db      	adds	r3, r3, r3
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	4313      	orrs	r3, r2
 80048e8:	b2da      	uxtb	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2101      	movs	r1, #1
 80048f0:	430a      	orrs	r2, r1
 80048f2:	b2d2      	uxtb	r2, r2
 80048f4:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80048fc:	2367      	movs	r3, #103	; 0x67
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]
 8004904:	e007      	b.n	8004916 <CO_SDOserver_process+0x8d6>
                SDO->timeoutTimer = 0;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	679a      	str	r2, [r3, #120]	; 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2223      	movs	r2, #35	; 0x23
 8004910:	751a      	strb	r2, [r3, #20]
                count = 7;
 8004912:	2307      	movs	r3, #7
 8004914:	65bb      	str	r3, [r7, #88]	; 0x58
            memcpy(&SDO->CANtxBuff->data[1], SDO->buf + SDO->bufOffsetRd,
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	1d98      	adds	r0, r3, #6
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	337c      	adds	r3, #124	; 0x7c
 8004920:	001a      	movs	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	21a4      	movs	r1, #164	; 0xa4
 8004926:	585b      	ldr	r3, [r3, r1]
 8004928:	18d3      	adds	r3, r2, r3
 800492a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800492c:	0019      	movs	r1, r3
 800492e:	f00c fe75 	bl	801161c <memcpy>
            SDO->bufOffsetRd += count;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	22a4      	movs	r2, #164	; 0xa4
 8004936:	589a      	ldr	r2, [r3, r2]
 8004938:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800493a:	18d2      	adds	r2, r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	21a4      	movs	r1, #164	; 0xa4
 8004940:	505a      	str	r2, [r3, r1]
            SDO->sizeTran += count;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004946:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004948:	18d2      	adds	r2, r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	669a      	str	r2, [r3, #104]	; 0x68
            if (SDO->sizeInd > 0) {
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004952:	2b00      	cmp	r3, #0
 8004954:	d020      	beq.n	8004998 <CO_SDOserver_process+0x958>
                if (SDO->sizeTran > SDO->sizeInd) {
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800495e:	429a      	cmp	r2, r3
 8004960:	d905      	bls.n	800496e <CO_SDOserver_process+0x92e>
                    abortCode = CO_SDO_AB_DATA_LONG;
 8004962:	4b36      	ldr	r3, [pc, #216]	; (8004a3c <CO_SDOserver_process+0x9fc>)
 8004964:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2201      	movs	r2, #1
 800496a:	751a      	strb	r2, [r3, #20]
                    break;
 800496c:	e022      	b.n	80049b4 <CO_SDOserver_process+0x974>
                else if (ret == CO_SDO_RT_ok_communicationEnd
 800496e:	2167      	movs	r1, #103	; 0x67
 8004970:	187b      	adds	r3, r7, r1
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	b25b      	sxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10e      	bne.n	8004998 <CO_SDOserver_process+0x958>
                         && SDO->sizeTran < SDO->sizeInd
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004982:	429a      	cmp	r2, r3
 8004984:	d208      	bcs.n	8004998 <CO_SDOserver_process+0x958>
                    abortCode = CO_SDO_AB_DATA_SHORT;
 8004986:	4b2e      	ldr	r3, [pc, #184]	; (8004a40 <CO_SDOserver_process+0xa00>)
 8004988:	62bb      	str	r3, [r7, #40]	; 0x28
                    ret = CO_SDO_RT_waitingResponse;
 800498a:	187b      	adds	r3, r7, r1
 800498c:	2201      	movs	r2, #1
 800498e:	701a      	strb	r2, [r3, #0]
                    SDO->state = CO_SDO_ST_ABORT;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2201      	movs	r2, #1
 8004994:	751a      	strb	r2, [r3, #20]
                    break;
 8004996:	e00d      	b.n	80049b4 <CO_SDOserver_process+0x974>
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	0019      	movs	r1, r3
 80049a2:	0010      	movs	r0, r2
 80049a4:	f002 ffbe 	bl	8007924 <CO_CANsend>
            break;
 80049a8:	e004      	b.n	80049b4 <CO_SDOserver_process+0x974>
        }
        } /* switch (SDO->state) */
    }
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	e002      	b.n	80049b4 <CO_SDOserver_process+0x974>
            break;
 80049ae:	46c0      	nop			; (mov r8, r8)
 80049b0:	e000      	b.n	80049b4 <CO_SDOserver_process+0x974>
                break;
 80049b2:	46c0      	nop			; (mov r8, r8)

    if (ret == CO_SDO_RT_waitingResponse) {
 80049b4:	2467      	movs	r4, #103	; 0x67
 80049b6:	193b      	adds	r3, r7, r4
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	b25b      	sxtb	r3, r3
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d135      	bne.n	8004a2c <CO_SDOserver_process+0x9ec>
        if (SDO->state == CO_SDO_ST_ABORT) {
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	7d1b      	ldrb	r3, [r3, #20]
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d130      	bne.n	8004a2c <CO_SDOserver_process+0x9ec>
            uint32_t code = CO_SWAP_32((uint32_t)abortCode);
 80049ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049cc:	613b      	str	r3, [r7, #16]
            /* Send SDO abort message */
            SDO->CANtxBuff->data[0] = 0x80;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2280      	movs	r2, #128	; 0x80
 80049d4:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	b2d2      	uxtb	r2, r2
 80049e0:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80049e6:	0a1b      	lsrs	r3, r3, #8
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	2136      	movs	r1, #54	; 0x36
 80049fa:	5c52      	ldrb	r2, [r2, r1]
 80049fc:	721a      	strb	r2, [r3, #8]

            memcpy(&SDO->CANtxBuff->data[4], &code, sizeof(code));
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	3309      	adds	r3, #9
 8004a04:	2210      	movs	r2, #16
 8004a06:	18b9      	adds	r1, r7, r2
 8004a08:	2204      	movs	r2, #4
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f00c fe06 	bl	801161c <memcpy>
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	0019      	movs	r1, r3
 8004a1a:	0010      	movs	r0, r2
 8004a1c:	f002 ff82 	bl	8007924 <CO_CANsend>
            SDO->state = CO_SDO_ST_IDLE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	751a      	strb	r2, [r3, #20]
            ret = CO_SDO_RT_endedWithServerAbort;
 8004a26:	193b      	adds	r3, r7, r4
 8004a28:	22f6      	movs	r2, #246	; 0xf6
 8004a2a:	701a      	strb	r2, [r3, #0]
            ret = CO_SDO_RT_blockUploadInProgress;
        }
#endif
    }

    return ret;
 8004a2c:	2367      	movs	r3, #103	; 0x67
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	b25b      	sxtb	r3, r3
}
 8004a34:	0018      	movs	r0, r3
 8004a36:	46bd      	mov	sp, r7
 8004a38:	b01a      	add	sp, #104	; 0x68
 8004a3a:	bdb0      	pop	{r4, r5, r7, pc}
 8004a3c:	06070012 	.word	0x06070012
 8004a40:	06070013 	.word	0x06070013

08004a44 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8004a50:	210f      	movs	r1, #15
 8004a52:	187b      	adds	r3, r7, r1
 8004a54:	701a      	strb	r2, [r3, #0]
 8004a56:	187b      	adds	r3, r7, r1
 8004a58:	781b      	ldrb	r3, [r3, #0]
}
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	b004      	add	sp, #16
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b084      	sub	sp, #16
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8004a6a:	6879      	ldr	r1, [r7, #4]
 8004a6c:	230c      	movs	r3, #12
 8004a6e:	18fb      	adds	r3, r7, r3
 8004a70:	2204      	movs	r2, #4
 8004a72:	0018      	movs	r0, r3
 8004a74:	f00c fddb 	bl	801162e <memmove>
 8004a78:	68fb      	ldr	r3, [r7, #12]
}
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b004      	add	sp, #16
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <OD_getIndex+0x14>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	e000      	b.n	8004a98 <OD_getIndex+0x16>
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	0018      	movs	r0, r3
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <OD_extension_init>:
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <OD_extension_init+0x14>
 8004ab0:	2305      	movs	r3, #5
 8004ab2:	e003      	b.n	8004abc <OD_extension_init+0x1c>
    entry->extension = extension;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	0018      	movs	r0, r3
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	b002      	add	sp, #8
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <OD_get_u8>:
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	607a      	str	r2, [r7, #4]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	200b      	movs	r0, #11
 8004ad2:	183b      	adds	r3, r7, r0
 8004ad4:	1c0a      	adds	r2, r1, #0
 8004ad6:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	183b      	adds	r3, r7, r0
 8004adc:	7819      	ldrb	r1, [r3, #0]
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	9300      	str	r3, [sp, #0]
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	f7fd fb37 	bl	8002158 <OD_get_value>
 8004aea:	0003      	movs	r3, r0
}
 8004aec:	0018      	movs	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	b004      	add	sp, #16
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <OD_get_u32>:
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	607a      	str	r2, [r7, #4]
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	200b      	movs	r0, #11
 8004b02:	183b      	adds	r3, r7, r0
 8004b04:	1c0a      	adds	r2, r1, #0
 8004b06:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	183b      	adds	r3, r7, r0
 8004b0c:	7819      	ldrb	r1, [r3, #0]
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	2304      	movs	r3, #4
 8004b16:	f7fd fb1f 	bl	8002158 <OD_get_value>
 8004b1a:	0003      	movs	r3, r0
}
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	b004      	add	sp, #16
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <CO_SYNCsend>:
 *
 * @param SYNC SYNC object.
 *
 * @return Same as CO_CANsend().
 */
static inline CO_ReturnError_t CO_SYNCsend(CO_SYNC_t *SYNC) {
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
    if (++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	7c9b      	ldrb	r3, [r3, #18]
 8004b30:	3301      	adds	r3, #1
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	749a      	strb	r2, [r3, #18]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	7c9a      	ldrb	r2, [r3, #18]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	7c5b      	ldrb	r3, [r3, #17]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d902      	bls.n	8004b4a <CO_SYNCsend+0x26>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	749a      	strb	r2, [r3, #18]
    SYNC->timer = 0;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	619a      	str	r2, [r3, #24]
    SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	425a      	negs	r2, r3
 8004b56:	4153      	adcs	r3, r2
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	001a      	movs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	60da      	str	r2, [r3, #12]
    SYNC->CANtxBuff->data[0] = SYNC->counter;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	7c92      	ldrb	r2, [r2, #18]
 8004b68:	715a      	strb	r2, [r3, #5]
    return CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b72:	0019      	movs	r1, r3
 8004b74:	0010      	movs	r0, r2
 8004b76:	f002 fed5 	bl	8007924 <CO_CANsend>
 8004b7a:	0003      	movs	r3, r0
}
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b002      	add	sp, #8
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, void *msg) {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC = object;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	613b      	str	r3, [r7, #16]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8004b92:	210f      	movs	r1, #15
 8004b94:	187b      	adds	r3, r7, r1
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	7912      	ldrb	r2, [r2, #4]
 8004b9a:	701a      	strb	r2, [r3, #0]
    bool_t syncReceived = false;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	617b      	str	r3, [r7, #20]

    if (SYNC->counterOverflowValue == 0) {
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	7c5b      	ldrb	r3, [r3, #17]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10f      	bne.n	8004bc8 <CO_SYNC_receive+0x44>
        if (DLC == 0) {
 8004ba8:	187b      	adds	r3, r7, r1
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d102      	bne.n	8004bb6 <CO_SYNC_receive+0x32>
            syncReceived = true;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	e020      	b.n	8004bf8 <CO_SYNC_receive+0x74>
        }
        else {
            SYNC->receiveError = DLC | 0x40;
 8004bb6:	230f      	movs	r3, #15
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	2240      	movs	r2, #64	; 0x40
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	721a      	strb	r2, [r3, #8]
 8004bc6:	e017      	b.n	8004bf8 <CO_SYNC_receive+0x74>
        }
    }
    else {
        if (DLC == 1) {
 8004bc8:	230f      	movs	r3, #15
 8004bca:	18fb      	adds	r3, r7, r3
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d109      	bne.n	8004be6 <CO_SYNC_receive+0x62>
            uint8_t *data = CO_CANrxMsg_readData(msg);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	3305      	adds	r3, #5
 8004bd6:	60bb      	str	r3, [r7, #8]
            SYNC->counter = data[0];
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	781a      	ldrb	r2, [r3, #0]
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	749a      	strb	r2, [r3, #18]
            syncReceived = true;
 8004be0:	2301      	movs	r3, #1
 8004be2:	617b      	str	r3, [r7, #20]
 8004be4:	e008      	b.n	8004bf8 <CO_SYNC_receive+0x74>
        }
        else {
            SYNC->receiveError = DLC | 0x80;
 8004be6:	230f      	movs	r3, #15
 8004be8:	18fb      	adds	r3, r7, r3
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	2280      	movs	r2, #128	; 0x80
 8004bee:	4252      	negs	r2, r2
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	721a      	strb	r2, [r3, #8]
        }
    }

    if (syncReceived) {
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <CO_SYNC_receive+0x90>
        /* toggle PDO receive buffer */
        SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	425a      	negs	r2, r3
 8004c04:	4153      	adcs	r3, r2
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	001a      	movs	r2, r3
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	60da      	str	r2, [r3, #12]

        CO_FLAG_SET(SYNC->CANrxNew);
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	2201      	movs	r2, #1
 8004c12:	605a      	str	r2, [r3, #4]
        if (SYNC->pFunctSignalPre != NULL) {
            SYNC->pFunctSignalPre(SYNC->functSignalObjectPre);
        }
#endif
    }
}
 8004c14:	46c0      	nop			; (mov r8, r8)
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b006      	add	sp, #24
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <OD_write_1005>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1005(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8004c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c1e:	b08f      	sub	sp, #60	; 0x3c
 8004c20:	af04      	add	r7, sp, #16
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
 8004c28:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00c      	beq.n	8004c4a <OD_write_1005+0x2e>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	7c5b      	ldrb	r3, [r3, #17]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d108      	bne.n	8004c4a <OD_write_1005+0x2e>
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d005      	beq.n	8004c4a <OD_write_1005+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b04      	cmp	r3, #4
 8004c42:	d102      	bne.n	8004c4a <OD_write_1005+0x2e>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <OD_write_1005+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8004c4a:	2309      	movs	r3, #9
 8004c4c:	e0c6      	b.n	8004ddc <OD_write_1005+0x1c0>
    }

    CO_SYNC_t *SYNC = stream->object;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t cobIdSync = CO_getUint32(buf);
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	0018      	movs	r0, r3
 8004c58:	f7ff ff03 	bl	8004a62 <CO_getUint32>
 8004c5c:	0003      	movs	r3, r0
 8004c5e:	623b      	str	r3, [r7, #32]
    uint16_t CAN_ID = (uint16_t)(cobIdSync & 0x7FF);
 8004c60:	6a3b      	ldr	r3, [r7, #32]
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	211e      	movs	r1, #30
 8004c66:	187b      	adds	r3, r7, r1
 8004c68:	0552      	lsls	r2, r2, #21
 8004c6a:	0d52      	lsrs	r2, r2, #21
 8004c6c:	801a      	strh	r2, [r3, #0]

    /* verify written value */
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    bool_t isProducer = (cobIdSync & 0x40000000) != 0;
 8004c6e:	6a3a      	ldr	r2, [r7, #32]
 8004c70:	2380      	movs	r3, #128	; 0x80
 8004c72:	05db      	lsls	r3, r3, #23
 8004c74:	4013      	ands	r3, r2
 8004c76:	1e5a      	subs	r2, r3, #1
 8004c78:	4193      	sbcs	r3, r2
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	61bb      	str	r3, [r7, #24]
    if ((cobIdSync & 0xBFFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	4a58      	ldr	r2, [pc, #352]	; (8004de4 <OD_write_1005+0x1c8>)
 8004c82:	4013      	ands	r3, r2
 8004c84:	d14b      	bne.n	8004d1e <OD_write_1005+0x102>
 8004c86:	187b      	adds	r3, r7, r1
 8004c88:	881b      	ldrh	r3, [r3, #0]
 8004c8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004c8c:	d947      	bls.n	8004d1e <OD_write_1005+0x102>
 8004c8e:	187b      	adds	r3, r7, r1
 8004c90:	881a      	ldrh	r2, [r3, #0]
 8004c92:	2380      	movs	r3, #128	; 0x80
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d905      	bls.n	8004ca6 <OD_write_1005+0x8a>
 8004c9a:	187b      	adds	r3, r7, r1
 8004c9c:	881a      	ldrh	r2, [r3, #0]
 8004c9e:	23c0      	movs	r3, #192	; 0xc0
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d93b      	bls.n	8004d1e <OD_write_1005+0x102>
 8004ca6:	211e      	movs	r1, #30
 8004ca8:	187b      	adds	r3, r7, r1
 8004caa:	881a      	ldrh	r2, [r3, #0]
 8004cac:	23b0      	movs	r3, #176	; 0xb0
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d905      	bls.n	8004cc0 <OD_write_1005+0xa4>
 8004cb4:	187b      	adds	r3, r7, r1
 8004cb6:	881a      	ldrh	r2, [r3, #0]
 8004cb8:	23c0      	movs	r3, #192	; 0xc0
 8004cba:	00db      	lsls	r3, r3, #3
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d32e      	bcc.n	8004d1e <OD_write_1005+0x102>
 8004cc0:	211e      	movs	r1, #30
 8004cc2:	187b      	adds	r3, r7, r1
 8004cc4:	881a      	ldrh	r2, [r3, #0]
 8004cc6:	23c0      	movs	r3, #192	; 0xc0
 8004cc8:	00db      	lsls	r3, r3, #3
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d905      	bls.n	8004cda <OD_write_1005+0xbe>
 8004cce:	187b      	adds	r3, r7, r1
 8004cd0:	881a      	ldrh	r2, [r3, #0]
 8004cd2:	23d0      	movs	r3, #208	; 0xd0
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d321      	bcc.n	8004d1e <OD_write_1005+0x102>
 8004cda:	211e      	movs	r1, #30
 8004cdc:	187b      	adds	r3, r7, r1
 8004cde:	881a      	ldrh	r2, [r3, #0]
 8004ce0:	23dc      	movs	r3, #220	; 0xdc
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d305      	bcc.n	8004cf4 <OD_write_1005+0xd8>
 8004ce8:	187b      	adds	r3, r7, r1
 8004cea:	881a      	ldrh	r2, [r3, #0]
 8004cec:	23e0      	movs	r3, #224	; 0xe0
 8004cee:	00db      	lsls	r3, r3, #3
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d314      	bcc.n	8004d1e <OD_write_1005+0x102>
 8004cf4:	211e      	movs	r1, #30
 8004cf6:	187b      	adds	r3, r7, r1
 8004cf8:	881a      	ldrh	r2, [r3, #0]
 8004cfa:	23e0      	movs	r3, #224	; 0xe0
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d80d      	bhi.n	8004d1e <OD_write_1005+0x102>
        || (SYNC->isProducer && isProducer && CAN_ID != SYNC->CAN_ID)
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00b      	beq.n	8004d22 <OD_write_1005+0x106>
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d008      	beq.n	8004d22 <OD_write_1005+0x106>
 8004d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d12:	2244      	movs	r2, #68	; 0x44
 8004d14:	5a9b      	ldrh	r3, [r3, r2]
 8004d16:	187a      	adds	r2, r7, r1
 8004d18:	8812      	ldrh	r2, [r2, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d001      	beq.n	8004d22 <OD_write_1005+0x106>
    ) {
        return ODR_INVALID_VALUE;
 8004d1e:	230f      	movs	r3, #15
 8004d20:	e05c      	b.n	8004ddc <OD_write_1005+0x1c0>
        return ODR_INVALID_VALUE;
    }
#endif

    /* Configure CAN receive and transmit buffers */
    if (CAN_ID != SYNC->CAN_ID) {
 8004d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d24:	2244      	movs	r2, #68	; 0x44
 8004d26:	5a9b      	ldrh	r3, [r3, r2]
 8004d28:	261e      	movs	r6, #30
 8004d2a:	19ba      	adds	r2, r7, r6
 8004d2c:	8812      	ldrh	r2, [r2, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d041      	beq.n	8004db6 <OD_write_1005+0x19a>
        CO_ReturnError_t CANret = CO_CANrxBufferInit(
 8004d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d34:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d38:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 8004d3a:	2317      	movs	r3, #23
 8004d3c:	18fc      	adds	r4, r7, r3
 8004d3e:	4d2a      	ldr	r5, [pc, #168]	; (8004de8 <OD_write_1005+0x1cc>)
 8004d40:	19bb      	adds	r3, r7, r6
 8004d42:	881a      	ldrh	r2, [r3, #0]
 8004d44:	4b29      	ldr	r3, [pc, #164]	; (8004dec <OD_write_1005+0x1d0>)
 8004d46:	9302      	str	r3, [sp, #8]
 8004d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4a:	9301      	str	r3, [sp, #4]
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	002b      	movs	r3, r5
 8004d52:	f002 fcb7 	bl	80076c4 <CO_CANrxBufferInit>
 8004d56:	0003      	movs	r3, r0
 8004d58:	7023      	strb	r3, [r4, #0]
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/

        if (CANret != CO_ERROR_NO) {
 8004d5a:	2317      	movs	r3, #23
 8004d5c:	18fb      	adds	r3, r7, r3
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	b25b      	sxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <OD_write_1005+0x14e>
            return ODR_DEV_INCOMPAT;
 8004d66:	2309      	movs	r3, #9
 8004d68:	e038      	b.n	8004ddc <OD_write_1005+0x1c0>
        }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d70:	224c      	movs	r2, #76	; 0x4c
 8004d72:	5a99      	ldrh	r1, [r3, r2]
            SYNC->CANdevTx,     /* CAN device */
            SYNC->CANdevTxIdx,  /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            SYNC->counterOverflowValue != 0 ? 1 : 0, /* number of data bytes */
 8004d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d76:	7c5b      	ldrb	r3, [r3, #17]
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004d78:	1e5a      	subs	r2, r3, #1
 8004d7a:	4193      	sbcs	r3, r2
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	001c      	movs	r4, r3
 8004d80:	231e      	movs	r3, #30
 8004d82:	18fb      	adds	r3, r7, r3
 8004d84:	881a      	ldrh	r2, [r3, #0]
 8004d86:	2300      	movs	r3, #0
 8004d88:	9301      	str	r3, [sp, #4]
 8004d8a:	9400      	str	r4, [sp, #0]
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	f002 fd01 	bl	8007794 <CO_CANtxBufferInit>
 8004d92:	0002      	movs	r2, r0
 8004d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d96:	629a      	str	r2, [r3, #40]	; 0x28
            0);                 /* synchronous message flag bit */

        if (SYNC->CANtxBuff == NULL) {
 8004d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d104      	bne.n	8004daa <OD_write_1005+0x18e>
            SYNC->isProducer = false;
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	2200      	movs	r2, #0
 8004da4:	625a      	str	r2, [r3, #36]	; 0x24
            return ODR_DEV_INCOMPAT;
 8004da6:	2309      	movs	r3, #9
 8004da8:	e018      	b.n	8004ddc <OD_write_1005+0x1c0>
        }
#endif

        SYNC->CAN_ID = CAN_ID;
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	221e      	movs	r2, #30
 8004dae:	18ba      	adds	r2, r7, r2
 8004db0:	2144      	movs	r1, #68	; 0x44
 8004db2:	8812      	ldrh	r2, [r2, #0]
 8004db4:	525a      	strh	r2, [r3, r1]
    }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = isProducer;
 8004db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24
    if (isProducer) {
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d005      	beq.n	8004dce <OD_write_1005+0x1b2>
        SYNC->counter = 0;
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	2200      	movs	r2, #0
 8004dcc:	619a      	str	r2, [r3, #24]
    }
#endif /* CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	68b9      	ldr	r1, [r7, #8]
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f7fc ffa7 	bl	8001d28 <OD_writeOriginal>
 8004dda:	0003      	movs	r3, r0
}
 8004ddc:	0018      	movs	r0, r3
 8004dde:	46bd      	mov	sp, r7
 8004de0:	b00b      	add	sp, #44	; 0x2c
 8004de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004de4:	bffff800 	.word	0xbffff800
 8004de8:	000007ff 	.word	0x000007ff
 8004dec:	08004b85 	.word	0x08004b85

08004df0 <OD_write_1019>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1019(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8004df0:	b5b0      	push	{r4, r5, r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
 8004dfc:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00c      	beq.n	8004e1e <OD_write_1019+0x2e>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	7c5b      	ldrb	r3, [r3, #17]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d108      	bne.n	8004e1e <OD_write_1019+0x2e>
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d005      	beq.n	8004e1e <OD_write_1019+0x2e>
        || count != sizeof(uint8_t) || countWritten == NULL
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d102      	bne.n	8004e1e <OD_write_1019+0x2e>
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <OD_write_1019+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8004e1e:	2309      	movs	r3, #9
 8004e20:	e048      	b.n	8004eb4 <OD_write_1019+0xc4>
    }

    CO_SYNC_t *SYNC = stream->object;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	617b      	str	r3, [r7, #20]
    uint8_t syncCounterOvf = CO_getUint8(buf);
 8004e28:	2513      	movs	r5, #19
 8004e2a:	197c      	adds	r4, r7, r5
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	0018      	movs	r0, r3
 8004e30:	f7ff fe08 	bl	8004a44 <CO_getUint8>
 8004e34:	0003      	movs	r3, r0
 8004e36:	7023      	strb	r3, [r4, #0]

    /* verify written value */
    if (syncCounterOvf == 1 || syncCounterOvf > 240) {
 8004e38:	197b      	adds	r3, r7, r5
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d003      	beq.n	8004e48 <OD_write_1019+0x58>
 8004e40:	197b      	adds	r3, r7, r5
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	2bf0      	cmp	r3, #240	; 0xf0
 8004e46:	d901      	bls.n	8004e4c <OD_write_1019+0x5c>
        return ODR_INVALID_VALUE;
 8004e48:	230f      	movs	r3, #15
 8004e4a:	e033      	b.n	8004eb4 <OD_write_1019+0xc4>
    }
    if (*SYNC->OD_1006_period != 0) {
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <OD_write_1019+0x6a>
        return ODR_DATA_DEV_STATE;
 8004e56:	2317      	movs	r3, #23
 8004e58:	e02c      	b.n	8004eb4 <OD_write_1019+0xc4>
    }

    /* Configure CAN transmit buffer */
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	224c      	movs	r2, #76	; 0x4c
 8004e62:	5a99      	ldrh	r1, [r3, r2]
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	2244      	movs	r2, #68	; 0x44
 8004e68:	5a9a      	ldrh	r2, [r3, r2]
 8004e6a:	2313      	movs	r3, #19
 8004e6c:	18fb      	adds	r3, r7, r3
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	1e5c      	subs	r4, r3, #1
 8004e72:	41a3      	sbcs	r3, r4
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	001c      	movs	r4, r3
 8004e78:	2300      	movs	r3, #0
 8004e7a:	9301      	str	r3, [sp, #4]
 8004e7c:	9400      	str	r4, [sp, #0]
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f002 fc88 	bl	8007794 <CO_CANtxBufferInit>
 8004e84:	0002      	movs	r2, r0
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	629a      	str	r2, [r3, #40]	; 0x28
        SYNC->CAN_ID,       /* CAN identifier */
        0,                  /* rtr */
        syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
        0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL) {
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d104      	bne.n	8004e9c <OD_write_1019+0xac>
        SYNC->isProducer = false;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2200      	movs	r2, #0
 8004e96:	625a      	str	r2, [r3, #36]	; 0x24
        return ODR_DEV_INCOMPAT;
 8004e98:	2309      	movs	r3, #9
 8004e9a:	e00b      	b.n	8004eb4 <OD_write_1019+0xc4>
    }

    SYNC->counterOverflowValue = syncCounterOvf;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	2213      	movs	r2, #19
 8004ea0:	18ba      	adds	r2, r7, r2
 8004ea2:	7812      	ldrb	r2, [r2, #0]
 8004ea4:	745a      	strb	r2, [r3, #17]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f7fc ff3b 	bl	8001d28 <OD_writeOriginal>
 8004eb2:	0003      	movs	r3, r0
}
 8004eb4:	0018      	movs	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b006      	add	sp, #24
 8004eba:	bdb0      	pop	{r4, r5, r7, pc}

08004ebc <CO_SYNC_init>:
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 8004ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ebe:	b08d      	sub	sp, #52	; 0x34
 8004ec0:	af04      	add	r7, sp, #16
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	603b      	str	r3, [r7, #0]
    ODR_t odRet;

    /* verify arguments */
    if (SYNC == NULL || em == NULL || OD_1005_cobIdSync == NULL
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00e      	beq.n	8004eee <CO_SYNC_init+0x32>
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00b      	beq.n	8004eee <CO_SYNC_init+0x32>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d008      	beq.n	8004eee <CO_SYNC_init+0x32>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        || OD_1006_commCyclePeriod == NULL || CANdevTx == NULL
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d005      	beq.n	8004eee <CO_SYNC_init+0x32>
 8004ee2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <CO_SYNC_init+0x32>
#endif
        || CANdevRx == NULL
 8004ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d102      	bne.n	8004ef4 <CO_SYNC_init+0x38>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	425b      	negs	r3, r3
 8004ef2:	e12a      	b.n	800514a <CO_SYNC_init+0x28e>
    }

    /* clear object */
    memset(SYNC, 0, sizeof(CO_SYNC_t));
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2260      	movs	r2, #96	; 0x60
 8004ef8:	2100      	movs	r1, #0
 8004efa:	0018      	movs	r0, r3
 8004efc:	f00c fbaa 	bl	8011654 <memset>

    /* get and verify "COB-ID SYNC message" from OD and configure extension */
    uint32_t cobIdSync = 0x00000080;
 8004f00:	2380      	movs	r3, #128	; 0x80
 8004f02:	61bb      	str	r3, [r7, #24]

    odRet = OD_get_u32(OD_1005_cobIdSync, 0, &cobIdSync, true);
 8004f04:	251f      	movs	r5, #31
 8004f06:	197c      	adds	r4, r7, r5
 8004f08:	2318      	movs	r3, #24
 8004f0a:	18fa      	adds	r2, r7, r3
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	2301      	movs	r3, #1
 8004f10:	2100      	movs	r1, #0
 8004f12:	f7ff fdef 	bl	8004af4 <OD_get_u32>
 8004f16:	0003      	movs	r3, r0
 8004f18:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8004f1a:	197b      	adds	r3, r7, r5
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	b25b      	sxtb	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d00d      	beq.n	8004f40 <CO_SYNC_init+0x84>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1005_cobIdSync);
 8004f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d007      	beq.n	8004f3a <CO_SYNC_init+0x7e>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	0018      	movs	r0, r3
 8004f2e:	f7ff fda8 	bl	8004a82 <OD_getIndex>
 8004f32:	0003      	movs	r3, r0
 8004f34:	001a      	movs	r2, r3
 8004f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f38:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8004f3a:	230c      	movs	r3, #12
 8004f3c:	425b      	negs	r3, r3
 8004f3e:	e104      	b.n	800514a <CO_SYNC_init+0x28e>
    }
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->OD_1005_extension.object = SYNC;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	635a      	str	r2, [r3, #52]	; 0x34
    SYNC->OD_1005_extension.read = OD_readOriginal;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	4a82      	ldr	r2, [pc, #520]	; (8005154 <CO_SYNC_init+0x298>)
 8004f4a:	639a      	str	r2, [r3, #56]	; 0x38
    SYNC->OD_1005_extension.write = OD_write_1005;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	4a82      	ldr	r2, [pc, #520]	; (8005158 <CO_SYNC_init+0x29c>)
 8004f50:	63da      	str	r2, [r3, #60]	; 0x3c
    OD_extension_init(OD_1005_cobIdSync, &SYNC->OD_1005_extension);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	3334      	adds	r3, #52	; 0x34
 8004f56:	001a      	movs	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	0011      	movs	r1, r2
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	f7ff fd9f 	bl	8004aa0 <OD_extension_init>
#endif

    /* get and verify "Communication cycle period" from OD */
    SYNC->OD_1006_period = OD_getPtr(OD_1006_commCyclePeriod, 0,
 8004f62:	6838      	ldr	r0, [r7, #0]
 8004f64:	2300      	movs	r3, #0
 8004f66:	2204      	movs	r2, #4
 8004f68:	2100      	movs	r1, #0
 8004f6a:	f7fd f96d 	bl	8002248 <OD_getPtr>
 8004f6e:	0002      	movs	r2, r0
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	61da      	str	r2, [r3, #28]
                                     sizeof(uint32_t), NULL);
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    if (SYNC->OD_1006_period == NULL) {
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d10d      	bne.n	8004f98 <CO_SYNC_init+0xdc>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1006_commCyclePeriod);
 8004f7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <CO_SYNC_init+0xd6>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	0018      	movs	r0, r3
 8004f86:	f7ff fd7c 	bl	8004a82 <OD_getIndex>
 8004f8a:	0003      	movs	r3, r0
 8004f8c:	001a      	movs	r2, r3
 8004f8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f90:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8004f92:	230c      	movs	r3, #12
 8004f94:	425b      	negs	r3, r3
 8004f96:	e0d8      	b.n	800514a <CO_SYNC_init+0x28e>
        return CO_ERROR_OD_PARAMETERS;
    }
#endif

    /* get "Synchronous window length" from OD (optional parameter) */
    SYNC->OD_1007_window = OD_getPtr(OD_1007_syncWindowLen, 0,
 8004f98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	2204      	movs	r2, #4
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	f7fd f952 	bl	8002248 <OD_getPtr>
 8004fa4:	0002      	movs	r2, r0
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	621a      	str	r2, [r3, #32]
                                     sizeof(uint32_t), NULL);
    if (OD_1007_syncWindowLen != NULL && SYNC->OD_1007_window == NULL) {
 8004faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d011      	beq.n	8004fd4 <CO_SYNC_init+0x118>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10d      	bne.n	8004fd4 <CO_SYNC_init+0x118>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1007_syncWindowLen);
 8004fb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d007      	beq.n	8004fce <CO_SYNC_init+0x112>
 8004fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f7ff fd5e 	bl	8004a82 <OD_getIndex>
 8004fc6:	0003      	movs	r3, r0
 8004fc8:	001a      	movs	r2, r3
 8004fca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fcc:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8004fce:	230c      	movs	r3, #12
 8004fd0:	425b      	negs	r3, r3
 8004fd2:	e0ba      	b.n	800514a <CO_SYNC_init+0x28e>
    }

    /* get and verify optional "Synchronous counter overflow value" from OD and
     * configure extension */
    uint8_t syncCounterOvf = 0;
 8004fd4:	2117      	movs	r1, #23
 8004fd6:	187b      	adds	r3, r7, r1
 8004fd8:	2200      	movs	r2, #0
 8004fda:	701a      	strb	r2, [r3, #0]

    if (OD_1019_syncCounterOvf != NULL) {
 8004fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d03e      	beq.n	8005060 <CO_SYNC_init+0x1a4>
        odRet = OD_get_u8(OD_1019_syncCounterOvf, 0, &syncCounterOvf, true);
 8004fe2:	251f      	movs	r5, #31
 8004fe4:	197c      	adds	r4, r7, r5
 8004fe6:	187a      	adds	r2, r7, r1
 8004fe8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004fea:	2301      	movs	r3, #1
 8004fec:	2100      	movs	r1, #0
 8004fee:	f7ff fd69 	bl	8004ac4 <OD_get_u8>
 8004ff2:	0003      	movs	r3, r0
 8004ff4:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 8004ff6:	197b      	adds	r3, r7, r5
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	b25b      	sxtb	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00d      	beq.n	800501c <CO_SYNC_init+0x160>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1019_syncCounterOvf);
 8005000:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005002:	2b00      	cmp	r3, #0
 8005004:	d007      	beq.n	8005016 <CO_SYNC_init+0x15a>
 8005006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005008:	0018      	movs	r0, r3
 800500a:	f7ff fd3a 	bl	8004a82 <OD_getIndex>
 800500e:	0003      	movs	r3, r0
 8005010:	001a      	movs	r2, r3
 8005012:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005014:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 8005016:	230c      	movs	r3, #12
 8005018:	425b      	negs	r3, r3
 800501a:	e096      	b.n	800514a <CO_SYNC_init+0x28e>
        }
        if (syncCounterOvf == 1) syncCounterOvf = 2;
 800501c:	2217      	movs	r2, #23
 800501e:	18bb      	adds	r3, r7, r2
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d103      	bne.n	800502e <CO_SYNC_init+0x172>
 8005026:	18bb      	adds	r3, r7, r2
 8005028:	2202      	movs	r2, #2
 800502a:	701a      	strb	r2, [r3, #0]
 800502c:	e007      	b.n	800503e <CO_SYNC_init+0x182>
        else if (syncCounterOvf > 240) syncCounterOvf = 240;
 800502e:	2217      	movs	r2, #23
 8005030:	18bb      	adds	r3, r7, r2
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2bf0      	cmp	r3, #240	; 0xf0
 8005036:	d902      	bls.n	800503e <CO_SYNC_init+0x182>
 8005038:	18bb      	adds	r3, r7, r2
 800503a:	22f0      	movs	r2, #240	; 0xf0
 800503c:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->OD_1019_extension.object = SYNC;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	651a      	str	r2, [r3, #80]	; 0x50
        SYNC->OD_1019_extension.read = OD_readOriginal;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	4a43      	ldr	r2, [pc, #268]	; (8005154 <CO_SYNC_init+0x298>)
 8005048:	655a      	str	r2, [r3, #84]	; 0x54
        SYNC->OD_1019_extension.write = OD_write_1019;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4a43      	ldr	r2, [pc, #268]	; (800515c <CO_SYNC_init+0x2a0>)
 800504e:	659a      	str	r2, [r3, #88]	; 0x58
        OD_extension_init(OD_1019_syncCounterOvf, &SYNC->OD_1019_extension);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	3350      	adds	r3, #80	; 0x50
 8005054:	001a      	movs	r2, r3
 8005056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005058:	0011      	movs	r1, r2
 800505a:	0018      	movs	r0, r3
 800505c:	f7ff fd20 	bl	8004aa0 <OD_extension_init>
#endif
#endif
    }
    SYNC->counterOverflowValue = syncCounterOvf;
 8005060:	2317      	movs	r3, #23
 8005062:	18fb      	adds	r3, r7, r3
 8005064:	781a      	ldrb	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	745a      	strb	r2, [r3, #17]

    /* Configure object variables */
    SYNC->em = em;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = (cobIdSync & 0x40000000) != 0;
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	2380      	movs	r3, #128	; 0x80
 8005074:	05db      	lsls	r3, r3, #23
 8005076:	4013      	ands	r3, r2
 8005078:	1e5a      	subs	r2, r3, #1
 800507a:	4193      	sbcs	r3, r2
 800507c:	b2db      	uxtb	r3, r3
 800507e:	001a      	movs	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	625a      	str	r2, [r3, #36]	; 0x24
#endif
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->CAN_ID = cobIdSync & 0x7FF;
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	b29b      	uxth	r3, r3
 8005088:	055b      	lsls	r3, r3, #21
 800508a:	0d5b      	lsrs	r3, r3, #21
 800508c:	b299      	uxth	r1, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2244      	movs	r2, #68	; 0x44
 8005092:	5299      	strh	r1, [r3, r2]
    SYNC->CANdevRx = CANdevRx;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005098:	62da      	str	r2, [r3, #44]	; 0x2c
    SYNC->CANdevRxIdx = CANdevRxIdx;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	203c      	movs	r0, #60	; 0x3c
 800509e:	2208      	movs	r2, #8
 80050a0:	18b9      	adds	r1, r7, r2
 80050a2:	180a      	adds	r2, r1, r0
 80050a4:	8812      	ldrh	r2, [r2, #0]
 80050a6:	861a      	strh	r2, [r3, #48]	; 0x30
 #if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANdevTx = CANdevTx;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050ac:	649a      	str	r2, [r3, #72]	; 0x48
    SYNC->CANdevTxIdx = CANdevTxIdx;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2244      	movs	r2, #68	; 0x44
 80050b2:	2108      	movs	r1, #8
 80050b4:	468c      	mov	ip, r1
 80050b6:	44bc      	add	ip, r7
 80050b8:	4462      	add	r2, ip
 80050ba:	214c      	movs	r1, #76	; 0x4c
 80050bc:	8812      	ldrh	r2, [r2, #0]
 80050be:	525a      	strh	r2, [r3, r1]
 #endif
#endif

    /* configure SYNC CAN reception and transmission */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	055b      	lsls	r3, r3, #21
 80050c6:	0d5b      	lsrs	r3, r3, #21
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	261e      	movs	r6, #30
 80050cc:	19bc      	adds	r4, r7, r6
 80050ce:	4d24      	ldr	r5, [pc, #144]	; (8005160 <CO_SYNC_init+0x2a4>)
 80050d0:	2308      	movs	r3, #8
 80050d2:	18fb      	adds	r3, r7, r3
 80050d4:	181b      	adds	r3, r3, r0
 80050d6:	8819      	ldrh	r1, [r3, #0]
 80050d8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80050da:	4b22      	ldr	r3, [pc, #136]	; (8005164 <CO_SYNC_init+0x2a8>)
 80050dc:	9302      	str	r3, [sp, #8]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	9301      	str	r3, [sp, #4]
 80050e2:	2300      	movs	r3, #0
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	002b      	movs	r3, r5
 80050e8:	f002 faec 	bl	80076c4 <CO_CANrxBufferInit>
 80050ec:	0003      	movs	r3, r0
 80050ee:	7023      	strb	r3, [r4, #0]
            cobIdSync & 0x7FF,  /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/
    if (ret != CO_ERROR_NO)
 80050f0:	19bb      	adds	r3, r7, r6
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	b25b      	sxtb	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <CO_SYNC_init+0x246>
        return ret;
 80050fa:	19bb      	adds	r3, r7, r6
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	b25b      	sxtb	r3, r3
 8005100:	e023      	b.n	800514a <CO_SYNC_init+0x28e>

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	b29b      	uxth	r3, r3
 8005106:	055b      	lsls	r3, r3, #21
 8005108:	0d5b      	lsrs	r3, r3, #21
 800510a:	b29a      	uxth	r2, r3
 800510c:	2317      	movs	r3, #23
 800510e:	18fb      	adds	r3, r7, r3
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	1e59      	subs	r1, r3, #1
 8005114:	418b      	sbcs	r3, r1
 8005116:	b2db      	uxtb	r3, r3
 8005118:	001c      	movs	r4, r3
 800511a:	2344      	movs	r3, #68	; 0x44
 800511c:	2108      	movs	r1, #8
 800511e:	468c      	mov	ip, r1
 8005120:	44bc      	add	ip, r7
 8005122:	4463      	add	r3, ip
 8005124:	8819      	ldrh	r1, [r3, #0]
 8005126:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005128:	2300      	movs	r3, #0
 800512a:	9301      	str	r3, [sp, #4]
 800512c:	9400      	str	r4, [sp, #0]
 800512e:	2300      	movs	r3, #0
 8005130:	f002 fb30 	bl	8007794 <CO_CANtxBufferInit>
 8005134:	0002      	movs	r2, r0
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	629a      	str	r2, [r3, #40]	; 0x28
            cobIdSync & 0x7FF,  /* CAN identifier */
            0,                  /* rtr */
            syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <CO_SYNC_init+0x28c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005142:	2301      	movs	r3, #1
 8005144:	425b      	negs	r3, r3
 8005146:	e000      	b.n	800514a <CO_SYNC_init+0x28e>
#endif

    return CO_ERROR_NO;
 8005148:	2300      	movs	r3, #0
}
 800514a:	0018      	movs	r0, r3
 800514c:	46bd      	mov	sp, r7
 800514e:	b009      	add	sp, #36	; 0x24
 8005150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005152:	46c0      	nop			; (mov r8, r8)
 8005154:	08001c6b 	.word	0x08001c6b
 8005158:	08004c1d 	.word	0x08004c1d
 800515c:	08004df1 	.word	0x08004df1
 8005160:	000007ff 	.word	0x000007ff
 8005164:	08004b85 	.word	0x08004b85

08005168 <CO_SYNC_process>:
/******************************************************************************/
CO_SYNC_status_t CO_SYNC_process(CO_SYNC_t *SYNC,
                                 bool_t NMTisPreOrOperational,
                                 uint32_t timeDifference_us,
                                 uint32_t *timerNext_us)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	; 0x28
 800516c:	af02      	add	r7, sp, #8
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    CO_SYNC_status_t syncStatus = CO_SYNC_NONE;
 8005176:	231f      	movs	r3, #31
 8005178:	18fb      	adds	r3, r7, r3
 800517a:	2200      	movs	r2, #0
 800517c:	701a      	strb	r2, [r3, #0]

    if (NMTisPreOrOperational) {
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d100      	bne.n	8005186 <CO_SYNC_process+0x1e>
 8005184:	e08f      	b.n	80052a6 <CO_SYNC_process+0x13e>
        /* update sync timer, no overflow */
        uint32_t timerNew = SYNC->timer + timeDifference_us;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	18d3      	adds	r3, r2, r3
 800518e:	617b      	str	r3, [r7, #20]
        if (timerNew > SYNC->timer) SYNC->timer = timerNew;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	429a      	cmp	r2, r3
 8005198:	d902      	bls.n	80051a0 <CO_SYNC_process+0x38>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	619a      	str	r2, [r3, #24]

        /* was SYNC just received */
        if (CO_FLAG_READ(SYNC->CANrxNew)) {
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d009      	beq.n	80051bc <CO_SYNC_process+0x54>
            SYNC->timer = 0;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	619a      	str	r2, [r3, #24]
            syncStatus = CO_SYNC_RX_TX;
 80051ae:	231f      	movs	r3, #31
 80051b0:	18fb      	adds	r3, r7, r3
 80051b2:	2201      	movs	r2, #1
 80051b4:	701a      	strb	r2, [r3, #0]
            CO_FLAG_CLEAR(SYNC->CANrxNew);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	605a      	str	r2, [r3, #4]
        }

        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	69db      	ldr	r3, [r3, #28]
                                ? *SYNC->OD_1006_period : 0;
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d003      	beq.n	80051cc <CO_SYNC_process+0x64>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	69db      	ldr	r3, [r3, #28]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	e000      	b.n	80051ce <CO_SYNC_process+0x66>
 80051cc:	2300      	movs	r3, #0
        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 80051ce:	613b      	str	r3, [r7, #16]

        if (OD_1006_period > 0) {
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d035      	beq.n	8005242 <CO_SYNC_process+0xda>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
            if (SYNC->isProducer) {
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00d      	beq.n	80051fa <CO_SYNC_process+0x92>
                if (SYNC->timer >= OD_1006_period) {
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d82c      	bhi.n	8005242 <CO_SYNC_process+0xda>
                    syncStatus = CO_SYNC_RX_TX;
 80051e8:	231f      	movs	r3, #31
 80051ea:	18fb      	adds	r3, r7, r3
 80051ec:	2201      	movs	r2, #1
 80051ee:	701a      	strb	r2, [r3, #0]
                    CO_SYNCsend(SYNC);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	0018      	movs	r0, r3
 80051f4:	f7ff fc96 	bl	8004b24 <CO_SYNCsend>
 80051f8:	e023      	b.n	8005242 <CO_SYNC_process+0xda>
            }
            else
#endif /* (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

            /* Verify timeout of SYNC */
            if (SYNC->timeoutError == 1) {
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	7c1b      	ldrb	r3, [r3, #16]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d11f      	bne.n	8005242 <CO_SYNC_process+0xda>
                /* periodTimeout is 1,5 * OD_1006_period, no overflow */
                uint32_t periodTimeout = OD_1006_period + (OD_1006_period >> 1);
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	085b      	lsrs	r3, r3, #1
 8005206:	693a      	ldr	r2, [r7, #16]
 8005208:	18d3      	adds	r3, r2, r3
 800520a:	61bb      	str	r3, [r7, #24]
                if (periodTimeout < OD_1006_period) periodTimeout = 0xFFFFFFFF;
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	429a      	cmp	r2, r3
 8005212:	d202      	bcs.n	800521a <CO_SYNC_process+0xb2>
 8005214:	2301      	movs	r3, #1
 8005216:	425b      	negs	r3, r3
 8005218:	61bb      	str	r3, [r7, #24]

                if (SYNC->timer > periodTimeout) {
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	429a      	cmp	r2, r3
 8005222:	d20e      	bcs.n	8005242 <CO_SYNC_process+0xda>
                    CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT,
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	2281      	movs	r2, #129	; 0x81
 800522e:	0212      	lsls	r2, r2, #8
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	0013      	movs	r3, r2
 8005234:	2218      	movs	r2, #24
 8005236:	2101      	movs	r1, #1
 8005238:	f7fb fdcc 	bl	8000dd4 <CO_error>
                                   CO_EMC_COMMUNICATION, SYNC->timer);
                    SYNC->timeoutError = 2;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2202      	movs	r2, #2
 8005240:	741a      	strb	r2, [r3, #16]
#endif
            }
        } /* if (OD_1006_period > 0) */

        /* Synchronous PDOs are allowed only inside time window */
        if (SYNC->OD_1007_window != NULL && *SYNC->OD_1007_window > 0
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d017      	beq.n	800527a <CO_SYNC_process+0x112>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d012      	beq.n	800527a <CO_SYNC_process+0x112>
            && SYNC->timer > *SYNC->OD_1007_window
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	699a      	ldr	r2, [r3, #24]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	429a      	cmp	r2, r3
 8005260:	d90b      	bls.n	800527a <CO_SYNC_process+0x112>
        ) {
            if (!SYNC->syncIsOutsideWindow) {
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d103      	bne.n	8005272 <CO_SYNC_process+0x10a>
                syncStatus = CO_SYNC_PASSED_WINDOW;
 800526a:	231f      	movs	r3, #31
 800526c:	18fb      	adds	r3, r7, r3
 800526e:	2202      	movs	r2, #2
 8005270:	701a      	strb	r2, [r3, #0]
            }
            SYNC->syncIsOutsideWindow = true;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2201      	movs	r2, #1
 8005276:	615a      	str	r2, [r3, #20]
 8005278:	e002      	b.n	8005280 <CO_SYNC_process+0x118>
        }
        else {
            SYNC->syncIsOutsideWindow = false;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	615a      	str	r2, [r3, #20]
        }

        /* verify error from receive function */
        if (SYNC->receiveError != 0) {
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	7a1b      	ldrb	r3, [r3, #8]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d01a      	beq.n	80052be <CO_SYNC_process+0x156>
            CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH,
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	7a1b      	ldrb	r3, [r3, #8]
 8005290:	001a      	movs	r2, r3
 8005292:	4b19      	ldr	r3, [pc, #100]	; (80052f8 <CO_SYNC_process+0x190>)
 8005294:	9200      	str	r2, [sp, #0]
 8005296:	2219      	movs	r2, #25
 8005298:	2101      	movs	r1, #1
 800529a:	f7fb fd9b 	bl	8000dd4 <CO_error>
                           CO_EMC_SYNC_DATA_LENGTH, SYNC->receiveError);
            SYNC->receiveError = 0;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	721a      	strb	r2, [r3, #8]
 80052a4:	e00b      	b.n	80052be <CO_SYNC_process+0x156>
        }
    } /* if (NMTisPreOrOperational) */
    else {
        CO_FLAG_CLEAR(SYNC->CANrxNew);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	605a      	str	r2, [r3, #4]
        SYNC->receiveError = 0;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	721a      	strb	r2, [r3, #8]
        SYNC->counter = 0;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	619a      	str	r2, [r3, #24]
    }

    if (syncStatus == CO_SYNC_RX_TX) {
 80052be:	231f      	movs	r3, #31
 80052c0:	18fb      	adds	r3, r7, r3
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d10f      	bne.n	80052e8 <CO_SYNC_process+0x180>
        if (SYNC->timeoutError == 2) {
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	7c1b      	ldrb	r3, [r3, #16]
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d108      	bne.n	80052e2 <CO_SYNC_process+0x17a>
            CO_errorReset(SYNC->em, CO_EM_SYNC_TIME_OUT, 0);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6818      	ldr	r0, [r3, #0]
 80052d4:	2300      	movs	r3, #0
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	2300      	movs	r3, #0
 80052da:	2218      	movs	r2, #24
 80052dc:	2100      	movs	r1, #0
 80052de:	f7fb fd79 	bl	8000dd4 <CO_error>
        }
        SYNC->timeoutError = 1;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2201      	movs	r2, #1
 80052e6:	741a      	strb	r2, [r3, #16]
    }

    return syncStatus;
 80052e8:	231f      	movs	r3, #31
 80052ea:	18fb      	adds	r3, r7, r3
 80052ec:	781b      	ldrb	r3, [r3, #0]
}
 80052ee:	0018      	movs	r0, r3
 80052f0:	46bd      	mov	sp, r7
 80052f2:	b008      	add	sp, #32
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	46c0      	nop			; (mov r8, r8)
 80052f8:	00008240 	.word	0x00008240

080052fc <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 80052fc:	b590      	push	{r4, r7, lr}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	240e      	movs	r4, #14
 8005308:	193b      	adds	r3, r7, r4
 800530a:	2202      	movs	r2, #2
 800530c:	0018      	movs	r0, r3
 800530e:	f00c f98e 	bl	801162e <memmove>
 8005312:	193b      	adds	r3, r7, r4
 8005314:	881b      	ldrh	r3, [r3, #0]
}
 8005316:	0018      	movs	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	b005      	add	sp, #20
 800531c:	bd90      	pop	{r4, r7, pc}

0800531e <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 800531e:	b580      	push	{r7, lr}
 8005320:	b084      	sub	sp, #16
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8005326:	6879      	ldr	r1, [r7, #4]
 8005328:	230c      	movs	r3, #12
 800532a:	18fb      	adds	r3, r7, r3
 800532c:	2204      	movs	r2, #4
 800532e:	0018      	movs	r0, r3
 8005330:	f00c f97d 	bl	801162e <memmove>
 8005334:	68fb      	ldr	r3, [r7, #12]
}
 8005336:	0018      	movs	r0, r3
 8005338:	46bd      	mov	sp, r7
 800533a:	b004      	add	sp, #16
 800533c:	bd80      	pop	{r7, pc}

0800533e <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800533e:	b580      	push	{r7, lr}
 8005340:	b082      	sub	sp, #8
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <OD_getIndex+0x14>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	881b      	ldrh	r3, [r3, #0]
 8005350:	e000      	b.n	8005354 <OD_getIndex+0x16>
 8005352:	2300      	movs	r3, #0
}
 8005354:	0018      	movs	r0, r3
 8005356:	46bd      	mov	sp, r7
 8005358:	b002      	add	sp, #8
 800535a:	bd80      	pop	{r7, pc}

0800535c <OD_extension_init>:
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d101      	bne.n	8005370 <OD_extension_init+0x14>
 800536c:	2305      	movs	r3, #5
 800536e:	e003      	b.n	8005378 <OD_extension_init+0x1c>
    entry->extension = extension;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	0018      	movs	r0, r3
 800537a:	46bd      	mov	sp, r7
 800537c:	b002      	add	sp, #8
 800537e:	bd80      	pop	{r7, pc}

08005380 <OD_get_u32>:
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af02      	add	r7, sp, #8
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	607a      	str	r2, [r7, #4]
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	200b      	movs	r0, #11
 800538e:	183b      	adds	r3, r7, r0
 8005390:	1c0a      	adds	r2, r1, #0
 8005392:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	183b      	adds	r3, r7, r0
 8005398:	7819      	ldrb	r1, [r3, #0]
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	9300      	str	r3, [sp, #0]
 80053a0:	2304      	movs	r3, #4
 80053a2:	f7fc fed9 	bl	8002158 <OD_get_value>
 80053a6:	0003      	movs	r3, r0
}
 80053a8:	0018      	movs	r0, r3
 80053aa:	46bd      	mov	sp, r7
 80053ac:	b004      	add	sp, #16
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <CO_TIME_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_TIME_receive(void *object, void *msg) {
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
    CO_TIME_t *TIME = object;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 80053be:	2113      	movs	r1, #19
 80053c0:	187b      	adds	r3, r7, r1
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	7912      	ldrb	r2, [r2, #4]
 80053c6:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	3305      	adds	r3, #5
 80053cc:	60fb      	str	r3, [r7, #12]

    if (DLC == CO_TIME_MSG_LENGTH) {
 80053ce:	187b      	adds	r3, r7, r1
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	2b06      	cmp	r3, #6
 80053d4:	d108      	bne.n	80053e8 <CO_TIME_receive+0x38>
        memcpy(TIME->timeStamp, data, sizeof(TIME->timeStamp));
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	68f9      	ldr	r1, [r7, #12]
 80053da:	2206      	movs	r2, #6
 80053dc:	0018      	movs	r0, r3
 80053de:	f00c f91d 	bl	801161c <memcpy>
        CO_FLAG_SET(TIME->CANrxNew);
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	2201      	movs	r2, #1
 80053e6:	619a      	str	r2, [r3, #24]
        if (TIME->pFunctSignalPre != NULL) {
            TIME->pFunctSignalPre(TIME->functSignalObjectPre);
        }
#endif
    }
}
 80053e8:	46c0      	nop			; (mov r8, r8)
 80053ea:	46bd      	mov	sp, r7
 80053ec:	b006      	add	sp, #24
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <OD_write_1012>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1012(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b088      	sub	sp, #32
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
 80053fc:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00c      	beq.n	800541e <OD_write_1012+0x2e>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	7c5b      	ldrb	r3, [r3, #17]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d108      	bne.n	800541e <OD_write_1012+0x2e>
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d005      	beq.n	800541e <OD_write_1012+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b04      	cmp	r3, #4
 8005416:	d102      	bne.n	800541e <OD_write_1012+0x2e>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <OD_write_1012+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 800541e:	2309      	movs	r3, #9
 8005420:	e06a      	b.n	80054f8 <OD_write_1012+0x108>
    }

    CO_TIME_t *TIME = stream->object;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	61fb      	str	r3, [r7, #28]

    /* verify written value */
    uint32_t cobIdTimeStamp = CO_getUint32(buf);
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	0018      	movs	r0, r3
 800542c:	f7ff ff77 	bl	800531e <CO_getUint32>
 8005430:	0003      	movs	r3, r0
 8005432:	61bb      	str	r3, [r7, #24]
    uint16_t CAN_ID = cobIdTimeStamp & 0x7FF;
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	b29a      	uxth	r2, r3
 8005438:	2116      	movs	r1, #22
 800543a:	187b      	adds	r3, r7, r1
 800543c:	0552      	lsls	r2, r2, #21
 800543e:	0d52      	lsrs	r2, r2, #21
 8005440:	801a      	strh	r2, [r3, #0]
    if ((cobIdTimeStamp & 0x3FFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)) {
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	4a2e      	ldr	r2, [pc, #184]	; (8005500 <OD_write_1012+0x110>)
 8005446:	4013      	ands	r3, r2
 8005448:	d13d      	bne.n	80054c6 <OD_write_1012+0xd6>
 800544a:	187b      	adds	r3, r7, r1
 800544c:	881b      	ldrh	r3, [r3, #0]
 800544e:	2b7f      	cmp	r3, #127	; 0x7f
 8005450:	d939      	bls.n	80054c6 <OD_write_1012+0xd6>
 8005452:	187b      	adds	r3, r7, r1
 8005454:	881a      	ldrh	r2, [r3, #0]
 8005456:	2380      	movs	r3, #128	; 0x80
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	429a      	cmp	r2, r3
 800545c:	d905      	bls.n	800546a <OD_write_1012+0x7a>
 800545e:	187b      	adds	r3, r7, r1
 8005460:	881a      	ldrh	r2, [r3, #0]
 8005462:	23c0      	movs	r3, #192	; 0xc0
 8005464:	005b      	lsls	r3, r3, #1
 8005466:	429a      	cmp	r2, r3
 8005468:	d92d      	bls.n	80054c6 <OD_write_1012+0xd6>
 800546a:	2116      	movs	r1, #22
 800546c:	187b      	adds	r3, r7, r1
 800546e:	881a      	ldrh	r2, [r3, #0]
 8005470:	23b0      	movs	r3, #176	; 0xb0
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	429a      	cmp	r2, r3
 8005476:	d905      	bls.n	8005484 <OD_write_1012+0x94>
 8005478:	187b      	adds	r3, r7, r1
 800547a:	881a      	ldrh	r2, [r3, #0]
 800547c:	23c0      	movs	r3, #192	; 0xc0
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	429a      	cmp	r2, r3
 8005482:	d320      	bcc.n	80054c6 <OD_write_1012+0xd6>
 8005484:	2116      	movs	r1, #22
 8005486:	187b      	adds	r3, r7, r1
 8005488:	881a      	ldrh	r2, [r3, #0]
 800548a:	23c0      	movs	r3, #192	; 0xc0
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	429a      	cmp	r2, r3
 8005490:	d905      	bls.n	800549e <OD_write_1012+0xae>
 8005492:	187b      	adds	r3, r7, r1
 8005494:	881a      	ldrh	r2, [r3, #0]
 8005496:	23d0      	movs	r3, #208	; 0xd0
 8005498:	00db      	lsls	r3, r3, #3
 800549a:	429a      	cmp	r2, r3
 800549c:	d313      	bcc.n	80054c6 <OD_write_1012+0xd6>
 800549e:	2116      	movs	r1, #22
 80054a0:	187b      	adds	r3, r7, r1
 80054a2:	881a      	ldrh	r2, [r3, #0]
 80054a4:	23dc      	movs	r3, #220	; 0xdc
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d305      	bcc.n	80054b8 <OD_write_1012+0xc8>
 80054ac:	187b      	adds	r3, r7, r1
 80054ae:	881a      	ldrh	r2, [r3, #0]
 80054b0:	23e0      	movs	r3, #224	; 0xe0
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d306      	bcc.n	80054c6 <OD_write_1012+0xd6>
 80054b8:	2316      	movs	r3, #22
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	881a      	ldrh	r2, [r3, #0]
 80054be:	23e0      	movs	r3, #224	; 0xe0
 80054c0:	00db      	lsls	r3, r3, #3
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d901      	bls.n	80054ca <OD_write_1012+0xda>
        return ODR_INVALID_VALUE;
 80054c6:	230f      	movs	r3, #15
 80054c8:	e016      	b.n	80054f8 <OD_write_1012+0x108>
    }

    /* update object */
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	0fdb      	lsrs	r3, r3, #31
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	001a      	movs	r2, r3
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	2380      	movs	r3, #128	; 0x80
 80054da:	05db      	lsls	r3, r3, #23
 80054dc:	4013      	ands	r3, r2
 80054de:	1e5a      	subs	r2, r3, #1
 80054e0:	4193      	sbcs	r3, r2
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	001a      	movs	r2, r3
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	615a      	str	r2, [r3, #20]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	68b9      	ldr	r1, [r7, #8]
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f7fc fc19 	bl	8001d28 <OD_writeOriginal>
 80054f6:	0003      	movs	r3, r0
}
 80054f8:	0018      	movs	r0, r3
 80054fa:	46bd      	mov	sp, r7
 80054fc:	b008      	add	sp, #32
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	3ffff800 	.word	0x3ffff800

08005504 <CO_TIME_init>:
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 8005504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005506:	b08d      	sub	sp, #52	; 0x34
 8005508:	af04      	add	r7, sp, #16
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
 8005510:	001a      	movs	r2, r3
 8005512:	1cbb      	adds	r3, r7, #2
 8005514:	801a      	strh	r2, [r3, #0]
    /* verify arguments */
    if (TIME == NULL || OD_1012_cobIdTimeStamp == NULL || CANdevRx == NULL
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d005      	beq.n	8005528 <CO_TIME_init+0x24>
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d002      	beq.n	8005528 <CO_TIME_init+0x24>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d102      	bne.n	800552e <CO_TIME_init+0x2a>
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
        || CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005528:	2301      	movs	r3, #1
 800552a:	425b      	negs	r3, r3
 800552c:	e06f      	b.n	800560e <CO_TIME_init+0x10a>
    }

    memset(TIME, 0, sizeof(CO_TIME_t));
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	222c      	movs	r2, #44	; 0x2c
 8005532:	2100      	movs	r1, #0
 8005534:	0018      	movs	r0, r3
 8005536:	f00c f88d 	bl	8011654 <memset>

    /* get parameters from object dictionary and configure extension */
    uint32_t cobIdTimeStamp;
    ODR_t odRet = OD_get_u32(OD_1012_cobIdTimeStamp, 0, &cobIdTimeStamp, true);
 800553a:	251f      	movs	r5, #31
 800553c:	197c      	adds	r4, r7, r5
 800553e:	2314      	movs	r3, #20
 8005540:	18fa      	adds	r2, r7, r3
 8005542:	68b8      	ldr	r0, [r7, #8]
 8005544:	2301      	movs	r3, #1
 8005546:	2100      	movs	r1, #0
 8005548:	f7ff ff1a 	bl	8005380 <OD_get_u32>
 800554c:	0003      	movs	r3, r0
 800554e:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8005550:	197b      	adds	r3, r7, r5
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	b25b      	sxtb	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00d      	beq.n	8005576 <CO_TIME_init+0x72>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1012_cobIdTimeStamp);
 800555a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555c:	2b00      	cmp	r3, #0
 800555e:	d007      	beq.n	8005570 <CO_TIME_init+0x6c>
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	0018      	movs	r0, r3
 8005564:	f7ff feeb 	bl	800533e <OD_getIndex>
 8005568:	0003      	movs	r3, r0
 800556a:	001a      	movs	r2, r3
 800556c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800556e:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8005570:	230c      	movs	r3, #12
 8005572:	425b      	negs	r3, r3
 8005574:	e04b      	b.n	800560e <CO_TIME_init+0x10a>
    }
#if (CO_CONFIG_TIME) & CO_CONFIG_FLAG_OD_DYNAMIC
    TIME->OD_1012_extension.object = TIME;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	61da      	str	r2, [r3, #28]
    TIME->OD_1012_extension.read = OD_readOriginal;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	4a26      	ldr	r2, [pc, #152]	; (8005618 <CO_TIME_init+0x114>)
 8005580:	621a      	str	r2, [r3, #32]
    TIME->OD_1012_extension.write = OD_write_1012;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4a25      	ldr	r2, [pc, #148]	; (800561c <CO_TIME_init+0x118>)
 8005586:	625a      	str	r2, [r3, #36]	; 0x24
    OD_extension_init(OD_1012_cobIdTimeStamp, &TIME->OD_1012_extension);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	331c      	adds	r3, #28
 800558c:	001a      	movs	r2, r3
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	0011      	movs	r1, r2
 8005592:	0018      	movs	r0, r3
 8005594:	f7ff fee2 	bl	800535c <OD_extension_init>
#endif

    /* Configure object variables */
    uint16_t cobId = cobIdTimeStamp & 0x7FF;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	b29a      	uxth	r2, r3
 800559c:	211c      	movs	r1, #28
 800559e:	187b      	adds	r3, r7, r1
 80055a0:	0552      	lsls	r2, r2, #21
 80055a2:	0d52      	lsrs	r2, r2, #21
 80055a4:	801a      	strh	r2, [r3, #0]
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	0fdb      	lsrs	r3, r3, #31
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	001a      	movs	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	2380      	movs	r3, #128	; 0x80
 80055b6:	05db      	lsls	r3, r3, #23
 80055b8:	4013      	ands	r3, r2
 80055ba:	1e5a      	subs	r2, r3, #1
 80055bc:	4193      	sbcs	r3, r2
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	001a      	movs	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	615a      	str	r2, [r3, #20]
    CO_FLAG_CLEAR(TIME->CANrxNew);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	619a      	str	r2, [r3, #24]

    /* configure TIME consumer message reception */
	if (TIME->isConsumer) {
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d01b      	beq.n	800560c <CO_TIME_init+0x108>
        CO_ReturnError_t ret = CO_CANrxBufferInit(
 80055d4:	261b      	movs	r6, #27
 80055d6:	19bc      	adds	r4, r7, r6
 80055d8:	4d11      	ldr	r5, [pc, #68]	; (8005620 <CO_TIME_init+0x11c>)
 80055da:	187b      	adds	r3, r7, r1
 80055dc:	881a      	ldrh	r2, [r3, #0]
 80055de:	1cbb      	adds	r3, r7, #2
 80055e0:	8819      	ldrh	r1, [r3, #0]
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	4b0f      	ldr	r3, [pc, #60]	; (8005624 <CO_TIME_init+0x120>)
 80055e6:	9302      	str	r3, [sp, #8]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	9301      	str	r3, [sp, #4]
 80055ec:	2300      	movs	r3, #0
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	002b      	movs	r3, r5
 80055f2:	f002 f867 	bl	80076c4 <CO_CANrxBufferInit>
 80055f6:	0003      	movs	r3, r0
 80055f8:	7023      	strb	r3, [r4, #0]
                cobId,          /* CAN identifier */
                0x7FF,          /* mask */
                0,              /* rtr */
                (void*)TIME,    /* object passed to receive function */
                CO_TIME_receive);/*this function will process received message*/
        if (ret != CO_ERROR_NO)
 80055fa:	19bb      	adds	r3, r7, r6
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	b25b      	sxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d003      	beq.n	800560c <CO_TIME_init+0x108>
            return ret;
 8005604:	19bb      	adds	r3, r7, r6
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	b25b      	sxtb	r3, r3
 800560a:	e000      	b.n	800560e <CO_TIME_init+0x10a>
    if (TIME->CANtxBuff == NULL) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 800560c:	2300      	movs	r3, #0
}
 800560e:	0018      	movs	r0, r3
 8005610:	46bd      	mov	sp, r7
 8005612:	b009      	add	sp, #36	; 0x24
 8005614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005616:	46c0      	nop			; (mov r8, r8)
 8005618:	08001c6b 	.word	0x08001c6b
 800561c:	080053f1 	.word	0x080053f1
 8005620:	000007ff 	.word	0x000007ff
 8005624:	080053b1 	.word	0x080053b1

08005628 <CO_TIME_process>:


bool_t CO_TIME_process(CO_TIME_t *TIME,
                       bool_t NMTisPreOrOperational,
                       uint32_t timeDifference_us)
{
 8005628:	b5b0      	push	{r4, r5, r7, lr}
 800562a:	b08a      	sub	sp, #40	; 0x28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
    bool_t timestampReceived = false;
 8005634:	2300      	movs	r3, #0
 8005636:	627b      	str	r3, [r7, #36]	; 0x24

    /* Was TIME stamp message just received */
    if (NMTisPreOrOperational && TIME->isConsumer) {
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d028      	beq.n	8005690 <CO_TIME_process+0x68>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d024      	beq.n	8005690 <CO_TIME_process+0x68>
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d023      	beq.n	8005696 <CO_TIME_process+0x6e>
            uint32_t ms_swapped = CO_getUint32(&TIME->timeStamp[0]);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	0018      	movs	r0, r3
 8005652:	f7ff fe64 	bl	800531e <CO_getUint32>
 8005656:	0003      	movs	r3, r0
 8005658:	623b      	str	r3, [r7, #32]
            uint16_t days_swapped = CO_getUint16(&TIME->timeStamp[4]);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	3304      	adds	r3, #4
 800565e:	251e      	movs	r5, #30
 8005660:	197c      	adds	r4, r7, r5
 8005662:	0018      	movs	r0, r3
 8005664:	f7ff fe4a 	bl	80052fc <CO_getUint16>
 8005668:	0003      	movs	r3, r0
 800566a:	8023      	strh	r3, [r4, #0]
            TIME->ms = CO_SWAP_32(ms_swapped) & 0x0FFFFFFF;
 800566c:	6a3b      	ldr	r3, [r7, #32]
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	091a      	lsrs	r2, r3, #4
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	609a      	str	r2, [r3, #8]
            TIME->days = CO_SWAP_16(days_swapped);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	197a      	adds	r2, r7, r5
 800567a:	8812      	ldrh	r2, [r2, #0]
 800567c:	819a      	strh	r2, [r3, #12]
            TIME->residual_us = 0;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	81da      	strh	r2, [r3, #14]
            timestampReceived = true;
 8005684:	2301      	movs	r3, #1
 8005686:	627b      	str	r3, [r7, #36]	; 0x24

            CO_FLAG_CLEAR(TIME->CANrxNew);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	619a      	str	r2, [r3, #24]
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 800568e:	e002      	b.n	8005696 <CO_TIME_process+0x6e>
        }
    }
    else {
        CO_FLAG_CLEAR(TIME->CANrxNew);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	619a      	str	r2, [r3, #24]
    }

    /* Update time */
    uint32_t ms = 0;
 8005696:	2300      	movs	r3, #0
 8005698:	61bb      	str	r3, [r7, #24]
    if (!timestampReceived && timeDifference_us > 0) {
 800569a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569c:	2b00      	cmp	r3, #0
 800569e:	d131      	bne.n	8005704 <CO_TIME_process+0xdc>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d02e      	beq.n	8005704 <CO_TIME_process+0xdc>
        uint32_t us = timeDifference_us + TIME->residual_us;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	89db      	ldrh	r3, [r3, #14]
 80056aa:	001a      	movs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	189b      	adds	r3, r3, r2
 80056b0:	617b      	str	r3, [r7, #20]
        ms = us / 1000;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	22fa      	movs	r2, #250	; 0xfa
 80056b6:	0091      	lsls	r1, r2, #2
 80056b8:	0018      	movs	r0, r3
 80056ba:	f7fa fd37 	bl	800012c <__udivsi3>
 80056be:	0003      	movs	r3, r0
 80056c0:	61bb      	str	r3, [r7, #24]
        TIME->residual_us = us % 1000;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	22fa      	movs	r2, #250	; 0xfa
 80056c6:	0091      	lsls	r1, r2, #2
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7fa fdb5 	bl	8000238 <__aeabi_uidivmod>
 80056ce:	000b      	movs	r3, r1
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	81da      	strh	r2, [r3, #14]
        TIME->ms += ms;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689a      	ldr	r2, [r3, #8]
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	18d2      	adds	r2, r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	609a      	str	r2, [r3, #8]
        if (TIME->ms >= ((uint32_t)1000*60*60*24)) {
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	4a0a      	ldr	r2, [pc, #40]	; (8005710 <CO_TIME_process+0xe8>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d90b      	bls.n	8005704 <CO_TIME_process+0xdc>
            TIME->ms -= ((uint32_t)1000*60*60*24);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	4a08      	ldr	r2, [pc, #32]	; (8005714 <CO_TIME_process+0xec>)
 80056f2:	189a      	adds	r2, r3, r2
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	609a      	str	r2, [r3, #8]
            TIME->days += 1;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	899b      	ldrh	r3, [r3, #12]
 80056fc:	3301      	adds	r3, #1
 80056fe:	b29a      	uxth	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	819a      	strh	r2, [r3, #12]
    else {
        TIME->producerTimer_ms = TIME->producerInterval_ms;
    }
#endif

    return timestampReceived;
 8005704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005706:	0018      	movs	r0, r3
 8005708:	46bd      	mov	sp, r7
 800570a:	b00a      	add	sp, #40	; 0x28
 800570c:	bdb0      	pop	{r4, r5, r7, pc}
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	05265bff 	.word	0x05265bff
 8005714:	fad9a400 	.word	0xfad9a400

08005718 <CO_LEDs_init>:
#include "303/CO_LEDs.h"

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE

/******************************************************************************/
CO_ReturnError_t CO_LEDs_init(CO_LEDs_t *LEDs) {
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005720:	230f      	movs	r3, #15
 8005722:	18fb      	adds	r3, r7, r3
 8005724:	2200      	movs	r2, #0
 8005726:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (LEDs == NULL) {
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d102      	bne.n	8005734 <CO_LEDs_init+0x1c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800572e:	2301      	movs	r3, #1
 8005730:	425b      	negs	r3, r3
 8005732:	e009      	b.n	8005748 <CO_LEDs_init+0x30>
    }

    /* clear the object */
    memset(LEDs, 0, sizeof(CO_LEDs_t));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	220c      	movs	r2, #12
 8005738:	2100      	movs	r1, #0
 800573a:	0018      	movs	r0, r3
 800573c:	f00b ff8a 	bl	8011654 <memset>

    return ret;
 8005740:	230f      	movs	r3, #15
 8005742:	18fb      	adds	r3, r7, r3
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	b25b      	sxtb	r3, r3
}
 8005748:	0018      	movs	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	b004      	add	sp, #16
 800574e:	bd80      	pop	{r7, pc}

08005750 <CO_LEDs_process>:
                     bool_t ErrSync,
                     bool_t ErrHbCons,
                     bool_t ErrOther,
                     bool_t firmwareDownload,
                     uint32_t *timerNext_us)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b088      	sub	sp, #32
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	603b      	str	r3, [r7, #0]
 800575c:	1dfb      	adds	r3, r7, #7
 800575e:	701a      	strb	r2, [r3, #0]
    (void)timerNext_us; /* may be unused */

    uint8_t rd = 0;
 8005760:	231f      	movs	r3, #31
 8005762:	18fb      	adds	r3, r7, r3
 8005764:	2200      	movs	r2, #0
 8005766:	701a      	strb	r2, [r3, #0]
    uint8_t gr = 0;
 8005768:	231e      	movs	r3, #30
 800576a:	18fb      	adds	r3, r7, r3
 800576c:	2200      	movs	r2, #0
 800576e:	701a      	strb	r2, [r3, #0]
    bool_t tick = false;
 8005770:	2300      	movs	r3, #0
 8005772:	61bb      	str	r3, [r7, #24]

    LEDs->LEDtmr50ms += timeDifference_us;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	18d2      	adds	r2, r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	601a      	str	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 8005780:	e0ed      	b.n	800595e <CO_LEDs_process+0x20e>
        bool_t rdFlickerNext = (LEDs->LEDred & CO_LED_flicker) == 0;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	7a5b      	ldrb	r3, [r3, #9]
 8005786:	001a      	movs	r2, r3
 8005788:	2301      	movs	r3, #1
 800578a:	4013      	ands	r3, r2
 800578c:	425a      	negs	r2, r3
 800578e:	4153      	adcs	r3, r2
 8005790:	b2db      	uxtb	r3, r3
 8005792:	613b      	str	r3, [r7, #16]

        tick = true;
 8005794:	2301      	movs	r3, #1
 8005796:	61bb      	str	r3, [r7, #24]
        LEDs->LEDtmr50ms -= 50000;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4abf      	ldr	r2, [pc, #764]	; (8005a9c <CO_LEDs_process+0x34c>)
 800579e:	189a      	adds	r2, r3, r2
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	601a      	str	r2, [r3, #0]

        if (++LEDs->LEDtmr200ms > 3) {
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	791b      	ldrb	r3, [r3, #4]
 80057a8:	3301      	adds	r3, #1
 80057aa:	b2da      	uxtb	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	711a      	strb	r2, [r3, #4]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	791b      	ldrb	r3, [r3, #4]
 80057b4:	2b03      	cmp	r3, #3
 80057b6:	d800      	bhi.n	80057ba <CO_LEDs_process+0x6a>
 80057b8:	e0af      	b.n	800591a <CO_LEDs_process+0x1ca>
            /* calculate 2,5Hz blinking and flashing */
            LEDs->LEDtmr200ms = 0;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	711a      	strb	r2, [r3, #4]
            rd = gr = 0;
 80057c0:	201e      	movs	r0, #30
 80057c2:	183b      	adds	r3, r7, r0
 80057c4:	2200      	movs	r2, #0
 80057c6:	701a      	strb	r2, [r3, #0]
 80057c8:	211f      	movs	r1, #31
 80057ca:	187b      	adds	r3, r7, r1
 80057cc:	183a      	adds	r2, r7, r0
 80057ce:	7812      	ldrb	r2, [r2, #0]
 80057d0:	701a      	strb	r2, [r3, #0]

            if ((LEDs->LEDred & CO_LED_blink) == 0) rd |= CO_LED_blink;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	7a5b      	ldrb	r3, [r3, #9]
 80057d6:	001a      	movs	r2, r3
 80057d8:	2302      	movs	r3, #2
 80057da:	4013      	ands	r3, r2
 80057dc:	d106      	bne.n	80057ec <CO_LEDs_process+0x9c>
 80057de:	187b      	adds	r3, r7, r1
 80057e0:	187a      	adds	r2, r7, r1
 80057e2:	7812      	ldrb	r2, [r2, #0]
 80057e4:	2102      	movs	r1, #2
 80057e6:	430a      	orrs	r2, r1
 80057e8:	701a      	strb	r2, [r3, #0]
 80057ea:	e006      	b.n	80057fa <CO_LEDs_process+0xaa>
            else                                    gr |= CO_LED_blink;
 80057ec:	221e      	movs	r2, #30
 80057ee:	18bb      	adds	r3, r7, r2
 80057f0:	18ba      	adds	r2, r7, r2
 80057f2:	7812      	ldrb	r2, [r2, #0]
 80057f4:	2102      	movs	r1, #2
 80057f6:	430a      	orrs	r2, r1
 80057f8:	701a      	strb	r2, [r3, #0]

            switch (++LEDs->LEDtmrflash_1) {
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	795b      	ldrb	r3, [r3, #5]
 80057fe:	3301      	adds	r3, #1
 8005800:	b2da      	uxtb	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	715a      	strb	r2, [r3, #5]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	795b      	ldrb	r3, [r3, #5]
 800580a:	2b06      	cmp	r3, #6
 800580c:	d015      	beq.n	800583a <CO_LEDs_process+0xea>
 800580e:	dc18      	bgt.n	8005842 <CO_LEDs_process+0xf2>
 8005810:	2b01      	cmp	r3, #1
 8005812:	d002      	beq.n	800581a <CO_LEDs_process+0xca>
 8005814:	2b02      	cmp	r3, #2
 8005816:	d008      	beq.n	800582a <CO_LEDs_process+0xda>
                case 1: rd |= CO_LED_flash_1; break;
                case 2: gr |= CO_LED_flash_1; break;
                case 6: LEDs->LEDtmrflash_1 = 0; break;
                default: break;
 8005818:	e013      	b.n	8005842 <CO_LEDs_process+0xf2>
                case 1: rd |= CO_LED_flash_1; break;
 800581a:	221f      	movs	r2, #31
 800581c:	18bb      	adds	r3, r7, r2
 800581e:	18ba      	adds	r2, r7, r2
 8005820:	7812      	ldrb	r2, [r2, #0]
 8005822:	2104      	movs	r1, #4
 8005824:	430a      	orrs	r2, r1
 8005826:	701a      	strb	r2, [r3, #0]
 8005828:	e00c      	b.n	8005844 <CO_LEDs_process+0xf4>
                case 2: gr |= CO_LED_flash_1; break;
 800582a:	221e      	movs	r2, #30
 800582c:	18bb      	adds	r3, r7, r2
 800582e:	18ba      	adds	r2, r7, r2
 8005830:	7812      	ldrb	r2, [r2, #0]
 8005832:	2104      	movs	r1, #4
 8005834:	430a      	orrs	r2, r1
 8005836:	701a      	strb	r2, [r3, #0]
 8005838:	e004      	b.n	8005844 <CO_LEDs_process+0xf4>
                case 6: LEDs->LEDtmrflash_1 = 0; break;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	715a      	strb	r2, [r3, #5]
 8005840:	e000      	b.n	8005844 <CO_LEDs_process+0xf4>
                default: break;
 8005842:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_2) {
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	799b      	ldrb	r3, [r3, #6]
 8005848:	3301      	adds	r3, #1
 800584a:	b2da      	uxtb	r2, r3
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	719a      	strb	r2, [r3, #6]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	799b      	ldrb	r3, [r3, #6]
 8005854:	2b08      	cmp	r3, #8
 8005856:	d818      	bhi.n	800588a <CO_LEDs_process+0x13a>
 8005858:	009a      	lsls	r2, r3, #2
 800585a:	4b91      	ldr	r3, [pc, #580]	; (8005aa0 <CO_LEDs_process+0x350>)
 800585c:	18d3      	adds	r3, r2, r3
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	469f      	mov	pc, r3
                case 1: case 3: rd |= CO_LED_flash_2; break;
 8005862:	221f      	movs	r2, #31
 8005864:	18bb      	adds	r3, r7, r2
 8005866:	18ba      	adds	r2, r7, r2
 8005868:	7812      	ldrb	r2, [r2, #0]
 800586a:	2108      	movs	r1, #8
 800586c:	430a      	orrs	r2, r1
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	e00c      	b.n	800588c <CO_LEDs_process+0x13c>
                case 2: case 4: gr |= CO_LED_flash_2; break;
 8005872:	221e      	movs	r2, #30
 8005874:	18bb      	adds	r3, r7, r2
 8005876:	18ba      	adds	r2, r7, r2
 8005878:	7812      	ldrb	r2, [r2, #0]
 800587a:	2108      	movs	r1, #8
 800587c:	430a      	orrs	r2, r1
 800587e:	701a      	strb	r2, [r3, #0]
 8005880:	e004      	b.n	800588c <CO_LEDs_process+0x13c>
                case 8: LEDs->LEDtmrflash_2 = 0; break;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	719a      	strb	r2, [r3, #6]
 8005888:	e000      	b.n	800588c <CO_LEDs_process+0x13c>
                default: break;
 800588a:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_3) {
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	79db      	ldrb	r3, [r3, #7]
 8005890:	3301      	adds	r3, #1
 8005892:	b2da      	uxtb	r2, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	71da      	strb	r2, [r3, #7]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	79db      	ldrb	r3, [r3, #7]
 800589c:	2b0a      	cmp	r3, #10
 800589e:	d818      	bhi.n	80058d2 <CO_LEDs_process+0x182>
 80058a0:	009a      	lsls	r2, r3, #2
 80058a2:	4b80      	ldr	r3, [pc, #512]	; (8005aa4 <CO_LEDs_process+0x354>)
 80058a4:	18d3      	adds	r3, r2, r3
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	469f      	mov	pc, r3
                case 1: case 3: case 5: rd |= CO_LED_flash_3; break;
 80058aa:	221f      	movs	r2, #31
 80058ac:	18bb      	adds	r3, r7, r2
 80058ae:	18ba      	adds	r2, r7, r2
 80058b0:	7812      	ldrb	r2, [r2, #0]
 80058b2:	2110      	movs	r1, #16
 80058b4:	430a      	orrs	r2, r1
 80058b6:	701a      	strb	r2, [r3, #0]
 80058b8:	e00c      	b.n	80058d4 <CO_LEDs_process+0x184>
                case 2: case 4: case 6: gr |= CO_LED_flash_3; break;
 80058ba:	221e      	movs	r2, #30
 80058bc:	18bb      	adds	r3, r7, r2
 80058be:	18ba      	adds	r2, r7, r2
 80058c0:	7812      	ldrb	r2, [r2, #0]
 80058c2:	2110      	movs	r1, #16
 80058c4:	430a      	orrs	r2, r1
 80058c6:	701a      	strb	r2, [r3, #0]
 80058c8:	e004      	b.n	80058d4 <CO_LEDs_process+0x184>
                case 10: LEDs->LEDtmrflash_3 = 0; break;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	71da      	strb	r2, [r3, #7]
 80058d0:	e000      	b.n	80058d4 <CO_LEDs_process+0x184>
                default: break;
 80058d2:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_4) {
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	7a1b      	ldrb	r3, [r3, #8]
 80058d8:	3301      	adds	r3, #1
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	721a      	strb	r2, [r3, #8]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	7a1b      	ldrb	r3, [r3, #8]
 80058e4:	2b0c      	cmp	r3, #12
 80058e6:	d827      	bhi.n	8005938 <CO_LEDs_process+0x1e8>
 80058e8:	009a      	lsls	r2, r3, #2
 80058ea:	4b6f      	ldr	r3, [pc, #444]	; (8005aa8 <CO_LEDs_process+0x358>)
 80058ec:	18d3      	adds	r3, r2, r3
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	469f      	mov	pc, r3
                case 1: case 3: case 5: case 7: rd |= CO_LED_flash_4; break;
 80058f2:	221f      	movs	r2, #31
 80058f4:	18bb      	adds	r3, r7, r2
 80058f6:	18ba      	adds	r2, r7, r2
 80058f8:	7812      	ldrb	r2, [r2, #0]
 80058fa:	2120      	movs	r1, #32
 80058fc:	430a      	orrs	r2, r1
 80058fe:	701a      	strb	r2, [r3, #0]
 8005900:	e01b      	b.n	800593a <CO_LEDs_process+0x1ea>
                case 2: case 4: case 6: case 8: gr |= CO_LED_flash_4; break;
 8005902:	221e      	movs	r2, #30
 8005904:	18bb      	adds	r3, r7, r2
 8005906:	18ba      	adds	r2, r7, r2
 8005908:	7812      	ldrb	r2, [r2, #0]
 800590a:	2120      	movs	r1, #32
 800590c:	430a      	orrs	r2, r1
 800590e:	701a      	strb	r2, [r3, #0]
 8005910:	e013      	b.n	800593a <CO_LEDs_process+0x1ea>
                case 12: LEDs->LEDtmrflash_4 = 0; break;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	721a      	strb	r2, [r3, #8]
 8005918:	e00f      	b.n	800593a <CO_LEDs_process+0x1ea>
                default: break;
            }
        }
        else {
            /* clear flicker and CANopen bits, keep others */
            rd = LEDs->LEDred & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	7a5a      	ldrb	r2, [r3, #9]
 800591e:	231f      	movs	r3, #31
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	217e      	movs	r1, #126	; 0x7e
 8005924:	400a      	ands	r2, r1
 8005926:	701a      	strb	r2, [r3, #0]
            gr = LEDs->LEDgreen & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	7a9a      	ldrb	r2, [r3, #10]
 800592c:	231e      	movs	r3, #30
 800592e:	18fb      	adds	r3, r7, r3
 8005930:	217e      	movs	r1, #126	; 0x7e
 8005932:	400a      	ands	r2, r1
 8005934:	701a      	strb	r2, [r3, #0]
 8005936:	e000      	b.n	800593a <CO_LEDs_process+0x1ea>
                default: break;
 8005938:	46c0      	nop			; (mov r8, r8)
        }

        /* calculate 10Hz flickering */
        if (rdFlickerNext) rd |= CO_LED_flicker;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d007      	beq.n	8005950 <CO_LEDs_process+0x200>
 8005940:	221f      	movs	r2, #31
 8005942:	18bb      	adds	r3, r7, r2
 8005944:	18ba      	adds	r2, r7, r2
 8005946:	7812      	ldrb	r2, [r2, #0]
 8005948:	2101      	movs	r1, #1
 800594a:	430a      	orrs	r2, r1
 800594c:	701a      	strb	r2, [r3, #0]
 800594e:	e006      	b.n	800595e <CO_LEDs_process+0x20e>
        else               gr |= CO_LED_flicker;
 8005950:	221e      	movs	r2, #30
 8005952:	18bb      	adds	r3, r7, r2
 8005954:	18ba      	adds	r2, r7, r2
 8005956:	7812      	ldrb	r2, [r2, #0]
 8005958:	2101      	movs	r1, #1
 800595a:	430a      	orrs	r2, r1
 800595c:	701a      	strb	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a52      	ldr	r2, [pc, #328]	; (8005aac <CO_LEDs_process+0x35c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d900      	bls.n	800596a <CO_LEDs_process+0x21a>
 8005968:	e70b      	b.n	8005782 <CO_LEDs_process+0x32>

    } /* while (LEDs->LEDtmr50ms >= 50000) */

    if (tick) {
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d100      	bne.n	8005972 <CO_LEDs_process+0x222>
 8005970:	e0c6      	b.n	8005b00 <CO_LEDs_process+0x3b0>
        uint8_t rd_co, gr_co;

        /* CANopen red ERROR LED */
        if      (ErrCANbusOff)                      rd_co = 1;
 8005972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005974:	2b00      	cmp	r3, #0
 8005976:	d004      	beq.n	8005982 <CO_LEDs_process+0x232>
 8005978:	2317      	movs	r3, #23
 800597a:	18fb      	adds	r3, r7, r3
 800597c:	2201      	movs	r2, #1
 800597e:	701a      	strb	r2, [r3, #0]
 8005980:	e04d      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else if (NMTstate == CO_NMT_INITIALIZING)   rd_co = rd & CO_LED_flicker;
 8005982:	1dfb      	adds	r3, r7, #7
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	b25b      	sxtb	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d108      	bne.n	800599e <CO_LEDs_process+0x24e>
 800598c:	2317      	movs	r3, #23
 800598e:	18fb      	adds	r3, r7, r3
 8005990:	221f      	movs	r2, #31
 8005992:	18ba      	adds	r2, r7, r2
 8005994:	7812      	ldrb	r2, [r2, #0]
 8005996:	2101      	movs	r1, #1
 8005998:	400a      	ands	r2, r1
 800599a:	701a      	strb	r2, [r3, #0]
 800599c:	e03f      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else if (ErrRpdo)                           rd_co = rd & CO_LED_flash_4;
 800599e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d008      	beq.n	80059b6 <CO_LEDs_process+0x266>
 80059a4:	2317      	movs	r3, #23
 80059a6:	18fb      	adds	r3, r7, r3
 80059a8:	221f      	movs	r2, #31
 80059aa:	18ba      	adds	r2, r7, r2
 80059ac:	7812      	ldrb	r2, [r2, #0]
 80059ae:	2120      	movs	r1, #32
 80059b0:	400a      	ands	r2, r1
 80059b2:	701a      	strb	r2, [r3, #0]
 80059b4:	e033      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else if (ErrSync)                           rd_co = rd & CO_LED_flash_3;
 80059b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d008      	beq.n	80059ce <CO_LEDs_process+0x27e>
 80059bc:	2317      	movs	r3, #23
 80059be:	18fb      	adds	r3, r7, r3
 80059c0:	221f      	movs	r2, #31
 80059c2:	18ba      	adds	r2, r7, r2
 80059c4:	7812      	ldrb	r2, [r2, #0]
 80059c6:	2110      	movs	r1, #16
 80059c8:	400a      	ands	r2, r1
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	e027      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else if (ErrHbCons)                         rd_co = rd & CO_LED_flash_2;
 80059ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d008      	beq.n	80059e6 <CO_LEDs_process+0x296>
 80059d4:	2317      	movs	r3, #23
 80059d6:	18fb      	adds	r3, r7, r3
 80059d8:	221f      	movs	r2, #31
 80059da:	18ba      	adds	r2, r7, r2
 80059dc:	7812      	ldrb	r2, [r2, #0]
 80059de:	2108      	movs	r1, #8
 80059e0:	400a      	ands	r2, r1
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	e01b      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else if (ErrCANbusWarn)                     rd_co = rd & CO_LED_flash_1;
 80059e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <CO_LEDs_process+0x2ae>
 80059ec:	2317      	movs	r3, #23
 80059ee:	18fb      	adds	r3, r7, r3
 80059f0:	221f      	movs	r2, #31
 80059f2:	18ba      	adds	r2, r7, r2
 80059f4:	7812      	ldrb	r2, [r2, #0]
 80059f6:	2104      	movs	r1, #4
 80059f8:	400a      	ands	r2, r1
 80059fa:	701a      	strb	r2, [r3, #0]
 80059fc:	e00f      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else if (ErrOther)                          rd_co = rd & CO_LED_blink;
 80059fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d008      	beq.n	8005a16 <CO_LEDs_process+0x2c6>
 8005a04:	2317      	movs	r3, #23
 8005a06:	18fb      	adds	r3, r7, r3
 8005a08:	221f      	movs	r2, #31
 8005a0a:	18ba      	adds	r2, r7, r2
 8005a0c:	7812      	ldrb	r2, [r2, #0]
 8005a0e:	2102      	movs	r1, #2
 8005a10:	400a      	ands	r2, r1
 8005a12:	701a      	strb	r2, [r3, #0]
 8005a14:	e003      	b.n	8005a1e <CO_LEDs_process+0x2ce>
        else                                        rd_co = 0;
 8005a16:	2317      	movs	r3, #23
 8005a18:	18fb      	adds	r3, r7, r3
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	701a      	strb	r2, [r3, #0]

        /* CANopen green RUN LED */
        if      (LSSconfig)                         gr_co = gr & CO_LED_flicker;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d008      	beq.n	8005a36 <CO_LEDs_process+0x2e6>
 8005a24:	2316      	movs	r3, #22
 8005a26:	18fb      	adds	r3, r7, r3
 8005a28:	221e      	movs	r2, #30
 8005a2a:	18ba      	adds	r2, r7, r2
 8005a2c:	7812      	ldrb	r2, [r2, #0]
 8005a2e:	2101      	movs	r1, #1
 8005a30:	400a      	ands	r2, r1
 8005a32:	701a      	strb	r2, [r3, #0]
 8005a34:	e040      	b.n	8005ab8 <CO_LEDs_process+0x368>
        else if (firmwareDownload)                  gr_co = gr & CO_LED_flash_3;
 8005a36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d008      	beq.n	8005a4e <CO_LEDs_process+0x2fe>
 8005a3c:	2316      	movs	r3, #22
 8005a3e:	18fb      	adds	r3, r7, r3
 8005a40:	221e      	movs	r2, #30
 8005a42:	18ba      	adds	r2, r7, r2
 8005a44:	7812      	ldrb	r2, [r2, #0]
 8005a46:	2110      	movs	r1, #16
 8005a48:	400a      	ands	r2, r1
 8005a4a:	701a      	strb	r2, [r3, #0]
 8005a4c:	e034      	b.n	8005ab8 <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_STOPPED)        gr_co = gr & CO_LED_flash_1;
 8005a4e:	1dfb      	adds	r3, r7, #7
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	b25b      	sxtb	r3, r3
 8005a54:	2b04      	cmp	r3, #4
 8005a56:	d108      	bne.n	8005a6a <CO_LEDs_process+0x31a>
 8005a58:	2316      	movs	r3, #22
 8005a5a:	18fb      	adds	r3, r7, r3
 8005a5c:	221e      	movs	r2, #30
 8005a5e:	18ba      	adds	r2, r7, r2
 8005a60:	7812      	ldrb	r2, [r2, #0]
 8005a62:	2104      	movs	r1, #4
 8005a64:	400a      	ands	r2, r1
 8005a66:	701a      	strb	r2, [r3, #0]
 8005a68:	e026      	b.n	8005ab8 <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_PRE_OPERATIONAL)gr_co = gr & CO_LED_blink;
 8005a6a:	1dfb      	adds	r3, r7, #7
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b25b      	sxtb	r3, r3
 8005a70:	2b7f      	cmp	r3, #127	; 0x7f
 8005a72:	d108      	bne.n	8005a86 <CO_LEDs_process+0x336>
 8005a74:	2316      	movs	r3, #22
 8005a76:	18fb      	adds	r3, r7, r3
 8005a78:	221e      	movs	r2, #30
 8005a7a:	18ba      	adds	r2, r7, r2
 8005a7c:	7812      	ldrb	r2, [r2, #0]
 8005a7e:	2102      	movs	r1, #2
 8005a80:	400a      	ands	r2, r1
 8005a82:	701a      	strb	r2, [r3, #0]
 8005a84:	e018      	b.n	8005ab8 <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_OPERATIONAL)    gr_co = 1;
 8005a86:	1dfb      	adds	r3, r7, #7
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	b25b      	sxtb	r3, r3
 8005a8c:	2b05      	cmp	r3, #5
 8005a8e:	d10f      	bne.n	8005ab0 <CO_LEDs_process+0x360>
 8005a90:	2316      	movs	r3, #22
 8005a92:	18fb      	adds	r3, r7, r3
 8005a94:	2201      	movs	r2, #1
 8005a96:	701a      	strb	r2, [r3, #0]
 8005a98:	e00e      	b.n	8005ab8 <CO_LEDs_process+0x368>
 8005a9a:	46c0      	nop			; (mov r8, r8)
 8005a9c:	ffff3cb0 	.word	0xffff3cb0
 8005aa0:	08012600 	.word	0x08012600
 8005aa4:	08012624 	.word	0x08012624
 8005aa8:	08012650 	.word	0x08012650
 8005aac:	0000c34f 	.word	0x0000c34f
        else                                        gr_co = 0;
 8005ab0:	2316      	movs	r3, #22
 8005ab2:	18fb      	adds	r3, r7, r3
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	701a      	strb	r2, [r3, #0]

        if (rd_co != 0) rd |= CO_LED_CANopen;
 8005ab8:	2317      	movs	r3, #23
 8005aba:	18fb      	adds	r3, r7, r3
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d007      	beq.n	8005ad2 <CO_LEDs_process+0x382>
 8005ac2:	221f      	movs	r2, #31
 8005ac4:	18bb      	adds	r3, r7, r2
 8005ac6:	18ba      	adds	r2, r7, r2
 8005ac8:	7812      	ldrb	r2, [r2, #0]
 8005aca:	2180      	movs	r1, #128	; 0x80
 8005acc:	4249      	negs	r1, r1
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	701a      	strb	r2, [r3, #0]
        if (gr_co != 0) gr |= CO_LED_CANopen;
 8005ad2:	2316      	movs	r3, #22
 8005ad4:	18fb      	adds	r3, r7, r3
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d007      	beq.n	8005aec <CO_LEDs_process+0x39c>
 8005adc:	221e      	movs	r2, #30
 8005ade:	18bb      	adds	r3, r7, r2
 8005ae0:	18ba      	adds	r2, r7, r2
 8005ae2:	7812      	ldrb	r2, [r2, #0]
 8005ae4:	2180      	movs	r1, #128	; 0x80
 8005ae6:	4249      	negs	r1, r1
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	701a      	strb	r2, [r3, #0]
        LEDs->LEDred = rd;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	221f      	movs	r2, #31
 8005af0:	18ba      	adds	r2, r7, r2
 8005af2:	7812      	ldrb	r2, [r2, #0]
 8005af4:	725a      	strb	r2, [r3, #9]
        LEDs->LEDgreen = gr;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	221e      	movs	r2, #30
 8005afa:	18ba      	adds	r2, r7, r2
 8005afc:	7812      	ldrb	r2, [r2, #0]
 8005afe:	729a      	strb	r2, [r3, #10]
        if (*timerNext_us > diff) {
            *timerNext_us = diff;
        }
    }
#endif
}
 8005b00:	46c0      	nop			; (mov r8, r8)
 8005b02:	46bd      	mov	sp, r7
 8005b04:	b008      	add	sp, #32
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <CO_LSSslave_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_LSSslave_receive(void *object, void *msg)
{
 8005b08:	b5b0      	push	{r4, r5, r7, lr}
 8005b0a:	b090      	sub	sp, #64	; 0x40
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
    CO_LSSslave_t *LSSslave = (CO_LSSslave_t*)object;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005b16:	2133      	movs	r1, #51	; 0x33
 8005b18:	187b      	adds	r3, r7, r1
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	7912      	ldrb	r2, [r2, #4]
 8005b1e:	701a      	strb	r2, [r3, #0]

    if(DLC == 8U && !CO_FLAG_READ(LSSslave->sendResponse)) {
 8005b20:	187b      	adds	r3, r7, r1
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d000      	beq.n	8005b2a <CO_LSSslave_receive+0x22>
 8005b28:	e150      	b.n	8005dcc <CO_LSSslave_receive+0x2c4>
 8005b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d000      	beq.n	8005b34 <CO_LSSslave_receive+0x2c>
 8005b32:	e14b      	b.n	8005dcc <CO_LSSslave_receive+0x2c4>
        bool_t request_LSSslave_process = false;
 8005b34:	2300      	movs	r3, #0
 8005b36:	63fb      	str	r3, [r7, #60]	; 0x3c
        uint8_t *data = CO_CANrxMsg_readData(msg);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	3305      	adds	r3, #5
 8005b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        CO_LSS_cs_t cs = (CO_LSS_cs_t) data[0];
 8005b3e:	212b      	movs	r1, #43	; 0x2b
 8005b40:	187b      	adds	r3, r7, r1
 8005b42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b44:	7812      	ldrb	r2, [r2, #0]
 8005b46:	701a      	strb	r2, [r3, #0]

        if (cs == CO_LSS_SWITCH_STATE_GLOBAL) {
 8005b48:	187b      	adds	r3, r7, r1
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	2b04      	cmp	r3, #4
 8005b4e:	d130      	bne.n	8005bb2 <CO_LSSslave_receive+0xaa>
            uint8_t mode = data[1];
 8005b50:	211f      	movs	r1, #31
 8005b52:	187b      	adds	r3, r7, r1
 8005b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b56:	7852      	ldrb	r2, [r2, #1]
 8005b58:	701a      	strb	r2, [r3, #0]

            switch (mode) {
 8005b5a:	187b      	adds	r3, r7, r1
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d002      	beq.n	8005b68 <CO_LSSslave_receive+0x60>
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d021      	beq.n	8005baa <CO_LSSslave_receive+0xa2>
                    break;
                case CO_LSS_STATE_CONFIGURATION:
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
                    break;
                default:
                    break;
 8005b66:	e12b      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 8005b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b6a:	7c1b      	ldrb	r3, [r3, #16]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d111      	bne.n	8005b94 <CO_LSSslave_receive+0x8c>
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b72:	2240      	movs	r2, #64	; 0x40
 8005b74:	5c9b      	ldrb	r3, [r3, r2]
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 8005b76:	2bff      	cmp	r3, #255	; 0xff
 8005b78:	d10c      	bne.n	8005b94 <CO_LSSslave_receive+0x8c>
                        *LSSslave->pendingNodeID != CO_LSS_NODE_ID_ASSIGNMENT)
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7e:	781b      	ldrb	r3, [r3, #0]
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005b80:	2bff      	cmp	r3, #255	; 0xff
 8005b82:	d007      	beq.n	8005b94 <CO_LSSslave_receive+0x8c>
                        LSSslave->service = cs;
 8005b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b86:	222b      	movs	r2, #43	; 0x2b
 8005b88:	18ba      	adds	r2, r7, r2
 8005b8a:	2148      	movs	r1, #72	; 0x48
 8005b8c:	7812      	ldrb	r2, [r2, #0]
 8005b8e:	545a      	strb	r2, [r3, r1]
                        request_LSSslave_process = true;
 8005b90:	2301      	movs	r3, #1
 8005b92:	63fb      	str	r3, [r7, #60]	; 0x3c
                    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b96:	2200      	movs	r2, #0
 8005b98:	741a      	strb	r2, [r3, #16]
                    memset(&LSSslave->lssSelect, 0,
 8005b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b9c:	3314      	adds	r3, #20
 8005b9e:	2210      	movs	r2, #16
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	0018      	movs	r0, r3
 8005ba4:	f00b fd56 	bl	8011654 <memset>
                    break;
 8005ba8:	e10a      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bac:	2201      	movs	r2, #1
 8005bae:	741a      	strb	r2, [r3, #16]
                    break;
 8005bb0:	e106      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
            }
        }
        else if(LSSslave->lssState == CO_LSS_STATE_WAITING) {
 8005bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bb4:	7c1b      	ldrb	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d000      	beq.n	8005bbc <CO_LSSslave_receive+0xb4>
 8005bba:	e0ec      	b.n	8005d96 <CO_LSSslave_receive+0x28e>
            switch (cs) {
 8005bbc:	232b      	movs	r3, #43	; 0x2b
 8005bbe:	18fb      	adds	r3, r7, r3
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	3b40      	subs	r3, #64	; 0x40
 8005bc4:	2b11      	cmp	r3, #17
 8005bc6:	d900      	bls.n	8005bca <CO_LSSslave_receive+0xc2>
 8005bc8:	e0f5      	b.n	8005db6 <CO_LSSslave_receive+0x2ae>
 8005bca:	009a      	lsls	r2, r3, #2
 8005bcc:	4b81      	ldr	r3, [pc, #516]	; (8005dd4 <CO_LSSslave_receive+0x2cc>)
 8005bce:	18d3      	adds	r3, r2, r3
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	469f      	mov	pc, r3
            case CO_LSS_SWITCH_STATE_SEL_VENDOR: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd6:	1c59      	adds	r1, r3, #1
 8005bd8:	2318      	movs	r3, #24
 8005bda:	18fb      	adds	r3, r7, r3
 8005bdc:	2204      	movs	r2, #4
 8005bde:	0018      	movs	r0, r3
 8005be0:	f00b fd1c 	bl	801161c <memcpy>
                LSSslave->lssSelect.identity.vendorID = CO_SWAP_32(valSw);
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005be8:	615a      	str	r2, [r3, #20]
                break;
 8005bea:	e0e9      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_PRODUCT: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bee:	1c59      	adds	r1, r3, #1
 8005bf0:	2314      	movs	r3, #20
 8005bf2:	18fb      	adds	r3, r7, r3
 8005bf4:	2204      	movs	r2, #4
 8005bf6:	0018      	movs	r0, r3
 8005bf8:	f00b fd10 	bl	801161c <memcpy>
                LSSslave->lssSelect.identity.productCode = CO_SWAP_32(valSw);
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c00:	619a      	str	r2, [r3, #24]
                break;
 8005c02:	e0dd      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_REV: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c06:	1c59      	adds	r1, r3, #1
 8005c08:	2310      	movs	r3, #16
 8005c0a:	18fb      	adds	r3, r7, r3
 8005c0c:	2204      	movs	r2, #4
 8005c0e:	0018      	movs	r0, r3
 8005c10:	f00b fd04 	bl	801161c <memcpy>
                LSSslave->lssSelect.identity.revisionNumber = CO_SWAP_32(valSw);
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c18:	61da      	str	r2, [r3, #28]
                break;
 8005c1a:	e0d1      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1e:	1c59      	adds	r1, r3, #1
 8005c20:	230c      	movs	r3, #12
 8005c22:	18fb      	adds	r3, r7, r3
 8005c24:	2204      	movs	r2, #4
 8005c26:	0018      	movs	r0, r3
 8005c28:	f00b fcf8 	bl	801161c <memcpy>
                LSSslave->lssSelect.identity.serialNumber = CO_SWAP_32(valSw);
 8005c2c:	68fa      	ldr	r2, [r7, #12]
 8005c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c30:	621a      	str	r2, [r3, #32]

                if (CO_LSS_ADDRESS_EQUAL(LSSslave->lssAddress,
 8005c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c34:	685a      	ldr	r2, [r3, #4]
 8005c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d000      	beq.n	8005c40 <CO_LSSslave_receive+0x138>
 8005c3e:	e0bc      	b.n	8005dba <CO_LSSslave_receive+0x2b2>
 8005c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c46:	69db      	ldr	r3, [r3, #28]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d000      	beq.n	8005c4e <CO_LSSslave_receive+0x146>
 8005c4c:	e0b5      	b.n	8005dba <CO_LSSslave_receive+0x2b2>
 8005c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d000      	beq.n	8005c5c <CO_LSSslave_receive+0x154>
 8005c5a:	e0ae      	b.n	8005dba <CO_LSSslave_receive+0x2b2>
 8005c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c62:	695b      	ldr	r3, [r3, #20]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d000      	beq.n	8005c6a <CO_LSSslave_receive+0x162>
 8005c68:	e0a7      	b.n	8005dba <CO_LSSslave_receive+0x2b2>
                                         LSSslave->lssSelect)
                ) {
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	741a      	strb	r2, [r3, #16]
                    LSSslave->service = cs;
 8005c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c72:	222b      	movs	r2, #43	; 0x2b
 8005c74:	18ba      	adds	r2, r7, r2
 8005c76:	2148      	movs	r1, #72	; 0x48
 8005c78:	7812      	ldrb	r2, [r2, #0]
 8005c7a:	545a      	strb	r2, [r3, r1]
                    request_LSSslave_process = true;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                break;
 8005c80:	e09b      	b.n	8005dba <CO_LSSslave_receive+0x2b2>
            }
            case CO_LSS_IDENT_FASTSCAN: {
                /* fastscan is only active on unconfigured nodes */
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c86:	781b      	ldrb	r3, [r3, #0]
 8005c88:	2bff      	cmp	r3, #255	; 0xff
 8005c8a:	d000      	beq.n	8005c8e <CO_LSSslave_receive+0x186>
 8005c8c:	e097      	b.n	8005dbe <CO_LSSslave_receive+0x2b6>
                    LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 8005c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c90:	2240      	movs	r2, #64	; 0x40
 8005c92:	5c9b      	ldrb	r3, [r3, r2]
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005c94:	2bff      	cmp	r3, #255	; 0xff
 8005c96:	d000      	beq.n	8005c9a <CO_LSSslave_receive+0x192>
 8005c98:	e091      	b.n	8005dbe <CO_LSSslave_receive+0x2b6>
                {
                    uint8_t bitCheck = data[5];
 8005c9a:	212a      	movs	r1, #42	; 0x2a
 8005c9c:	187b      	adds	r3, r7, r1
 8005c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ca0:	7952      	ldrb	r2, [r2, #5]
 8005ca2:	701a      	strb	r2, [r3, #0]
                    uint8_t lssSub = data[6];
 8005ca4:	2329      	movs	r3, #41	; 0x29
 8005ca6:	18fb      	adds	r3, r7, r3
 8005ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005caa:	7992      	ldrb	r2, [r2, #6]
 8005cac:	701a      	strb	r2, [r3, #0]
                    uint8_t lssNext = data[7];
 8005cae:	2328      	movs	r3, #40	; 0x28
 8005cb0:	18fb      	adds	r3, r7, r3
 8005cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cb4:	79d2      	ldrb	r2, [r2, #7]
 8005cb6:	701a      	strb	r2, [r3, #0]
                    uint32_t valSw;
                    uint32_t idNumber;
                    bool_t ack;

                    if (!CO_LSS_FASTSCAN_BITCHECK_VALID(bitCheck) ||
 8005cb8:	187b      	adds	r3, r7, r1
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	2b1f      	cmp	r3, #31
 8005cbe:	d904      	bls.n	8005cca <CO_LSSslave_receive+0x1c2>
 8005cc0:	187b      	adds	r3, r7, r1
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b80      	cmp	r3, #128	; 0x80
 8005cc6:	d000      	beq.n	8005cca <CO_LSSslave_receive+0x1c2>
 8005cc8:	e07a      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
 8005cca:	2329      	movs	r3, #41	; 0x29
 8005ccc:	18fb      	adds	r3, r7, r3
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d900      	bls.n	8005cd6 <CO_LSSslave_receive+0x1ce>
 8005cd4:	e074      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssSub) ||
 8005cd6:	2328      	movs	r3, #40	; 0x28
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	2b03      	cmp	r3, #3
 8005cde:	d900      	bls.n	8005ce2 <CO_LSSslave_receive+0x1da>
 8005ce0:	e06e      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssNext)) {
                        /* Invalid request */
                        break;
                    }

                    memcpy(&valSw, &data[1], sizeof(valSw));
 8005ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce4:	1c59      	adds	r1, r3, #1
 8005ce6:	2308      	movs	r3, #8
 8005ce8:	18fb      	adds	r3, r7, r3
 8005cea:	2204      	movs	r2, #4
 8005cec:	0018      	movs	r0, r3
 8005cee:	f00b fc95 	bl	801161c <memcpy>
                    idNumber = CO_SWAP_32(valSw);
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	627b      	str	r3, [r7, #36]	; 0x24
                    ack = false;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	63bb      	str	r3, [r7, #56]	; 0x38

                    if (bitCheck == CO_LSS_FASTSCAN_CONFIRM) {
 8005cfa:	232a      	movs	r3, #42	; 0x2a
 8005cfc:	18fb      	adds	r3, r7, r3
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	2b80      	cmp	r3, #128	; 0x80
 8005d02:	d10d      	bne.n	8005d20 <CO_LSSslave_receive+0x218>
                        /* Confirm, Reset */
                        ack = true;
 8005d04:	2301      	movs	r3, #1
 8005d06:	63bb      	str	r3, [r7, #56]	; 0x38
                        LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d0a:	2234      	movs	r2, #52	; 0x34
 8005d0c:	2100      	movs	r1, #0
 8005d0e:	5499      	strb	r1, [r3, r2]
                        memset(&LSSslave->lssFastscan, 0,
 8005d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d12:	3324      	adds	r3, #36	; 0x24
 8005d14:	2210      	movs	r2, #16
 8005d16:	2100      	movs	r1, #0
 8005d18:	0018      	movs	r0, r3
 8005d1a:	f00b fc9b 	bl	8011654 <memset>
 8005d1e:	e02e      	b.n	8005d7e <CO_LSSslave_receive+0x276>
                                sizeof(LSSslave->lssFastscan));
                    }
                    else if (LSSslave->fastscanPos == lssSub) {
 8005d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d22:	2234      	movs	r2, #52	; 0x34
 8005d24:	5c9b      	ldrb	r3, [r3, r2]
 8005d26:	2029      	movs	r0, #41	; 0x29
 8005d28:	183a      	adds	r2, r7, r0
 8005d2a:	7812      	ldrb	r2, [r2, #0]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d126      	bne.n	8005d7e <CO_LSSslave_receive+0x276>
                        uint32_t mask = 0xFFFFFFFF << bitCheck;
 8005d30:	242a      	movs	r4, #42	; 0x2a
 8005d32:	193b      	adds	r3, r7, r4
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2201      	movs	r2, #1
 8005d38:	4252      	negs	r2, r2
 8005d3a:	409a      	lsls	r2, r3
 8005d3c:	0013      	movs	r3, r2
 8005d3e:	623b      	str	r3, [r7, #32]

                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8005d40:	183b      	adds	r3, r7, r0
 8005d42:	781a      	ldrb	r2, [r3, #0]
 8005d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d46:	0092      	lsls	r2, r2, #2
 8005d48:	58d2      	ldr	r2, [r2, r3]
                            == (idNumber & mask))
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	4053      	eors	r3, r2
 8005d4e:	6a3a      	ldr	r2, [r7, #32]
 8005d50:	4013      	ands	r3, r2
                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8005d52:	d114      	bne.n	8005d7e <CO_LSSslave_receive+0x276>
                        {
                            /* all requested bits match */
                            ack = true;
 8005d54:	2301      	movs	r3, #1
 8005d56:	63bb      	str	r3, [r7, #56]	; 0x38
                            LSSslave->fastscanPos = lssNext;
 8005d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d5a:	2528      	movs	r5, #40	; 0x28
 8005d5c:	197a      	adds	r2, r7, r5
 8005d5e:	2134      	movs	r1, #52	; 0x34
 8005d60:	7812      	ldrb	r2, [r2, #0]
 8005d62:	545a      	strb	r2, [r3, r1]

                            if (bitCheck == 0 && lssNext < lssSub) {
 8005d64:	193b      	adds	r3, r7, r4
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d108      	bne.n	8005d7e <CO_LSSslave_receive+0x276>
 8005d6c:	197a      	adds	r2, r7, r5
 8005d6e:	183b      	adds	r3, r7, r0
 8005d70:	7812      	ldrb	r2, [r2, #0]
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d202      	bcs.n	8005d7e <CO_LSSslave_receive+0x276>
                                /* complete match, enter configuration state */
                                LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	741a      	strb	r2, [r3, #16]
                            }
                        }
                    }
                    if (ack) {
 8005d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d01c      	beq.n	8005dbe <CO_LSSslave_receive+0x2b6>
                        LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
                        memset(&LSSslave->TXbuff->data[1], 0,
                               sizeof(LSSslave->TXbuff->data) - 1);
                        CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
#else
                        LSSslave->service = cs;
 8005d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d86:	222b      	movs	r2, #43	; 0x2b
 8005d88:	18ba      	adds	r2, r7, r2
 8005d8a:	2148      	movs	r1, #72	; 0x48
 8005d8c:	7812      	ldrb	r2, [r2, #0]
 8005d8e:	545a      	strb	r2, [r3, r1]
                        request_LSSslave_process = true;
 8005d90:	2301      	movs	r3, #1
 8005d92:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif
                    }
                }
                break;
 8005d94:	e013      	b.n	8005dbe <CO_LSSslave_receive+0x2b6>
                break;
            }
            }
        }
        else { /* LSSslave->lssState == CO_LSS_STATE_CONFIGURATION */
            memcpy(&LSSslave->CANdata, &data[0], sizeof(LSSslave->CANdata));
 8005d96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d98:	3349      	adds	r3, #73	; 0x49
 8005d9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d9c:	2208      	movs	r2, #8
 8005d9e:	0018      	movs	r0, r3
 8005da0:	f00b fc3c 	bl	801161c <memcpy>
            LSSslave->service = cs;
 8005da4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005da6:	222b      	movs	r2, #43	; 0x2b
 8005da8:	18ba      	adds	r2, r7, r2
 8005daa:	2148      	movs	r1, #72	; 0x48
 8005dac:	7812      	ldrb	r2, [r2, #0]
 8005dae:	545a      	strb	r2, [r3, r1]
            request_LSSslave_process = true;
 8005db0:	2301      	movs	r3, #1
 8005db2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005db4:	e004      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                break;
 8005db6:	46c0      	nop			; (mov r8, r8)
 8005db8:	e002      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                break;
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	e000      	b.n	8005dc0 <CO_LSSslave_receive+0x2b8>
                break;
 8005dbe:	46c0      	nop			; (mov r8, r8)
        }

        if (request_LSSslave_process) {
 8005dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d002      	beq.n	8005dcc <CO_LSSslave_receive+0x2c4>
            CO_FLAG_SET(LSSslave->sendResponse);
 8005dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dc8:	2201      	movs	r2, #1
 8005dca:	645a      	str	r2, [r3, #68]	; 0x44
                LSSslave->pFunctSignalPre(LSSslave->functSignalObjectPre);
            }
#endif
        }
    }
}
 8005dcc:	46c0      	nop			; (mov r8, r8)
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	b010      	add	sp, #64	; 0x40
 8005dd2:	bdb0      	pop	{r4, r5, r7, pc}
 8005dd4:	08012698 	.word	0x08012698

08005dd8 <CO_LSSslave_init>:
        uint16_t                CANdevRxIdx,
        uint16_t                CANidLssMaster,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidLssSlave)
{
 8005dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dda:	b08b      	sub	sp, #44	; 0x2c
 8005ddc:	af04      	add	r7, sp, #16
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005de6:	2317      	movs	r3, #23
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	2200      	movs	r2, #0
 8005dec:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (LSSslave==NULL || pendingBitRate == NULL || pendingNodeID == NULL ||
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d018      	beq.n	8005e26 <CO_LSSslave_init+0x4e>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d015      	beq.n	8005e26 <CO_LSSslave_init+0x4e>
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d012      	beq.n	8005e26 <CO_LSSslave_init+0x4e>
 8005e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00f      	beq.n	8005e26 <CO_LSSslave_init+0x4e>
        CANdevRx==NULL || CANdevTx==NULL ||
 8005e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00c      	beq.n	8005e26 <CO_LSSslave_init+0x4e>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	781b      	ldrb	r3, [r3, #0]
        CANdevRx==NULL || CANdevTx==NULL ||
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d004      	beq.n	8005e1e <CO_LSSslave_init+0x46>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	b25b      	sxtb	r3, r3
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	da06      	bge.n	8005e2c <CO_LSSslave_init+0x54>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2bff      	cmp	r3, #255	; 0xff
 8005e24:	d002      	beq.n	8005e2c <CO_LSSslave_init+0x54>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005e26:	2301      	movs	r3, #1
 8005e28:	425b      	negs	r3, r3
 8005e2a:	e060      	b.n	8005eee <CO_LSSslave_init+0x116>
    }

    /* Application must make sure that lssAddress is filled with data. */

    /* clear the object */
    memset(LSSslave, 0, sizeof(CO_LSSslave_t));
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2274      	movs	r2, #116	; 0x74
 8005e30:	2100      	movs	r1, #0
 8005e32:	0018      	movs	r0, r3
 8005e34:	f00b fc0e 	bl	8011654 <memset>

    /* Configure object variables */
    memcpy(&LSSslave->lssAddress, lssAddress, sizeof(LSSslave->lssAddress));
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	68b9      	ldr	r1, [r7, #8]
 8005e3c:	2210      	movs	r2, #16
 8005e3e:	0018      	movs	r0, r3
 8005e40:	f00b fbec 	bl	801161c <memcpy>
    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	741a      	strb	r2, [r3, #16]
    LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2234      	movs	r2, #52	; 0x34
 8005e4e:	2100      	movs	r1, #0
 8005e50:	5499      	strb	r1, [r3, r2]

    LSSslave->pendingBitRate = pendingBitRate;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	639a      	str	r2, [r3, #56]	; 0x38
    LSSslave->pendingNodeID = pendingNodeID;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	63da      	str	r2, [r3, #60]	; 0x3c
    LSSslave->activeNodeID = *pendingNodeID;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	7819      	ldrb	r1, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2240      	movs	r2, #64	; 0x40
 8005e66:	5499      	strb	r1, [r3, r2]
    CO_FLAG_CLEAR(LSSslave->sendResponse);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	645a      	str	r2, [r3, #68]	; 0x44

    /* configure LSS CAN Master message reception */
    ret = CO_CANrxBufferInit(
 8005e6e:	2617      	movs	r6, #23
 8005e70:	19bc      	adds	r4, r7, r6
 8005e72:	4d21      	ldr	r5, [pc, #132]	; (8005ef8 <CO_LSSslave_init+0x120>)
 8005e74:	2330      	movs	r3, #48	; 0x30
 8005e76:	2208      	movs	r2, #8
 8005e78:	4694      	mov	ip, r2
 8005e7a:	44bc      	add	ip, r7
 8005e7c:	4463      	add	r3, ip
 8005e7e:	881a      	ldrh	r2, [r3, #0]
 8005e80:	232c      	movs	r3, #44	; 0x2c
 8005e82:	2108      	movs	r1, #8
 8005e84:	468c      	mov	ip, r1
 8005e86:	44bc      	add	ip, r7
 8005e88:	4463      	add	r3, ip
 8005e8a:	8819      	ldrh	r1, [r3, #0]
 8005e8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e8e:	4b1b      	ldr	r3, [pc, #108]	; (8005efc <CO_LSSslave_init+0x124>)
 8005e90:	9302      	str	r3, [sp, #8]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	9301      	str	r3, [sp, #4]
 8005e96:	2300      	movs	r3, #0
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	002b      	movs	r3, r5
 8005e9c:	f001 fc12 	bl	80076c4 <CO_CANrxBufferInit>
 8005ea0:	0003      	movs	r3, r0
 8005ea2:	7023      	strb	r3, [r4, #0]
            0,                    /* rtr */
            (void*)LSSslave,      /* object passed to receive function */
            CO_LSSslave_receive); /* this function will process received message */

    /* configure LSS CAN Slave response message transmission */
    LSSslave->CANdevTx = CANdevTx;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ea8:	66da      	str	r2, [r3, #108]	; 0x6c
    LSSslave->TXbuff = CO_CANtxBufferInit(
 8005eaa:	233c      	movs	r3, #60	; 0x3c
 8005eac:	2208      	movs	r2, #8
 8005eae:	4694      	mov	ip, r2
 8005eb0:	44bc      	add	ip, r7
 8005eb2:	4463      	add	r3, ip
 8005eb4:	881a      	ldrh	r2, [r3, #0]
 8005eb6:	2338      	movs	r3, #56	; 0x38
 8005eb8:	2108      	movs	r1, #8
 8005eba:	468c      	mov	ip, r1
 8005ebc:	44bc      	add	ip, r7
 8005ebe:	4463      	add	r3, ip
 8005ec0:	8819      	ldrh	r1, [r3, #0]
 8005ec2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	2308      	movs	r3, #8
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f001 fc61 	bl	8007794 <CO_CANtxBufferInit>
 8005ed2:	0002      	movs	r2, r0
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	671a      	str	r2, [r3, #112]	; 0x70
            CANidLssSlave,        /* CAN identifier */
            0,                    /* rtr */
            8,                    /* number of data bytes */
            0);                   /* synchronous message flag bit */

    if (LSSslave->TXbuff == NULL) {
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d102      	bne.n	8005ee6 <CO_LSSslave_init+0x10e>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8005ee0:	19bb      	adds	r3, r7, r6
 8005ee2:	22ff      	movs	r2, #255	; 0xff
 8005ee4:	701a      	strb	r2, [r3, #0]
    }

    return ret;
 8005ee6:	2317      	movs	r3, #23
 8005ee8:	18fb      	adds	r3, r7, r3
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	b25b      	sxtb	r3, r3
}
 8005eee:	0018      	movs	r0, r3
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	b007      	add	sp, #28
 8005ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef6:	46c0      	nop			; (mov r8, r8)
 8005ef8:	000007ff 	.word	0x000007ff
 8005efc:	08005b09 	.word	0x08005b09

08005f00 <CO_LSSslave_process>:
    }
}


/******************************************************************************/
bool_t CO_LSSslave_process(CO_LSSslave_t *LSSslave) {
 8005f00:	b590      	push	{r4, r7, lr}
 8005f02:	b08d      	sub	sp, #52	; 0x34
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
    bool_t resetCommunication = false;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (CO_FLAG_READ(LSSslave->sendResponse)) {
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d100      	bne.n	8005f16 <CO_LSSslave_process+0x16>
 8005f14:	e186      	b.n	8006224 <CO_LSSslave_process+0x324>
        uint8_t nid;
        uint8_t errorCode;
        uint8_t errorCodeManuf;
        uint8_t tableSelector;
        uint8_t tableIndex;
        bool_t CANsend = false;
 8005f16:	2300      	movs	r3, #0
 8005f18:	627b      	str	r3, [r7, #36]	; 0x24
        uint32_t valSw;

        memset(&LSSslave->TXbuff->data[0], 0, sizeof(LSSslave->TXbuff->data));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1e:	3305      	adds	r3, #5
 8005f20:	2208      	movs	r2, #8
 8005f22:	2100      	movs	r1, #0
 8005f24:	0018      	movs	r0, r3
 8005f26:	f00b fb95 	bl	8011654 <memset>

        switch (LSSslave->service) {
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2248      	movs	r2, #72	; 0x48
 8005f2e:	5c9b      	ldrb	r3, [r3, r2]
 8005f30:	3b04      	subs	r3, #4
 8005f32:	2b5a      	cmp	r3, #90	; 0x5a
 8005f34:	d900      	bls.n	8005f38 <CO_LSSslave_process+0x38>
 8005f36:	e160      	b.n	80061fa <CO_LSSslave_process+0x2fa>
 8005f38:	009a      	lsls	r2, r3, #2
 8005f3a:	4bbd      	ldr	r3, [pc, #756]	; (8006230 <CO_LSSslave_process+0x330>)
 8005f3c:	18d3      	adds	r3, r2, r3
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	469f      	mov	pc, r3
        case CO_LSS_SWITCH_STATE_GLOBAL: {
            /* Node-Id was unconfigured before, now it is configured,
             * enter the NMT Reset communication autonomously. */
            resetCommunication = true;
 8005f42:	2301      	movs	r3, #1
 8005f44:	62fb      	str	r3, [r7, #44]	; 0x2c
            break;
 8005f46:	e15f      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
            LSSslave->TXbuff->data[0] = CO_LSS_SWITCH_STATE_SEL;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f4c:	2244      	movs	r2, #68	; 0x44
 8005f4e:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 8005f50:	2301      	movs	r3, #1
 8005f52:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005f54:	e158      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_NODE_ID: {
            nid = LSSslave->CANdata[1];
 8005f56:	2013      	movs	r0, #19
 8005f58:	183b      	adds	r3, r7, r0
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	214a      	movs	r1, #74	; 0x4a
 8005f5e:	5c52      	ldrb	r2, [r2, r1]
 8005f60:	701a      	strb	r2, [r3, #0]
            errorCode = CO_LSS_CFG_NODE_ID_OK;
 8005f62:	232b      	movs	r3, #43	; 0x2b
 8005f64:	18fb      	adds	r3, r7, r3
 8005f66:	2200      	movs	r2, #0
 8005f68:	701a      	strb	r2, [r3, #0]

            if (CO_LSS_NODE_ID_VALID(nid)) {
 8005f6a:	183b      	adds	r3, r7, r0
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d004      	beq.n	8005f7c <CO_LSSslave_process+0x7c>
 8005f72:	183b      	adds	r3, r7, r0
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	b25b      	sxtb	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	da04      	bge.n	8005f86 <CO_LSSslave_process+0x86>
 8005f7c:	2313      	movs	r3, #19
 8005f7e:	18fb      	adds	r3, r7, r3
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	2bff      	cmp	r3, #255	; 0xff
 8005f84:	d106      	bne.n	8005f94 <CO_LSSslave_process+0x94>
                *LSSslave->pendingNodeID = nid;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f8a:	2213      	movs	r2, #19
 8005f8c:	18ba      	adds	r2, r7, r2
 8005f8e:	7812      	ldrb	r2, [r2, #0]
 8005f90:	701a      	strb	r2, [r3, #0]
 8005f92:	e003      	b.n	8005f9c <CO_LSSslave_process+0x9c>
            }
            else {
                errorCode = CO_LSS_CFG_NODE_ID_OUT_OF_RANGE;
 8005f94:	232b      	movs	r3, #43	; 0x2b
 8005f96:	18fb      	adds	r3, r7, r3
 8005f98:	2201      	movs	r2, #1
 8005f9a:	701a      	strb	r2, [r3, #0]
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	2148      	movs	r1, #72	; 0x48
 8005fa4:	5c52      	ldrb	r2, [r2, r1]
 8005fa6:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fac:	222b      	movs	r2, #43	; 0x2b
 8005fae:	18ba      	adds	r2, r7, r2
 8005fb0:	7812      	ldrb	r2, [r2, #0]
 8005fb2:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fb8:	e126      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d100      	bne.n	8005fc4 <CO_LSSslave_process+0xc4>
 8005fc2:	e11c      	b.n	80061fe <CO_LSSslave_process+0x2fe>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            tableSelector = LSSslave->CANdata[1];
 8005fc4:	241d      	movs	r4, #29
 8005fc6:	193b      	adds	r3, r7, r4
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	214a      	movs	r1, #74	; 0x4a
 8005fcc:	5c52      	ldrb	r2, [r2, r1]
 8005fce:	701a      	strb	r2, [r3, #0]
            tableIndex = LSSslave->CANdata[2];
 8005fd0:	201c      	movs	r0, #28
 8005fd2:	183b      	adds	r3, r7, r0
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	214b      	movs	r1, #75	; 0x4b
 8005fd8:	5c52      	ldrb	r2, [r2, r1]
 8005fda:	701a      	strb	r2, [r3, #0]
            errorCode = CO_LSS_CFG_BIT_TIMING_OK;
 8005fdc:	232b      	movs	r3, #43	; 0x2b
 8005fde:	18fb      	adds	r3, r7, r3
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	701a      	strb	r2, [r3, #0]
            errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OK;
 8005fe4:	232a      	movs	r3, #42	; 0x2a
 8005fe6:	18fb      	adds	r3, r7, r3
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]

            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8005fec:	193b      	adds	r3, r7, r4
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d12b      	bne.n	800604c <CO_LSSslave_process+0x14c>
 8005ff4:	183b      	adds	r3, r7, r0
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	2b05      	cmp	r3, #5
 8005ffa:	d027      	beq.n	800604c <CO_LSSslave_process+0x14c>
 8005ffc:	183b      	adds	r3, r7, r0
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	2b09      	cmp	r3, #9
 8006002:	d823      	bhi.n	800604c <CO_LSSslave_process+0x14c>
                uint16_t bit = CO_LSS_bitTimingTableLookup[tableIndex];
 8006004:	183b      	adds	r3, r7, r0
 8006006:	7819      	ldrb	r1, [r3, #0]
 8006008:	241a      	movs	r4, #26
 800600a:	193b      	adds	r3, r7, r4
 800600c:	4a89      	ldr	r2, [pc, #548]	; (8006234 <CO_LSSslave_process+0x334>)
 800600e:	0049      	lsls	r1, r1, #1
 8006010:	5a8a      	ldrh	r2, [r1, r2]
 8006012:	801a      	strh	r2, [r3, #0]
                bool_t bit_rate_supported = LSSslave->pFunctLSScheckBitRate(
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800601c:	193b      	adds	r3, r7, r4
 800601e:	881b      	ldrh	r3, [r3, #0]
 8006020:	0019      	movs	r1, r3
 8006022:	4790      	blx	r2
 8006024:	0003      	movs	r3, r0
 8006026:	617b      	str	r3, [r7, #20]
                    LSSslave->functLSScheckBitRateObject, bit);

                if (bit_rate_supported) {
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d005      	beq.n	800603a <CO_LSSslave_process+0x13a>
                    *LSSslave->pendingBitRate = bit;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006032:	193a      	adds	r2, r7, r4
 8006034:	8812      	ldrh	r2, [r2, #0]
 8006036:	801a      	strh	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006038:	e00c      	b.n	8006054 <CO_LSSslave_process+0x154>
                }
                else {
                    errorCode = CO_LSS_CFG_BIT_TIMING_MANUFACTURER;
 800603a:	232b      	movs	r3, #43	; 0x2b
 800603c:	18fb      	adds	r3, r7, r3
 800603e:	22ff      	movs	r2, #255	; 0xff
 8006040:	701a      	strb	r2, [r3, #0]
                    errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 8006042:	232a      	movs	r3, #42	; 0x2a
 8006044:	18fb      	adds	r3, r7, r3
 8006046:	2201      	movs	r2, #1
 8006048:	701a      	strb	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 800604a:	e003      	b.n	8006054 <CO_LSSslave_process+0x154>
                }
            }
            else {
                /* we currently only support CiA301 bit timing table */
                errorCode = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 800604c:	232b      	movs	r3, #43	; 0x2b
 800604e:	18fb      	adds	r3, r7, r3
 8006050:	2201      	movs	r2, #1
 8006052:	701a      	strb	r2, [r3, #0]
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	2148      	movs	r1, #72	; 0x48
 800605c:	5c52      	ldrb	r2, [r2, r1]
 800605e:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	222b      	movs	r2, #43	; 0x2b
 8006066:	18ba      	adds	r2, r7, r2
 8006068:	7812      	ldrb	r2, [r2, #0]
 800606a:	719a      	strb	r2, [r3, #6]
            LSSslave->TXbuff->data[2] = errorCodeManuf;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006070:	222a      	movs	r2, #42	; 0x2a
 8006072:	18ba      	adds	r2, r7, r2
 8006074:	7812      	ldrb	r2, [r2, #0]
 8006076:	71da      	strb	r2, [r3, #7]
            CANsend = true;
 8006078:	2301      	movs	r3, #1
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800607c:	e0c4      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_ACTIVATE_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006082:	2b00      	cmp	r3, #0
 8006084:	d100      	bne.n	8006088 <CO_LSSslave_process+0x188>
 8006086:	e0bc      	b.n	8006202 <CO_LSSslave_process+0x302>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            /* notify application */
            if (LSSslave->pFunctLSSactivateBitRate != NULL) {
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800608c:	2b00      	cmp	r3, #0
 800608e:	d100      	bne.n	8006092 <CO_LSSslave_process+0x192>
 8006090:	e0b9      	b.n	8006206 <CO_LSSslave_process+0x306>
                uint16_t delay = ((uint16_t) LSSslave->CANdata[2]) << 8;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	224b      	movs	r2, #75	; 0x4b
 8006096:	5c9b      	ldrb	r3, [r3, r2]
 8006098:	b29a      	uxth	r2, r3
 800609a:	241e      	movs	r4, #30
 800609c:	193b      	adds	r3, r7, r4
 800609e:	0212      	lsls	r2, r2, #8
 80060a0:	801a      	strh	r2, [r3, #0]
                delay |= LSSslave->CANdata[1];
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	224a      	movs	r2, #74	; 0x4a
 80060a6:	5c9b      	ldrb	r3, [r3, r2]
 80060a8:	b299      	uxth	r1, r3
 80060aa:	193b      	adds	r3, r7, r4
 80060ac:	193a      	adds	r2, r7, r4
 80060ae:	8812      	ldrh	r2, [r2, #0]
 80060b0:	430a      	orrs	r2, r1
 80060b2:	801a      	strh	r2, [r3, #0]
                LSSslave->pFunctLSSactivateBitRate(
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80060bc:	193b      	adds	r3, r7, r4
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	0019      	movs	r1, r3
 80060c2:	4790      	blx	r2
                    LSSslave->functLSSactivateBitRateObject, delay);
            }
            break;
 80060c4:	e09f      	b.n	8006206 <CO_LSSslave_process+0x306>
        }
        case CO_LSS_CFG_STORE: {
            errorCode = CO_LSS_CFG_STORE_OK;
 80060c6:	212b      	movs	r1, #43	; 0x2b
 80060c8:	187b      	adds	r3, r7, r1
 80060ca:	2200      	movs	r2, #0
 80060cc:	701a      	strb	r2, [r3, #0]

            if (LSSslave->pFunctLSScfgStore == NULL) {
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d103      	bne.n	80060de <CO_LSSslave_process+0x1de>
                /* storing is not supported. Reply error */
                errorCode = CO_LSS_CFG_STORE_NOT_SUPPORTED;
 80060d6:	187b      	adds	r3, r7, r1
 80060d8:	2201      	movs	r2, #1
 80060da:	701a      	strb	r2, [r3, #0]
 80060dc:	e014      	b.n	8006108 <CO_LSSslave_process+0x208>
            }
            else {
                bool_t result;
                /* Store "pending" to "persistent" */
                result =
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6e98      	ldr	r0, [r3, #104]	; 0x68
                                               *LSSslave->pendingNodeID,
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 80060ea:	7819      	ldrb	r1, [r3, #0]
                                               *LSSslave->pendingBitRate);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 80060f0:	881b      	ldrh	r3, [r3, #0]
 80060f2:	001a      	movs	r2, r3
 80060f4:	47a0      	blx	r4
 80060f6:	0003      	movs	r3, r0
 80060f8:	623b      	str	r3, [r7, #32]
                if (!result) {
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d103      	bne.n	8006108 <CO_LSSslave_process+0x208>
                    errorCode = CO_LSS_CFG_STORE_FAILED;
 8006100:	232b      	movs	r3, #43	; 0x2b
 8006102:	18fb      	adds	r3, r7, r3
 8006104:	2202      	movs	r2, #2
 8006106:	701a      	strb	r2, [r3, #0]
                }
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	2148      	movs	r1, #72	; 0x48
 8006110:	5c52      	ldrb	r2, [r2, r1]
 8006112:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006118:	222b      	movs	r2, #43	; 0x2b
 800611a:	18ba      	adds	r2, r7, r2
 800611c:	7812      	ldrb	r2, [r2, #0]
 800611e:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 8006120:	2301      	movs	r3, #1
 8006122:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006124:	e070      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_VENDOR: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	2148      	movs	r1, #72	; 0x48
 800612e:	5c52      	ldrb	r2, [r2, r1]
 8006130:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.vendorID);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800613c:	3306      	adds	r3, #6
 800613e:	220c      	movs	r2, #12
 8006140:	18b9      	adds	r1, r7, r2
 8006142:	2204      	movs	r2, #4
 8006144:	0018      	movs	r0, r3
 8006146:	f00b fa69 	bl	801161c <memcpy>
            CANsend = true;
 800614a:	2301      	movs	r3, #1
 800614c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800614e:	e05b      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_PRODUCT: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	2148      	movs	r1, #72	; 0x48
 8006158:	5c52      	ldrb	r2, [r2, r1]
 800615a:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.productCode);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006166:	3306      	adds	r3, #6
 8006168:	220c      	movs	r2, #12
 800616a:	18b9      	adds	r1, r7, r2
 800616c:	2204      	movs	r2, #4
 800616e:	0018      	movs	r0, r3
 8006170:	f00b fa54 	bl	801161c <memcpy>
            CANsend = true;
 8006174:	2301      	movs	r3, #1
 8006176:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006178:	e046      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_REV: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	2148      	movs	r1, #72	; 0x48
 8006182:	5c52      	ldrb	r2, [r2, r1]
 8006184:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.revisionNumber);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006190:	3306      	adds	r3, #6
 8006192:	220c      	movs	r2, #12
 8006194:	18b9      	adds	r1, r7, r2
 8006196:	2204      	movs	r2, #4
 8006198:	0018      	movs	r0, r3
 800619a:	f00b fa3f 	bl	801161c <memcpy>
            CANsend = true;
 800619e:	2301      	movs	r3, #1
 80061a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80061a2:	e031      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_SERIAL: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	2148      	movs	r1, #72	; 0x48
 80061ac:	5c52      	ldrb	r2, [r2, r1]
 80061ae:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.serialNumber);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ba:	3306      	adds	r3, #6
 80061bc:	220c      	movs	r2, #12
 80061be:	18b9      	adds	r1, r7, r2
 80061c0:	2204      	movs	r2, #4
 80061c2:	0018      	movs	r0, r3
 80061c4:	f00b fa2a 	bl	801161c <memcpy>
            CANsend = true;
 80061c8:	2301      	movs	r3, #1
 80061ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80061cc:	e01c      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_NODE_ID: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	2148      	movs	r1, #72	; 0x48
 80061d6:	5c52      	ldrb	r2, [r2, r1]
 80061d8:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = LSSslave->activeNodeID;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	2140      	movs	r1, #64	; 0x40
 80061e2:	5c52      	ldrb	r2, [r2, r1]
 80061e4:	719a      	strb	r2, [r3, #6]
            CANsend = true;
 80061e6:	2301      	movs	r3, #1
 80061e8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80061ea:	e00d      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_IDENT_FASTSCAN: {
            LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f0:	224f      	movs	r2, #79	; 0x4f
 80061f2:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 80061f4:	2301      	movs	r3, #1
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80061f8:	e006      	b.n	8006208 <CO_LSSslave_process+0x308>
        }
        default: {
            break;
 80061fa:	46c0      	nop			; (mov r8, r8)
 80061fc:	e004      	b.n	8006208 <CO_LSSslave_process+0x308>
                break;
 80061fe:	46c0      	nop			; (mov r8, r8)
 8006200:	e002      	b.n	8006208 <CO_LSSslave_process+0x308>
                break;
 8006202:	46c0      	nop			; (mov r8, r8)
 8006204:	e000      	b.n	8006208 <CO_LSSslave_process+0x308>
            break;
 8006206:	46c0      	nop			; (mov r8, r8)
        }
        }

        if(CANsend) {
 8006208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620a:	2b00      	cmp	r3, #0
 800620c:	d007      	beq.n	800621e <CO_LSSslave_process+0x31e>
            CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006216:	0019      	movs	r1, r3
 8006218:	0010      	movs	r0, r2
 800621a:	f001 fb83 	bl	8007924 <CO_CANsend>
        }

        CO_FLAG_CLEAR(LSSslave->sendResponse);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	645a      	str	r2, [r3, #68]	; 0x44
    }

    return resetCommunication;
 8006224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006226:	0018      	movs	r0, r3
 8006228:	46bd      	mov	sp, r7
 800622a:	b00d      	add	sp, #52	; 0x34
 800622c:	bd90      	pop	{r4, r7, pc}
 800622e:	46c0      	nop			; (mov r8, r8)
 8006230:	080126e0 	.word	0x080126e0
 8006234:	08012684 	.word	0x08012684

08006238 <CO_isError>:
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	000a      	movs	r2, r1
 8006242:	1cfb      	adds	r3, r7, #3
 8006244:	701a      	strb	r2, [r3, #0]
    uint8_t index = errorBit >> 3;
 8006246:	210f      	movs	r1, #15
 8006248:	187b      	adds	r3, r7, r1
 800624a:	1cfa      	adds	r2, r7, #3
 800624c:	7812      	ldrb	r2, [r2, #0]
 800624e:	08d2      	lsrs	r2, r2, #3
 8006250:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8006252:	1cfb      	adds	r3, r7, #3
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	2207      	movs	r2, #7
 8006258:	4013      	ands	r3, r2
 800625a:	2201      	movs	r2, #1
 800625c:	409a      	lsls	r2, r3
 800625e:	200e      	movs	r0, #14
 8006260:	183b      	adds	r3, r7, r0
 8006262:	701a      	strb	r2, [r3, #0]
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00d      	beq.n	8006286 <CO_isError+0x4e>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 800626a:	187b      	adds	r3, r7, r1
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b09      	cmp	r3, #9
 8006270:	d809      	bhi.n	8006286 <CO_isError+0x4e>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006272:	187b      	adds	r3, r7, r1
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	5cd3      	ldrb	r3, [r2, r3]
 800627a:	183a      	adds	r2, r7, r0
 800627c:	7812      	ldrb	r2, [r2, #0]
 800627e:	4013      	ands	r3, r2
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <CO_isError+0x52>
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <CO_isError+0x54>
 800628a:	2300      	movs	r3, #0
}
 800628c:	0018      	movs	r0, r3
 800628e:	46bd      	mov	sp, r7
 8006290:	b004      	add	sp, #16
 8006292:	bd80      	pop	{r7, pc}

08006294 <CO_getErrorRegister>:
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d007      	beq.n	80062b2 <CO_getErrorRegister+0x1e>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <CO_getErrorRegister+0x1e>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	e000      	b.n	80062b4 <CO_getErrorRegister+0x20>
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	0018      	movs	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	b002      	add	sp, #8
 80062ba:	bd80      	pop	{r7, pc}

080062bc <CO_NMT_getInternalState>:
 *
 * @param NMT This object.
 *
 * @return @ref CO_NMT_internalState_t
 */
static inline CO_NMT_internalState_t CO_NMT_getInternalState(CO_NMT_t *NMT) {
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
    return (NMT == NULL) ? CO_NMT_INITIALIZING : NMT->operatingState;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d003      	beq.n	80062d2 <CO_NMT_getInternalState+0x16>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	b25b      	sxtb	r3, r3
 80062d0:	e000      	b.n	80062d4 <CO_NMT_getInternalState+0x18>
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	0018      	movs	r0, r3
 80062d6:	46bd      	mov	sp, r7
 80062d8:	b002      	add	sp, #8
 80062da:	bd80      	pop	{r7, pc}

080062dc <CO_LSSslave_getState>:
 * Get current LSS state
 *
 * @param LSSslave This object.
 * @return #CO_LSS_state_t
 */
static inline CO_LSS_state_t CO_LSSslave_getState(CO_LSSslave_t *LSSslave) {
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
    return (LSSslave == NULL) ? CO_LSS_STATE_WAITING : LSSslave->lssState;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d002      	beq.n	80062f0 <CO_LSSslave_getState+0x14>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	7c1b      	ldrb	r3, [r3, #16]
 80062ee:	e000      	b.n	80062f2 <CO_LSSslave_getState+0x16>
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	0018      	movs	r0, r3
 80062f4:	46bd      	mov	sp, r7
 80062f6:	b002      	add	sp, #8
 80062f8:	bd80      	pop	{r7, pc}

080062fa <CO_new>:
#define ON_MULTI_OD(sentence) sentence
#else
#define ON_MULTI_OD(sentence)
#endif

CO_t *CO_new(CO_config_t *config, uint32_t *heapMemoryUsed) {
 80062fa:	b590      	push	{r4, r7, lr}
 80062fc:	b087      	sub	sp, #28
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
 8006302:	6039      	str	r1, [r7, #0]
    CO_t *co = NULL;
 8006304:	2300      	movs	r3, #0
 8006306:	60fb      	str	r3, [r7, #12]
    /* return values */
    CO_t *coFinal = NULL;
 8006308:	2300      	movs	r3, #0
 800630a:	617b      	str	r3, [r7, #20]
    uint32_t mem = 0;
 800630c:	2300      	movs	r3, #0
 800630e:	613b      	str	r3, [r7, #16]
#else
        (void) config;
#endif

        /* CANopen object */
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 8006310:	2140      	movs	r1, #64	; 0x40
 8006312:	2001      	movs	r0, #1
 8006314:	f00a ff44 	bl	80111a0 <calloc>
 8006318:	0003      	movs	r3, r0
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d100      	bne.n	8006324 <CO_new+0x2a>
 8006322:	e10e      	b.n	8006542 <CO_new+0x248>
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	3340      	adds	r3, #64	; 0x40
 8006328:	613b      	str	r3, [r7, #16]
        /* NMT_Heartbeat */
        ON_MULTI_OD(uint8_t RX_CNT_NMT_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_NMT_MST = 0);
        ON_MULTI_OD(uint8_t TX_CNT_HB_PROD = 0);
        if (CO_GET_CNT(NMT) == 1) {
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 800632a:	2130      	movs	r1, #48	; 0x30
 800632c:	2001      	movs	r0, #1
 800632e:	f00a ff37 	bl	80111a0 <calloc>
 8006332:	0003      	movs	r3, r0
 8006334:	001a      	movs	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	611a      	str	r2, [r3, #16]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d100      	bne.n	8006344 <CO_new+0x4a>
 8006342:	e100      	b.n	8006546 <CO_new+0x24c>
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	3330      	adds	r3, #48	; 0x30
 8006348:	613b      	str	r3, [r7, #16]
        }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_HB_CONS = 0);
        if (CO_GET_CNT(HB_CONS) == 1) {
            uint8_t countOfMonitoredNodes = CO_GET_CNT(ARR_1016);
 800634a:	240b      	movs	r4, #11
 800634c:	193b      	adds	r3, r7, r4
 800634e:	2201      	movs	r2, #1
 8006350:	701a      	strb	r2, [r3, #0]
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 8006352:	2130      	movs	r1, #48	; 0x30
 8006354:	2001      	movs	r0, #1
 8006356:	f00a ff23 	bl	80111a0 <calloc>
 800635a:	0003      	movs	r3, r0
 800635c:	001a      	movs	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	615a      	str	r2, [r3, #20]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d100      	bne.n	800636c <CO_new+0x72>
 800636a:	e0ee      	b.n	800654a <CO_new+0x250>
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	3330      	adds	r3, #48	; 0x30
 8006370:	613b      	str	r3, [r7, #16]
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 8006372:	193b      	adds	r3, r7, r4
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	2110      	movs	r1, #16
 8006378:	0018      	movs	r0, r3
 800637a:	f00a ff11 	bl	80111a0 <calloc>
 800637e:	0003      	movs	r3, r0
 8006380:	001a      	movs	r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	619a      	str	r2, [r3, #24]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d100      	bne.n	8006390 <CO_new+0x96>
 800638e:	e0de      	b.n	800654e <CO_new+0x254>
 8006390:	193b      	adds	r3, r7, r4
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	011b      	lsls	r3, r3, #4
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	18d3      	adds	r3, r2, r3
 800639a:	613b      	str	r3, [r7, #16]

        /* Emergency */
        ON_MULTI_OD(uint8_t RX_CNT_EM_CONS = 0);
        ON_MULTI_OD(uint8_t TX_CNT_EM_PROD = 0);
        if (CO_GET_CNT(EM) == 1) {
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 800639c:	2150      	movs	r1, #80	; 0x50
 800639e:	2001      	movs	r0, #1
 80063a0:	f00a fefe 	bl	80111a0 <calloc>
 80063a4:	0003      	movs	r3, r0
 80063a6:	001a      	movs	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	61da      	str	r2, [r3, #28]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d100      	bne.n	80063b6 <CO_new+0xbc>
 80063b4:	e0cd      	b.n	8006552 <CO_new+0x258>
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	3350      	adds	r3, #80	; 0x50
 80063ba:	613b      	str	r3, [r7, #16]
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            ON_MULTI_OD(TX_CNT_EM_PROD = 1);
 #endif
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
            uint8_t fifoSize = CO_GET_CNT(ARR_1003) + 1;
 80063bc:	240a      	movs	r4, #10
 80063be:	193b      	adds	r3, r7, r4
 80063c0:	2211      	movs	r2, #17
 80063c2:	701a      	strb	r2, [r3, #0]
            if (fifoSize >= 2) {
 80063c4:	193b      	adds	r3, r7, r4
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d914      	bls.n	80063f6 <CO_new+0xfc>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 80063cc:	193b      	adds	r3, r7, r4
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	2108      	movs	r1, #8
 80063d2:	0018      	movs	r0, r3
 80063d4:	f00a fee4 	bl	80111a0 <calloc>
 80063d8:	0003      	movs	r3, r0
 80063da:	001a      	movs	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	621a      	str	r2, [r3, #32]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d100      	bne.n	80063ea <CO_new+0xf0>
 80063e8:	e0b5      	b.n	8006556 <CO_new+0x25c>
 80063ea:	193b      	adds	r3, r7, r4
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	00db      	lsls	r3, r3, #3
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	18d3      	adds	r3, r2, r3
 80063f4:	613b      	str	r3, [r7, #16]

        /* SDOserver */
        ON_MULTI_OD(uint8_t RX_CNT_SDO_SRV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SDO_SRV = 0);
        if (CO_GET_CNT(SDO_SRV) > 0) {
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 80063f6:	21a8      	movs	r1, #168	; 0xa8
 80063f8:	2001      	movs	r0, #1
 80063fa:	f00a fed1 	bl	80111a0 <calloc>
 80063fe:	0003      	movs	r3, r0
 8006400:	001a      	movs	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	625a      	str	r2, [r3, #36]	; 0x24
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	d100      	bne.n	8006410 <CO_new+0x116>
 800640e:	e0a4      	b.n	800655a <CO_new+0x260>
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	33a8      	adds	r3, #168	; 0xa8
 8006414:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_TIME = 0);
        ON_MULTI_OD(uint8_t TX_CNT_TIME = 0);
        if (CO_GET_CNT(TIME) == 1) {
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006416:	212c      	movs	r1, #44	; 0x2c
 8006418:	2001      	movs	r0, #1
 800641a:	f00a fec1 	bl	80111a0 <calloc>
 800641e:	0003      	movs	r3, r0
 8006420:	001a      	movs	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	629a      	str	r2, [r3, #40]	; 0x28
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800642a:	2b00      	cmp	r3, #0
 800642c:	d100      	bne.n	8006430 <CO_new+0x136>
 800642e:	e096      	b.n	800655e <CO_new+0x264>
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	332c      	adds	r3, #44	; 0x2c
 8006434:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_SYNC = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SYNC = 0);
        if (CO_GET_CNT(SYNC) == 1) {
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006436:	2160      	movs	r1, #96	; 0x60
 8006438:	2001      	movs	r0, #1
 800643a:	f00a feb1 	bl	80111a0 <calloc>
 800643e:	0003      	movs	r3, r0
 8006440:	001a      	movs	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	62da      	str	r2, [r3, #44]	; 0x2c
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644a:	2b00      	cmp	r3, #0
 800644c:	d100      	bne.n	8006450 <CO_new+0x156>
 800644e:	e088      	b.n	8006562 <CO_new+0x268>
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	3360      	adds	r3, #96	; 0x60
 8006454:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        ON_MULTI_OD(uint16_t RX_CNT_RPDO = 0);
        if (CO_GET_CNT(RPDO) > 0) {
            CO_alloc_break_on_fail(co->RPDO, CO_GET_CNT(RPDO), sizeof(*co->RPDO));
 8006456:	23a2      	movs	r3, #162	; 0xa2
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	0019      	movs	r1, r3
 800645c:	2001      	movs	r0, #1
 800645e:	f00a fe9f 	bl	80111a0 <calloc>
 8006462:	0003      	movs	r3, r0
 8006464:	001a      	movs	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	631a      	str	r2, [r3, #48]	; 0x30
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646e:	2b00      	cmp	r3, #0
 8006470:	d100      	bne.n	8006474 <CO_new+0x17a>
 8006472:	e078      	b.n	8006566 <CO_new+0x26c>
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	3345      	adds	r3, #69	; 0x45
 8006478:	33ff      	adds	r3, #255	; 0xff
 800647a:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        ON_MULTI_OD(uint16_t TX_CNT_TPDO = 0);
        if (CO_GET_CNT(TPDO) > 0) {
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 800647c:	239e      	movs	r3, #158	; 0x9e
 800647e:	005b      	lsls	r3, r3, #1
 8006480:	0019      	movs	r1, r3
 8006482:	2001      	movs	r0, #1
 8006484:	f00a fe8c 	bl	80111a0 <calloc>
 8006488:	0003      	movs	r3, r0
 800648a:	001a      	movs	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	635a      	str	r2, [r3, #52]	; 0x34
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006494:	2b00      	cmp	r3, #0
 8006496:	d068      	beq.n	800656a <CO_new+0x270>
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	333d      	adds	r3, #61	; 0x3d
 800649c:	33ff      	adds	r3, #255	; 0xff
 800649e:	613b      	str	r3, [r7, #16]
        }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
        if (CO_GET_CNT(LEDS) == 1) {
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 80064a0:	210c      	movs	r1, #12
 80064a2:	2001      	movs	r0, #1
 80064a4:	f00a fe7c 	bl	80111a0 <calloc>
 80064a8:	0003      	movs	r3, r0
 80064aa:	001a      	movs	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	639a      	str	r2, [r3, #56]	; 0x38
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05a      	beq.n	800656e <CO_new+0x274>
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	330c      	adds	r3, #12
 80064bc:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
        ON_MULTI_OD(uint8_t RX_CNT_LSS_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_LSS_SLV = 0);
        if (CO_GET_CNT(LSS_SLV) == 1) {
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 80064be:	2174      	movs	r1, #116	; 0x74
 80064c0:	2001      	movs	r0, #1
 80064c2:	f00a fe6d 	bl	80111a0 <calloc>
 80064c6:	0003      	movs	r3, r0
 80064c8:	001a      	movs	r2, r3
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d04d      	beq.n	8006572 <CO_new+0x278>
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	3374      	adds	r3, #116	; 0x74
 80064da:	613b      	str	r3, [r7, #16]
#endif
        co->CNT_ALL_TX_MSGS = idxTx;
#endif /* #ifdef CO_MULTIPLE_OD */

        /* CANmodule */
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 80064dc:	2138      	movs	r1, #56	; 0x38
 80064de:	2001      	movs	r0, #1
 80064e0:	f00a fe5e 	bl	80111a0 <calloc>
 80064e4:	0003      	movs	r3, r0
 80064e6:	001a      	movs	r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	605a      	str	r2, [r3, #4]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d040      	beq.n	8006576 <CO_new+0x27c>
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	3338      	adds	r3, #56	; 0x38
 80064f8:	613b      	str	r3, [r7, #16]

        /* CAN RX blocks */
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 80064fa:	210c      	movs	r1, #12
 80064fc:	2007      	movs	r0, #7
 80064fe:	f00a fe4f 	bl	80111a0 <calloc>
 8006502:	0003      	movs	r3, r0
 8006504:	001a      	movs	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	609a      	str	r2, [r3, #8]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d033      	beq.n	800657a <CO_new+0x280>
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	3354      	adds	r3, #84	; 0x54
 8006516:	613b      	str	r3, [r7, #16]

        /* CAN TX blocks */
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 8006518:	2118      	movs	r1, #24
 800651a:	2006      	movs	r0, #6
 800651c:	f00a fe40 	bl	80111a0 <calloc>
 8006520:	0003      	movs	r3, r0
 8006522:	001a      	movs	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	60da      	str	r2, [r3, #12]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d026      	beq.n	800657e <CO_new+0x284>
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	3390      	adds	r3, #144	; 0x90
 8006534:	613b      	str	r3, [r7, #16]

        /* finish successfully, set other parameters */
        co->nodeIdUnconfigured = true;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	601a      	str	r2, [r3, #0]
        coFinal = co;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	617b      	str	r3, [r7, #20]
 8006540:	e01e      	b.n	8006580 <CO_new+0x286>
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 8006542:	46c0      	nop			; (mov r8, r8)
 8006544:	e01c      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006546:	46c0      	nop			; (mov r8, r8)
 8006548:	e01a      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 800654a:	46c0      	nop			; (mov r8, r8)
 800654c:	e018      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 800654e:	46c0      	nop			; (mov r8, r8)
 8006550:	e016      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 8006552:	46c0      	nop			; (mov r8, r8)
 8006554:	e014      	b.n	8006580 <CO_new+0x286>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 8006556:	46c0      	nop			; (mov r8, r8)
 8006558:	e012      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 800655a:	46c0      	nop			; (mov r8, r8)
 800655c:	e010      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 800655e:	46c0      	nop			; (mov r8, r8)
 8006560:	e00e      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006562:	46c0      	nop			; (mov r8, r8)
 8006564:	e00c      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->RPDO, CO_GET_CNT(RPDO), sizeof(*co->RPDO));
 8006566:	46c0      	nop			; (mov r8, r8)
 8006568:	e00a      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 800656a:	46c0      	nop			; (mov r8, r8)
 800656c:	e008      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 800656e:	46c0      	nop			; (mov r8, r8)
 8006570:	e006      	b.n	8006580 <CO_new+0x286>
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006572:	46c0      	nop			; (mov r8, r8)
 8006574:	e004      	b.n	8006580 <CO_new+0x286>
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 8006576:	46c0      	nop			; (mov r8, r8)
 8006578:	e002      	b.n	8006580 <CO_new+0x286>
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 800657a:	46c0      	nop			; (mov r8, r8)
 800657c:	e000      	b.n	8006580 <CO_new+0x286>
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 800657e:	46c0      	nop			; (mov r8, r8)
    } while (false);

    if (coFinal == NULL) {
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d103      	bne.n	800658e <CO_new+0x294>
        CO_delete(co);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	0018      	movs	r0, r3
 800658a:	f000 f80b 	bl	80065a4 <CO_delete>
    }
    if (heapMemoryUsed != NULL) {
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d002      	beq.n	800659a <CO_new+0x2a0>
        *heapMemoryUsed = mem;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	601a      	str	r2, [r3, #0]
    }
    return coFinal;
 800659a:	697b      	ldr	r3, [r7, #20]
}
 800659c:	0018      	movs	r0, r3
 800659e:	46bd      	mov	sp, r7
 80065a0:	b007      	add	sp, #28
 80065a2:	bd90      	pop	{r4, r7, pc}

080065a4 <CO_delete>:

void CO_delete(CO_t *co) {
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
    if (co == NULL) {
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d054      	beq.n	800665c <CO_delete+0xb8>
        return;
    }

    CO_CANmodule_disable(co->CANmodule);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	0018      	movs	r0, r3
 80065b8:	f001 f86e 	bl	8007698 <CO_CANmodule_disable>

    /* CANmodule */
    CO_free(co->CANtx);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	0018      	movs	r0, r3
 80065c2:	f00b f813 	bl	80115ec <free>
    CO_free(co->CANrx);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	0018      	movs	r0, r3
 80065cc:	f00b f80e 	bl	80115ec <free>
    CO_free(co->CANmodule);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	0018      	movs	r0, r3
 80065d6:	f00b f809 	bl	80115ec <free>
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_MASTER
    CO_free(co->LSSmaster);
#endif

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    CO_free(co->LSSslave);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065de:	0018      	movs	r0, r3
 80065e0:	f00b f804 	bl	80115ec <free>
#if (CO_CONFIG_GFC) & CO_CONFIG_GFC_ENABLE
    CO_free(co->GFC);
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    CO_free(co->LEDs);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e8:	0018      	movs	r0, r3
 80065ea:	f00a ffff 	bl	80115ec <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    CO_free(co->TPDO);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f2:	0018      	movs	r0, r3
 80065f4:	f00a fffa 	bl	80115ec <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    CO_free(co->RPDO);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fc:	0018      	movs	r0, r3
 80065fe:	f00a fff5 	bl	80115ec <free>
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    CO_free(co->SYNC);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006606:	0018      	movs	r0, r3
 8006608:	f00a fff0 	bl	80115ec <free>
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    CO_free(co->TIME);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006610:	0018      	movs	r0, r3
 8006612:	f00a ffeb 	bl	80115ec <free>
#if (CO_CONFIG_SDO_CLI) & CO_CONFIG_SDO_CLI_ENABLE
    free(co->SDOclient);
#endif

    /* SDOserver */
    CO_free(co->SDOserver);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661a:	0018      	movs	r0, r3
 800661c:	f00a ffe6 	bl	80115ec <free>

    /* Emergency */
    CO_free(co->em);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	69db      	ldr	r3, [r3, #28]
 8006624:	0018      	movs	r0, r3
 8006626:	f00a ffe1 	bl	80115ec <free>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    CO_free(co->em_fifo);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	0018      	movs	r0, r3
 8006630:	f00a ffdc 	bl	80115ec <free>
#endif

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    CO_free(co->HBconsMonitoredNodes);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	0018      	movs	r0, r3
 800663a:	f00a ffd7 	bl	80115ec <free>
    CO_free(co->HBcons);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	0018      	movs	r0, r3
 8006644:	f00a ffd2 	bl	80115ec <free>
#endif

    /* NMT_Heartbeat */
    CO_free(co->NMT);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	0018      	movs	r0, r3
 800664e:	f00a ffcd 	bl	80115ec <free>

    /* CANopen object */
    CO_free(co);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	0018      	movs	r0, r3
 8006656:	f00a ffc9 	bl	80115ec <free>
 800665a:	e000      	b.n	800665e <CO_delete+0xba>
        return;
 800665c:	46c0      	nop			; (mov r8, r8)
}
 800665e:	46bd      	mov	sp, r7
 8006660:	b002      	add	sp, #8
 8006662:	bd80      	pop	{r7, pc}

08006664 <CO_CANinit>:
#endif
    return en;
}

/******************************************************************************/
CO_ReturnError_t CO_CANinit(CO_t *co, void *CANptr, uint16_t bitRate) {
 8006664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006666:	b08b      	sub	sp, #44	; 0x2c
 8006668:	af04      	add	r7, sp, #16
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	1dbb      	adds	r3, r7, #6
 8006670:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t err;

    if (co == NULL) return CO_ERROR_ILLEGAL_ARGUMENT;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d102      	bne.n	800667e <CO_CANinit+0x1a>
 8006678:	2301      	movs	r3, #1
 800667a:	425b      	negs	r3, r3
 800667c:	e01f      	b.n	80066be <CO_CANinit+0x5a>

    co->CANmodule->CANnormal = false;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	615a      	str	r2, [r3, #20]
    CO_CANsetConfigurationMode(CANptr);
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	0018      	movs	r0, r3
 800668a:	f000 ff19 	bl	80074c0 <CO_CANsetConfigurationMode>

    /* CANmodule */
    err = CO_CANmodule_init(co->CANmodule,
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6858      	ldr	r0, [r3, #4]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	689d      	ldr	r5, [r3, #8]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	2617      	movs	r6, #23
 800669c:	19bc      	adds	r4, r7, r6
 800669e:	68b9      	ldr	r1, [r7, #8]
 80066a0:	1dba      	adds	r2, r7, #6
 80066a2:	8812      	ldrh	r2, [r2, #0]
 80066a4:	9202      	str	r2, [sp, #8]
 80066a6:	2206      	movs	r2, #6
 80066a8:	9201      	str	r2, [sp, #4]
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	2307      	movs	r3, #7
 80066ae:	002a      	movs	r2, r5
 80066b0:	f000 ff2e 	bl	8007510 <CO_CANmodule_init>
 80066b4:	0003      	movs	r3, r0
 80066b6:	7023      	strb	r3, [r4, #0]
                            CO_GET_CO(CNT_ALL_RX_MSGS),
                            co->CANtx,
                            CO_GET_CO(CNT_ALL_TX_MSGS),
                            bitRate);

    return err;
 80066b8:	19bb      	adds	r3, r7, r6
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	b25b      	sxtb	r3, r3
}
 80066be:	0018      	movs	r0, r3
 80066c0:	46bd      	mov	sp, r7
 80066c2:	b007      	add	sp, #28
 80066c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080066c8 <CO_LSSinit>:
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
CO_ReturnError_t CO_LSSinit(CO_t *co,
                            CO_LSS_address_t *lssAddress,
                            uint8_t *pendingNodeID,
                            uint16_t *pendingBitRate)
{
 80066c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066ca:	46c6      	mov	lr, r8
 80066cc:	b500      	push	{lr}
 80066ce:	b08c      	sub	sp, #48	; 0x30
 80066d0:	af06      	add	r7, sp, #24
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
 80066d8:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t err;

    if (co == NULL || CO_GET_CNT(LSS_SLV) != 1) {
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d102      	bne.n	80066e6 <CO_LSSinit+0x1e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80066e0:	2301      	movs	r3, #1
 80066e2:	425b      	negs	r3, r3
 80066e4:	e024      	b.n	8006730 <CO_LSSinit+0x68>
    }

    /* LSSslave */
    err = CO_LSSslave_init(co->LSSslave,
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	4698      	mov	r8, r3
 80066f4:	2117      	movs	r1, #23
 80066f6:	187c      	adds	r4, r7, r1
 80066f8:	687e      	ldr	r6, [r7, #4]
 80066fa:	683d      	ldr	r5, [r7, #0]
 80066fc:	68b9      	ldr	r1, [r7, #8]
 80066fe:	4b0f      	ldr	r3, [pc, #60]	; (800673c <CO_LSSinit+0x74>)
 8006700:	469c      	mov	ip, r3
 8006702:	4663      	mov	r3, ip
 8006704:	9305      	str	r3, [sp, #20]
 8006706:	2305      	movs	r3, #5
 8006708:	469c      	mov	ip, r3
 800670a:	4663      	mov	r3, ip
 800670c:	9304      	str	r3, [sp, #16]
 800670e:	4643      	mov	r3, r8
 8006710:	9303      	str	r3, [sp, #12]
 8006712:	4b0b      	ldr	r3, [pc, #44]	; (8006740 <CO_LSSinit+0x78>)
 8006714:	9302      	str	r3, [sp, #8]
 8006716:	2306      	movs	r3, #6
 8006718:	9301      	str	r3, [sp, #4]
 800671a:	9200      	str	r2, [sp, #0]
 800671c:	0033      	movs	r3, r6
 800671e:	002a      	movs	r2, r5
 8006720:	f7ff fb5a 	bl	8005dd8 <CO_LSSslave_init>
 8006724:	0003      	movs	r3, r0
 8006726:	7023      	strb	r3, [r4, #0]
                           CO_CAN_ID_LSS_MST,
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_LSS_SLV),
                           CO_CAN_ID_LSS_SLV);

    return err;
 8006728:	2117      	movs	r1, #23
 800672a:	187b      	adds	r3, r7, r1
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	b25b      	sxtb	r3, r3
}
 8006730:	0018      	movs	r0, r3
 8006732:	46bd      	mov	sp, r7
 8006734:	b006      	add	sp, #24
 8006736:	bc80      	pop	{r7}
 8006738:	46b8      	mov	r8, r7
 800673a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800673c:	000007e4 	.word	0x000007e4
 8006740:	000007e5 	.word	0x000007e5

08006744 <CO_CANopenInit>:
                                uint16_t SDOserverTimeoutTime_ms,
                                uint16_t SDOclientTimeoutTime_ms,
                                bool_t SDOclientBlockTransfer,
                                uint8_t nodeId,
                                uint32_t *errInfo)
{
 8006744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006746:	46ce      	mov	lr, r9
 8006748:	4647      	mov	r7, r8
 800674a:	b580      	push	{r7, lr}
 800674c:	b091      	sub	sp, #68	; 0x44
 800674e:	af0a      	add	r7, sp, #40	; 0x28
 8006750:	60f8      	str	r0, [r7, #12]
 8006752:	60b9      	str	r1, [r7, #8]
 8006754:	607a      	str	r2, [r7, #4]
 8006756:	603b      	str	r3, [r7, #0]
    (void)SDOclientTimeoutTime_ms; (void)SDOclientBlockTransfer;
    CO_ReturnError_t err;

    if (co == NULL
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d102      	bne.n	8006764 <CO_CANopenInit+0x20>
        || (CO_GET_CNT(NMT) == 0 && NMT == NULL)
        || (CO_GET_CNT(EM) == 0 && em == NULL)
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800675e:	2301      	movs	r3, #1
 8006760:	425b      	negs	r3, r3
 8006762:	e180      	b.n	8006a66 <CO_CANopenInit+0x322>

    /* alternatives */
    if (CO_GET_CNT(NMT) == 0) {
        co->NMT = NMT;
    }
    if (em == NULL) {
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d102      	bne.n	8006770 <CO_CANopenInit+0x2c>
        em = co->em;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	607b      	str	r3, [r7, #4]
    }

    /* Verify CANopen Node-ID */
    co->nodeIdUnconfigured = false;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1 && nodeId == CO_LSS_NODE_ID_ASSIGNMENT) {
 8006776:	2350      	movs	r3, #80	; 0x50
 8006778:	18fb      	adds	r3, r7, r3
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	2bff      	cmp	r3, #255	; 0xff
 800677e:	d103      	bne.n	8006788 <CO_CANopenInit+0x44>
        co->nodeIdUnconfigured = true;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2201      	movs	r2, #1
 8006784:	601a      	str	r2, [r3, #0]
 8006786:	e00c      	b.n	80067a2 <CO_CANopenInit+0x5e>
    }
    else
#endif
    if (nodeId < 1 || nodeId > 127) {
 8006788:	2250      	movs	r2, #80	; 0x50
 800678a:	18bb      	adds	r3, r7, r2
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d004      	beq.n	800679c <CO_CANopenInit+0x58>
 8006792:	18bb      	adds	r3, r7, r2
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	b25b      	sxtb	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	da02      	bge.n	80067a2 <CO_CANopenInit+0x5e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800679c:	2301      	movs	r3, #1
 800679e:	425b      	negs	r3, r3
 80067a0:	e161      	b.n	8006a66 <CO_CANopenInit+0x322>
    }

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    if (CO_GET_CNT(LEDS) == 1) {
        err = CO_LEDs_init(co->LEDs);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a6:	2511      	movs	r5, #17
 80067a8:	197c      	adds	r4, r7, r5
 80067aa:	0018      	movs	r0, r3
 80067ac:	f7fe ffb4 	bl	8005718 <CO_LEDs_init>
 80067b0:	0003      	movs	r3, r0
 80067b2:	7023      	strb	r3, [r4, #0]
        if (err) return err;
 80067b4:	197b      	adds	r3, r7, r5
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	b25b      	sxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <CO_CANopenInit+0x82>
 80067be:	197b      	adds	r3, r7, r5
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	b25b      	sxtb	r3, r3
 80067c4:	e14f      	b.n	8006a66 <CO_CANopenInit+0x322>
    }
#endif

    /* CANopen Node ID is unconfigured, stop initialization here */
    if (co->nodeIdUnconfigured) {
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d002      	beq.n	80067d4 <CO_CANopenInit+0x90>
        return CO_ERROR_NODE_ID_UNCONFIGURED_LSS;
 80067ce:	2313      	movs	r3, #19
 80067d0:	425b      	negs	r3, r3
 80067d2:	e148      	b.n	8006a66 <CO_CANopenInit+0x322>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        err = CO_EM_init(co->em,
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	69d8      	ldr	r0, [r3, #28]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	685d      	ldr	r5, [r3, #4]
                         co->CANmodule,
                         OD_GET(H1001, OD_H1001_ERR_REG),
 80067dc:	4ba5      	ldr	r3, [pc, #660]	; (8006a74 <CO_CANopenInit+0x330>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	330c      	adds	r3, #12
 80067e4:	001e      	movs	r6, r3
        err = CO_EM_init(co->em,
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	469c      	mov	ip, r3
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
                         co->em_fifo,
                         (CO_GET_CNT(ARR_1003) + 1),
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
                         OD_GET(H1014, OD_H1014_COBID_EMERGENCY),
 80067ec:	4ba1      	ldr	r3, [pc, #644]	; (8006a74 <CO_CANopenInit+0x330>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 80067f2:	3384      	adds	r3, #132	; 0x84
 80067f4:	001a      	movs	r2, r3
  #if (CO_CONFIG_EM) & CO_CONFIG_EM_PROD_INHIBIT
                         OD_GET(H1015, OD_H1015_INHIBIT_TIME_EMCY),
  #endif
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
                         OD_GET(H1003, OD_H1003_PREDEF_ERR_FIELD),
 80067f6:	4b9f      	ldr	r3, [pc, #636]	; (8006a74 <CO_CANopenInit+0x330>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 80067fc:	3318      	adds	r3, #24
 80067fe:	2111      	movs	r1, #17
 8006800:	187c      	adds	r4, r7, r1
 8006802:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006804:	9105      	str	r1, [sp, #20]
 8006806:	2150      	movs	r1, #80	; 0x50
 8006808:	1879      	adds	r1, r7, r1
 800680a:	7809      	ldrb	r1, [r1, #0]
 800680c:	9104      	str	r1, [sp, #16]
 800680e:	9303      	str	r3, [sp, #12]
 8006810:	2301      	movs	r3, #1
 8006812:	9302      	str	r3, [sp, #8]
 8006814:	9201      	str	r2, [sp, #4]
 8006816:	2311      	movs	r3, #17
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	4663      	mov	r3, ip
 800681c:	0032      	movs	r2, r6
 800681e:	0029      	movs	r1, r5
 8006820:	f7fa f85c 	bl	80008dc <CO_EM_init>
 8006824:	0003      	movs	r3, r0
 8006826:	7023      	strb	r3, [r4, #0]
                         co->CANmodule,
                         CO_GET_CO(RX_IDX_EM_CONS),
 #endif
                         nodeId,
                         errInfo);
        if (err) return err;
 8006828:	2211      	movs	r2, #17
 800682a:	18bb      	adds	r3, r7, r2
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	b25b      	sxtb	r3, r3
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <CO_CANopenInit+0xf8>
 8006834:	18bb      	adds	r3, r7, r2
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	b25b      	sxtb	r3, r3
 800683a:	e114      	b.n	8006a66 <CO_CANopenInit+0x322>
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        err = CO_NMT_init(co->NMT,
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	691d      	ldr	r5, [r3, #16]
                          OD_GET(H1017, OD_H1017_PRODUCER_HB_TIME),
 8006840:	4b8c      	ldr	r3, [pc, #560]	; (8006a74 <CO_CANopenInit+0x330>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
        err = CO_NMT_init(co->NMT,
 8006846:	33a8      	adds	r3, #168	; 0xa8
 8006848:	001e      	movs	r6, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2150      	movs	r1, #80	; 0x50
 8006854:	1879      	adds	r1, r7, r1
 8006856:	7809      	ldrb	r1, [r1, #0]
 8006858:	b289      	uxth	r1, r1
 800685a:	24e0      	movs	r4, #224	; 0xe0
 800685c:	00e4      	lsls	r4, r4, #3
 800685e:	46a4      	mov	ip, r4
 8006860:	4461      	add	r1, ip
 8006862:	b289      	uxth	r1, r1
 8006864:	2011      	movs	r0, #17
 8006866:	183c      	adds	r4, r7, r0
 8006868:	2050      	movs	r0, #80	; 0x50
 800686a:	1838      	adds	r0, r7, r0
 800686c:	7800      	ldrb	r0, [r0, #0]
 800686e:	4680      	mov	r8, r0
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	4684      	mov	ip, r0
 8006874:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8006876:	9008      	str	r0, [sp, #32]
 8006878:	9107      	str	r1, [sp, #28]
 800687a:	2104      	movs	r1, #4
 800687c:	9106      	str	r1, [sp, #24]
 800687e:	9305      	str	r3, [sp, #20]
 8006880:	2300      	movs	r3, #0
 8006882:	9304      	str	r3, [sp, #16]
 8006884:	2300      	movs	r3, #0
 8006886:	9303      	str	r3, [sp, #12]
 8006888:	9202      	str	r2, [sp, #8]
 800688a:	2340      	movs	r3, #64	; 0x40
 800688c:	18fb      	adds	r3, r7, r3
 800688e:	881b      	ldrh	r3, [r3, #0]
 8006890:	9301      	str	r3, [sp, #4]
 8006892:	233c      	movs	r3, #60	; 0x3c
 8006894:	18fb      	adds	r3, r7, r3
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	4643      	mov	r3, r8
 800689c:	4662      	mov	r2, ip
 800689e:	0031      	movs	r1, r6
 80068a0:	0028      	movs	r0, r5
 80068a2:	f7fa ffa7 	bl	80017f4 <CO_NMT_init>
 80068a6:	0003      	movs	r3, r0
 80068a8:	7023      	strb	r3, [r4, #0]
 #endif
                          co->CANmodule,
                          CO_GET_CO(TX_IDX_HB_PROD),
                          CO_CAN_ID_HEARTBEAT + nodeId,
                          errInfo);
        if (err) return err;
 80068aa:	2211      	movs	r2, #17
 80068ac:	18bb      	adds	r3, r7, r2
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	b25b      	sxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d003      	beq.n	80068be <CO_CANopenInit+0x17a>
 80068b6:	18bb      	adds	r3, r7, r2
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	b25b      	sxtb	r3, r3
 80068bc:	e0d3      	b.n	8006a66 <CO_CANopenInit+0x322>
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        err = CO_HBconsumer_init(co->HBcons,
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6958      	ldr	r0, [r3, #20]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	699e      	ldr	r6, [r3, #24]
                                 em,
                                 co->HBconsMonitoredNodes,
                                 CO_GET_CNT(ARR_1016),
                                 OD_GET(H1016, OD_H1016_CONSUMER_HB_TIME),
 80068c6:	4b6b      	ldr	r3, [pc, #428]	; (8006a74 <CO_CANopenInit+0x330>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
        err = CO_HBconsumer_init(co->HBcons,
 80068cc:	339c      	adds	r3, #156	; 0x9c
 80068ce:	001a      	movs	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	2111      	movs	r1, #17
 80068d6:	187c      	adds	r4, r7, r1
 80068d8:	687d      	ldr	r5, [r7, #4]
 80068da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80068dc:	9103      	str	r1, [sp, #12]
 80068de:	2105      	movs	r1, #5
 80068e0:	9102      	str	r1, [sp, #8]
 80068e2:	9301      	str	r3, [sp, #4]
 80068e4:	9200      	str	r2, [sp, #0]
 80068e6:	2301      	movs	r3, #1
 80068e8:	0032      	movs	r2, r6
 80068ea:	0029      	movs	r1, r5
 80068ec:	f7fa fc02 	bl	80010f4 <CO_HBconsumer_init>
 80068f0:	0003      	movs	r3, r0
 80068f2:	7023      	strb	r3, [r4, #0]
                                 co->CANmodule,
                                 CO_GET_CO(RX_IDX_HB_CONS),
                                 errInfo);
        if (err) return err;
 80068f4:	2211      	movs	r2, #17
 80068f6:	18bb      	adds	r3, r7, r2
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	b25b      	sxtb	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d003      	beq.n	8006908 <CO_CANopenInit+0x1c4>
 8006900:	18bb      	adds	r3, r7, r2
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	b25b      	sxtb	r3, r3
 8006906:	e0ae      	b.n	8006a66 <CO_CANopenInit+0x322>
    }
#endif

    /* SDOserver */
    if (CO_GET_CNT(SDO_SRV) > 0) {
        OD_entry_t *SDOsrvPar = OD_GET(H1200, OD_H1200_SDO_SERVER_1_PARAM);
 8006908:	4b5a      	ldr	r3, [pc, #360]	; (8006a74 <CO_CANopenInit+0x330>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	33cc      	adds	r3, #204	; 0xcc
 8006910:	617b      	str	r3, [r7, #20]
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006912:	2312      	movs	r3, #18
 8006914:	18fb      	adds	r3, r7, r3
 8006916:	2200      	movs	r2, #0
 8006918:	801a      	strh	r2, [r3, #0]
 800691a:	e046      	b.n	80069aa <CO_CANopenInit+0x266>
            err = CO_SDOserver_init(&co->SDOserver[i],
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006920:	2012      	movs	r0, #18
 8006922:	183b      	adds	r3, r7, r0
 8006924:	2100      	movs	r1, #0
 8006926:	5e5b      	ldrsh	r3, [r3, r1]
 8006928:	21a8      	movs	r1, #168	; 0xa8
 800692a:	434b      	muls	r3, r1
 800692c:	4694      	mov	ip, r2
 800692e:	449c      	add	ip, r3
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	0013      	movs	r3, r2
 8006934:	330c      	adds	r3, #12
 8006936:	617b      	str	r3, [r7, #20]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6859      	ldr	r1, [r3, #4]
 800693c:	0004      	movs	r4, r0
 800693e:	183b      	adds	r3, r7, r0
 8006940:	881b      	ldrh	r3, [r3, #0]
 8006942:	3304      	adds	r3, #4
 8006944:	b298      	uxth	r0, r3
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	193c      	adds	r4, r7, r4
 800694c:	8824      	ldrh	r4, [r4, #0]
 800694e:	3403      	adds	r4, #3
 8006950:	b2a5      	uxth	r5, r4
 8006952:	2411      	movs	r4, #17
 8006954:	193c      	adds	r4, r7, r4
 8006956:	2650      	movs	r6, #80	; 0x50
 8006958:	19be      	adds	r6, r7, r6
 800695a:	7836      	ldrb	r6, [r6, #0]
 800695c:	46b1      	mov	r9, r6
 800695e:	683e      	ldr	r6, [r7, #0]
 8006960:	46b0      	mov	r8, r6
 8006962:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 8006964:	9605      	str	r6, [sp, #20]
 8006966:	9504      	str	r5, [sp, #16]
 8006968:	9303      	str	r3, [sp, #12]
 800696a:	9002      	str	r0, [sp, #8]
 800696c:	9101      	str	r1, [sp, #4]
 800696e:	2344      	movs	r3, #68	; 0x44
 8006970:	18fb      	adds	r3, r7, r3
 8006972:	881b      	ldrh	r3, [r3, #0]
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	464b      	mov	r3, r9
 8006978:	4641      	mov	r1, r8
 800697a:	4660      	mov	r0, ip
 800697c:	f7fc fffe 	bl	800397c <CO_SDOserver_init>
 8006980:	0003      	movs	r3, r0
 8006982:	7023      	strb	r3, [r4, #0]
                                    co->CANmodule,
                                    CO_GET_CO(RX_IDX_SDO_SRV) + i,
                                    co->CANmodule,
                                    CO_GET_CO(TX_IDX_SDO_SRV) + i,
                                    errInfo);
            if (err) return err;
 8006984:	2211      	movs	r2, #17
 8006986:	18bb      	adds	r3, r7, r2
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	b25b      	sxtb	r3, r3
 800698c:	2b00      	cmp	r3, #0
 800698e:	d003      	beq.n	8006998 <CO_CANopenInit+0x254>
 8006990:	18bb      	adds	r3, r7, r2
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	b25b      	sxtb	r3, r3
 8006996:	e066      	b.n	8006a66 <CO_CANopenInit+0x322>
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006998:	2112      	movs	r1, #18
 800699a:	187b      	adds	r3, r7, r1
 800699c:	2200      	movs	r2, #0
 800699e:	5e9b      	ldrsh	r3, [r3, r2]
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	3301      	adds	r3, #1
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	187b      	adds	r3, r7, r1
 80069a8:	801a      	strh	r2, [r3, #0]
 80069aa:	2312      	movs	r3, #18
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	2200      	movs	r2, #0
 80069b0:	5e9b      	ldrsh	r3, [r3, r2]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	ddb2      	ble.n	800691c <CO_CANopenInit+0x1d8>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        err = CO_TIME_init(co->TIME,
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6a98      	ldr	r0, [r3, #40]	; 0x28
                           OD_GET(H1012, OD_H1012_COBID_TIME),
 80069ba:	4b2e      	ldr	r3, [pc, #184]	; (8006a74 <CO_CANopenInit+0x330>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
        err = CO_TIME_init(co->TIME,
 80069c0:	3378      	adds	r3, #120	; 0x78
 80069c2:	0019      	movs	r1, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	2511      	movs	r5, #17
 80069ca:	197c      	adds	r4, r7, r5
 80069cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	2302      	movs	r3, #2
 80069d2:	f7fe fd97 	bl	8005504 <CO_TIME_init>
 80069d6:	0003      	movs	r3, r0
 80069d8:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_TIME),
#endif
                           errInfo);
        if (err) return err;
 80069da:	197b      	adds	r3, r7, r5
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	b25b      	sxtb	r3, r3
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d003      	beq.n	80069ec <CO_CANopenInit+0x2a8>
 80069e4:	197b      	adds	r3, r7, r5
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	b25b      	sxtb	r3, r3
 80069ea:	e03c      	b.n	8006a66 <CO_CANopenInit+0x322>
    }
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    if (CO_GET_CNT(SYNC) == 1) {
        err = CO_SYNC_init(co->SYNC,
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6ade      	ldr	r6, [r3, #44]	; 0x2c
                           em,
                           OD_GET(H1005, OD_H1005_COBID_SYNC),
 80069f0:	4b20      	ldr	r3, [pc, #128]	; (8006a74 <CO_CANopenInit+0x330>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80069f6:	2224      	movs	r2, #36	; 0x24
 80069f8:	4690      	mov	r8, r2
 80069fa:	4498      	add	r8, r3
                           OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 80069fc:	4b1d      	ldr	r3, [pc, #116]	; (8006a74 <CO_CANopenInit+0x330>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 8006a02:	2230      	movs	r2, #48	; 0x30
 8006a04:	4691      	mov	r9, r2
 8006a06:	4499      	add	r9, r3
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN),
 8006a08:	4b1a      	ldr	r3, [pc, #104]	; (8006a74 <CO_CANopenInit+0x330>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 8006a0e:	333c      	adds	r3, #60	; 0x3c
 8006a10:	001a      	movs	r2, r3
                           OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 8006a12:	4b18      	ldr	r3, [pc, #96]	; (8006a74 <CO_CANopenInit+0x330>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 8006a18:	33c0      	adds	r3, #192	; 0xc0
 8006a1a:	0019      	movs	r1, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6858      	ldr	r0, [r3, #4]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2411      	movs	r4, #17
 8006a26:	193c      	adds	r4, r7, r4
 8006a28:	687d      	ldr	r5, [r7, #4]
 8006a2a:	46ac      	mov	ip, r5
 8006a2c:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8006a2e:	9506      	str	r5, [sp, #24]
 8006a30:	2500      	movs	r5, #0
 8006a32:	9505      	str	r5, [sp, #20]
 8006a34:	9304      	str	r3, [sp, #16]
 8006a36:	2301      	movs	r3, #1
 8006a38:	9303      	str	r3, [sp, #12]
 8006a3a:	9002      	str	r0, [sp, #8]
 8006a3c:	9101      	str	r1, [sp, #4]
 8006a3e:	9200      	str	r2, [sp, #0]
 8006a40:	464b      	mov	r3, r9
 8006a42:	4642      	mov	r2, r8
 8006a44:	4661      	mov	r1, ip
 8006a46:	0030      	movs	r0, r6
 8006a48:	f7fe fa38 	bl	8004ebc <CO_SYNC_init>
 8006a4c:	0003      	movs	r3, r0
 8006a4e:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_SYNC),
#endif
                           errInfo);
        if (err) return err;
 8006a50:	2211      	movs	r2, #17
 8006a52:	18bb      	adds	r3, r7, r2
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	b25b      	sxtb	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <CO_CANopenInit+0x320>
 8006a5c:	18bb      	adds	r3, r7, r2
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	b25b      	sxtb	r3, r3
 8006a62:	e000      	b.n	8006a66 <CO_CANopenInit+0x322>
            if (err) return err;
        }
    }
#endif

    return CO_ERROR_NO;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	0018      	movs	r0, r3
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	b007      	add	sp, #28
 8006a6c:	bcc0      	pop	{r6, r7}
 8006a6e:	46b9      	mov	r9, r7
 8006a70:	46b0      	mov	r8, r6
 8006a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a74:	20000338 	.word	0x20000338

08006a78 <CO_CANopenInitPDO>:
CO_ReturnError_t CO_CANopenInitPDO(CO_t *co,
                                   CO_EM_t *em,
                                   OD_t *od,
                                   uint8_t nodeId,
                                   uint32_t *errInfo)
{
 8006a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a7a:	46ce      	mov	lr, r9
 8006a7c:	4647      	mov	r7, r8
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b093      	sub	sp, #76	; 0x4c
 8006a82:	af06      	add	r7, sp, #24
 8006a84:	60f8      	str	r0, [r7, #12]
 8006a86:	60b9      	str	r1, [r7, #8]
 8006a88:	607a      	str	r2, [r7, #4]
 8006a8a:	001a      	movs	r2, r3
 8006a8c:	1cfb      	adds	r3, r7, #3
 8006a8e:	701a      	strb	r2, [r3, #0]
    if (co == NULL) {
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d102      	bne.n	8006a9c <CO_CANopenInitPDO+0x24>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006a96:	2301      	movs	r3, #1
 8006a98:	425b      	negs	r3, r3
 8006a9a:	e102      	b.n	8006ca2 <CO_CANopenInitPDO+0x22a>
    }
    if (nodeId < 1 || nodeId > 127 || co->nodeIdUnconfigured) {
 8006a9c:	1cfb      	adds	r3, r7, #3
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d008      	beq.n	8006ab6 <CO_CANopenInitPDO+0x3e>
 8006aa4:	1cfb      	adds	r3, r7, #3
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	b25b      	sxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	db03      	blt.n	8006ab6 <CO_CANopenInitPDO+0x3e>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d009      	beq.n	8006aca <CO_CANopenInitPDO+0x52>
        return (co->nodeIdUnconfigured)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
               ? CO_ERROR_NODE_ID_UNCONFIGURED_LSS : CO_ERROR_ILLEGAL_ARGUMENT;
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d002      	beq.n	8006ac4 <CO_CANopenInitPDO+0x4c>
 8006abe:	2313      	movs	r3, #19
 8006ac0:	425b      	negs	r3, r3
 8006ac2:	e0ee      	b.n	8006ca2 <CO_CANopenInitPDO+0x22a>
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	425b      	negs	r3, r3
 8006ac8:	e0eb      	b.n	8006ca2 <CO_CANopenInitPDO+0x22a>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    if (CO_GET_CNT(RPDO) > 0) {
        OD_entry_t *RPDOcomm = OD_GET(H1400, OD_H1400_RXPDO_1_PARAM);
 8006aca:	4b79      	ldr	r3, [pc, #484]	; (8006cb0 <CO_CANopenInitPDO+0x238>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	33e4      	adds	r3, #228	; 0xe4
 8006ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
        OD_entry_t *RPDOmap = OD_GET(H1600, OD_H1600_RXPDO_1_MAPPING);
 8006ad4:	4b76      	ldr	r3, [pc, #472]	; (8006cb0 <CO_CANopenInitPDO+0x238>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	33f0      	adds	r3, #240	; 0xf0
 8006adc:	62bb      	str	r3, [r7, #40]	; 0x28
        for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006ade:	2326      	movs	r3, #38	; 0x26
 8006ae0:	18fb      	adds	r3, r7, r3
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	801a      	strh	r2, [r3, #0]
 8006ae6:	e05f      	b.n	8006ba8 <CO_CANopenInitPDO+0x130>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 8006ae8:	2024      	movs	r0, #36	; 0x24
 8006aea:	183b      	adds	r3, r7, r0
 8006aec:	2200      	movs	r2, #0
 8006aee:	801a      	strh	r2, [r3, #0]
            if (i < CO_RPDO_DEFAULT_CANID_COUNT) {
 8006af0:	2226      	movs	r2, #38	; 0x26
 8006af2:	18bb      	adds	r3, r7, r2
 8006af4:	2100      	movs	r1, #0
 8006af6:	5e5b      	ldrsh	r3, [r3, r1]
 8006af8:	2b03      	cmp	r3, #3
 8006afa:	dc0c      	bgt.n	8006b16 <CO_CANopenInitPDO+0x9e>
#if CO_RPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + i * 0x100) + nodeId;
 8006afc:	18bb      	adds	r3, r7, r2
 8006afe:	2200      	movs	r2, #0
 8006b00:	5e9b      	ldrsh	r3, [r3, r2]
 8006b02:	3302      	adds	r3, #2
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	021b      	lsls	r3, r3, #8
 8006b08:	b299      	uxth	r1, r3
 8006b0a:	1cfb      	adds	r3, r7, #3
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	183b      	adds	r3, r7, r0
 8006b12:	188a      	adds	r2, r1, r2
 8006b14:	801a      	strh	r2, [r3, #0]
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_RPDO_init(&co->RPDO[i],
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006b1a:	2026      	movs	r0, #38	; 0x26
 8006b1c:	183b      	adds	r3, r7, r0
 8006b1e:	2200      	movs	r2, #0
 8006b20:	5e9a      	ldrsh	r2, [r3, r2]
 8006b22:	0013      	movs	r3, r2
 8006b24:	00db      	lsls	r3, r3, #3
 8006b26:	189b      	adds	r3, r3, r2
 8006b28:	00da      	lsls	r2, r3, #3
 8006b2a:	189b      	adds	r3, r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	18ce      	adds	r6, r1, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b34:	4699      	mov	r9, r3
 8006b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b38:	001a      	movs	r2, r3
 8006b3a:	320c      	adds	r2, #12
 8006b3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b40:	0011      	movs	r1, r2
 8006b42:	310c      	adds	r1, #12
 8006b44:	62b9      	str	r1, [r7, #40]	; 0x28
 8006b46:	68f9      	ldr	r1, [r7, #12]
 8006b48:	6849      	ldr	r1, [r1, #4]
 8006b4a:	1838      	adds	r0, r7, r0
 8006b4c:	8800      	ldrh	r0, [r0, #0]
 8006b4e:	3003      	adds	r0, #3
 8006b50:	b280      	uxth	r0, r0
 8006b52:	2416      	movs	r4, #22
 8006b54:	193c      	adds	r4, r7, r4
 8006b56:	68bd      	ldr	r5, [r7, #8]
 8006b58:	46a8      	mov	r8, r5
 8006b5a:	687d      	ldr	r5, [r7, #4]
 8006b5c:	46ac      	mov	ip, r5
 8006b5e:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8006b60:	9505      	str	r5, [sp, #20]
 8006b62:	9004      	str	r0, [sp, #16]
 8006b64:	9103      	str	r1, [sp, #12]
 8006b66:	9202      	str	r2, [sp, #8]
 8006b68:	9301      	str	r3, [sp, #4]
 8006b6a:	2324      	movs	r3, #36	; 0x24
 8006b6c:	18fb      	adds	r3, r7, r3
 8006b6e:	881b      	ldrh	r3, [r3, #0]
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	464b      	mov	r3, r9
 8006b74:	4642      	mov	r2, r8
 8006b76:	4661      	mov	r1, ip
 8006b78:	0030      	movs	r0, r6
 8006b7a:	f7fb fe5f 	bl	800283c <CO_RPDO_init>
 8006b7e:	0003      	movs	r3, r0
 8006b80:	7023      	strb	r3, [r4, #0]
                               RPDOcomm++,
                               RPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(RX_IDX_RPDO) + i,
                               errInfo);
            if (err) return err;
 8006b82:	2216      	movs	r2, #22
 8006b84:	18bb      	adds	r3, r7, r2
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	b25b      	sxtb	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d003      	beq.n	8006b96 <CO_CANopenInitPDO+0x11e>
 8006b8e:	18bb      	adds	r3, r7, r2
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	b25b      	sxtb	r3, r3
 8006b94:	e085      	b.n	8006ca2 <CO_CANopenInitPDO+0x22a>
        for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006b96:	2126      	movs	r1, #38	; 0x26
 8006b98:	187b      	adds	r3, r7, r1
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	5e9b      	ldrsh	r3, [r3, r2]
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	187b      	adds	r3, r7, r1
 8006ba6:	801a      	strh	r2, [r3, #0]
 8006ba8:	2326      	movs	r3, #38	; 0x26
 8006baa:	18fb      	adds	r3, r7, r3
 8006bac:	2200      	movs	r2, #0
 8006bae:	5e9b      	ldrsh	r3, [r3, r2]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	dd99      	ble.n	8006ae8 <CO_CANopenInitPDO+0x70>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    if (CO_GET_CNT(TPDO) > 0) {
        OD_entry_t *TPDOcomm = OD_GET(H1800, OD_H1800_TXPDO_1_PARAM);
 8006bb4:	4b3e      	ldr	r3, [pc, #248]	; (8006cb0 <CO_CANopenInitPDO+0x238>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	33fc      	adds	r3, #252	; 0xfc
 8006bbc:	623b      	str	r3, [r7, #32]
        OD_entry_t *TPDOmap = OD_GET(H1A00, OD_H1A00_TXPDO_1_MAPPING);
 8006bbe:	4b3c      	ldr	r3, [pc, #240]	; (8006cb0 <CO_CANopenInitPDO+0x238>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	3309      	adds	r3, #9
 8006bc6:	33ff      	adds	r3, #255	; 0xff
 8006bc8:	61fb      	str	r3, [r7, #28]
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006bca:	231a      	movs	r3, #26
 8006bcc:	18fb      	adds	r3, r7, r3
 8006bce:	2200      	movs	r2, #0
 8006bd0:	801a      	strh	r2, [r3, #0]
 8006bd2:	e05f      	b.n	8006c94 <CO_CANopenInitPDO+0x21c>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 8006bd4:	2118      	movs	r1, #24
 8006bd6:	187b      	adds	r3, r7, r1
 8006bd8:	2200      	movs	r2, #0
 8006bda:	801a      	strh	r2, [r3, #0]
            if (i < CO_TPDO_DEFAULT_CANID_COUNT) {
 8006bdc:	221a      	movs	r2, #26
 8006bde:	18bb      	adds	r3, r7, r2
 8006be0:	2000      	movs	r0, #0
 8006be2:	5e1b      	ldrsh	r3, [r3, r0]
 8006be4:	2b03      	cmp	r3, #3
 8006be6:	dc0c      	bgt.n	8006c02 <CO_CANopenInitPDO+0x18a>
#if CO_TPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + i * 0x100) + nodeId;
 8006be8:	18bb      	adds	r3, r7, r2
 8006bea:	881b      	ldrh	r3, [r3, #0]
 8006bec:	021b      	lsls	r3, r3, #8
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	1cfb      	adds	r3, r7, #3
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	18d3      	adds	r3, r2, r3
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	187b      	adds	r3, r7, r1
 8006bfc:	3281      	adds	r2, #129	; 0x81
 8006bfe:	32ff      	adds	r2, #255	; 0xff
 8006c00:	801a      	strh	r2, [r3, #0]
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_TPDO_init(&co->TPDO[i],
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006c06:	201a      	movs	r0, #26
 8006c08:	183b      	adds	r3, r7, r0
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	5e9a      	ldrsh	r2, [r3, r2]
 8006c0e:	0013      	movs	r3, r2
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	189b      	adds	r3, r3, r2
 8006c14:	011b      	lsls	r3, r3, #4
 8006c16:	1a9b      	subs	r3, r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	18ce      	adds	r6, r1, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c20:	4699      	mov	r9, r3
 8006c22:	6a3b      	ldr	r3, [r7, #32]
 8006c24:	001a      	movs	r2, r3
 8006c26:	320c      	adds	r2, #12
 8006c28:	623a      	str	r2, [r7, #32]
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	0011      	movs	r1, r2
 8006c2e:	310c      	adds	r1, #12
 8006c30:	61f9      	str	r1, [r7, #28]
 8006c32:	68f9      	ldr	r1, [r7, #12]
 8006c34:	6849      	ldr	r1, [r1, #4]
 8006c36:	1838      	adds	r0, r7, r0
 8006c38:	8800      	ldrh	r0, [r0, #0]
 8006c3a:	3002      	adds	r0, #2
 8006c3c:	b280      	uxth	r0, r0
 8006c3e:	2417      	movs	r4, #23
 8006c40:	193c      	adds	r4, r7, r4
 8006c42:	68bd      	ldr	r5, [r7, #8]
 8006c44:	46a8      	mov	r8, r5
 8006c46:	687d      	ldr	r5, [r7, #4]
 8006c48:	46ac      	mov	ip, r5
 8006c4a:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8006c4c:	9505      	str	r5, [sp, #20]
 8006c4e:	9004      	str	r0, [sp, #16]
 8006c50:	9103      	str	r1, [sp, #12]
 8006c52:	9202      	str	r2, [sp, #8]
 8006c54:	9301      	str	r3, [sp, #4]
 8006c56:	2318      	movs	r3, #24
 8006c58:	18fb      	adds	r3, r7, r3
 8006c5a:	881b      	ldrh	r3, [r3, #0]
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	464b      	mov	r3, r9
 8006c60:	4642      	mov	r2, r8
 8006c62:	4661      	mov	r1, ip
 8006c64:	0030      	movs	r0, r6
 8006c66:	f7fc f875 	bl	8002d54 <CO_TPDO_init>
 8006c6a:	0003      	movs	r3, r0
 8006c6c:	7023      	strb	r3, [r4, #0]
                               TPDOcomm++,
                               TPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(TX_IDX_TPDO) + i,
                               errInfo);
            if (err) return err;
 8006c6e:	2217      	movs	r2, #23
 8006c70:	18bb      	adds	r3, r7, r2
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	b25b      	sxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d003      	beq.n	8006c82 <CO_CANopenInitPDO+0x20a>
 8006c7a:	18bb      	adds	r3, r7, r2
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	b25b      	sxtb	r3, r3
 8006c80:	e00f      	b.n	8006ca2 <CO_CANopenInitPDO+0x22a>
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006c82:	211a      	movs	r1, #26
 8006c84:	187b      	adds	r3, r7, r1
 8006c86:	2200      	movs	r2, #0
 8006c88:	5e9b      	ldrsh	r3, [r3, r2]
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	187b      	adds	r3, r7, r1
 8006c92:	801a      	strh	r2, [r3, #0]
 8006c94:	231a      	movs	r3, #26
 8006c96:	18fb      	adds	r3, r7, r3
 8006c98:	2200      	movs	r2, #0
 8006c9a:	5e9b      	ldrsh	r3, [r3, r2]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	dd99      	ble.n	8006bd4 <CO_CANopenInitPDO+0x15c>
        }
    }
#endif

    return CO_ERROR_NO;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	0018      	movs	r0, r3
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	b00d      	add	sp, #52	; 0x34
 8006ca8:	bcc0      	pop	{r6, r7}
 8006caa:	46b9      	mov	r9, r7
 8006cac:	46b0      	mov	r8, r6
 8006cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cb0:	20000338 	.word	0x20000338

08006cb4 <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(CO_t *co,
                              bool_t enableGateway,
                              uint32_t timeDifference_us,
                              uint32_t *timerNext_us)
{
 8006cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cb6:	46d6      	mov	lr, sl
 8006cb8:	464f      	mov	r7, r9
 8006cba:	4646      	mov	r6, r8
 8006cbc:	b5c0      	push	{r6, r7, lr}
 8006cbe:	b092      	sub	sp, #72	; 0x48
 8006cc0:	af08      	add	r7, sp, #32
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
 8006cc8:	603b      	str	r3, [r7, #0]
    (void) enableGateway; /* may be unused */
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8006cca:	2327      	movs	r3, #39	; 0x27
 8006ccc:	18fb      	adds	r3, r7, r3
 8006cce:	2200      	movs	r2, #0
 8006cd0:	701a      	strb	r2, [r3, #0]
    CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	f7ff faf0 	bl	80062bc <CO_NMT_getInternalState>
 8006cdc:	0003      	movs	r3, r0
 8006cde:	001a      	movs	r2, r3
 8006ce0:	2111      	movs	r1, #17
 8006ce2:	187b      	adds	r3, r7, r1
 8006ce4:	701a      	strb	r2, [r3, #0]
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006ce6:	000a      	movs	r2, r1
 8006ce8:	18bb      	adds	r3, r7, r2
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	b25b      	sxtb	r3, r3
                                    || NMTstate == CO_NMT_OPERATIONAL);
 8006cee:	2b7f      	cmp	r3, #127	; 0x7f
 8006cf0:	d004      	beq.n	8006cfc <CO_process+0x48>
 8006cf2:	18bb      	adds	r3, r7, r2
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	b25b      	sxtb	r3, r3
 8006cf8:	2b05      	cmp	r3, #5
 8006cfa:	d101      	bne.n	8006d00 <CO_process+0x4c>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e000      	b.n	8006d02 <CO_process+0x4e>
 8006d00:	2300      	movs	r3, #0
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006d02:	61bb      	str	r3, [r7, #24]

    /* CAN module */
    CO_CANmodule_process(co->CANmodule);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	0018      	movs	r0, r3
 8006d0a:	f000 fec9 	bl	8007aa0 <CO_CANmodule_process>

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1) {
        if (CO_LSSslave_process(co->LSSslave)) {
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d12:	0018      	movs	r0, r3
 8006d14:	f7ff f8f4 	bl	8005f00 <CO_LSSslave_process>
 8006d18:	1e03      	subs	r3, r0, #0
 8006d1a:	d003      	beq.n	8006d24 <CO_process+0x70>
            reset = CO_RESET_COMM;
 8006d1c:	2327      	movs	r3, #39	; 0x27
 8006d1e:	18fb      	adds	r3, r7, r3
 8006d20:	2201      	movs	r2, #1
 8006d22:	701a      	strb	r2, [r3, #0]
        }
    }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    bool_t unc = co->nodeIdUnconfigured;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	617b      	str	r3, [r7, #20]
    uint16_t CANerrorStatus = co->CANmodule->CANerrorStatus;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	2312      	movs	r3, #18
 8006d30:	18fb      	adds	r3, r7, r3
 8006d32:	8a52      	ldrh	r2, [r2, #18]
 8006d34:	801a      	strh	r2, [r3, #0]
    bool_t LSSslave_configuration = false;
 8006d36:	2300      	movs	r3, #0
 8006d38:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1
        && CO_LSSslave_getState(co->LSSslave) == CO_LSS_STATE_CONFIGURATION
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d3e:	0018      	movs	r0, r3
 8006d40:	f7ff facc 	bl	80062dc <CO_LSSslave_getState>
 8006d44:	0003      	movs	r3, r0
    if (CO_GET_CNT(LSS_SLV) == 1
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d101      	bne.n	8006d4e <CO_process+0x9a>
    ) {
        LSSslave_configuration = true;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	623b      	str	r3, [r7, #32]
 #ifndef CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS
  #define CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS 0
 #endif

    if (CO_GET_CNT(LEDS) == 1) {
        CO_LEDs_process(co->LEDs,
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d104      	bne.n	8006d62 <CO_process+0xae>
 8006d58:	2311      	movs	r3, #17
 8006d5a:	18fb      	adds	r3, r7, r3
 8006d5c:	2400      	movs	r4, #0
 8006d5e:	571c      	ldrsb	r4, [r3, r4]
 8006d60:	e000      	b.n	8006d64 <CO_process+0xb0>
 8006d62:	2400      	movs	r4, #0
            timeDifference_us,
            unc ? CO_NMT_INITIALIZING : NMTstate,
            LSSslave_configuration,
            (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0,
 8006d64:	2112      	movs	r1, #18
 8006d66:	187b      	adds	r3, r7, r1
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	2204      	movs	r2, #4
 8006d6c:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 8006d6e:	1e5a      	subs	r2, r3, #1
 8006d70:	4193      	sbcs	r3, r2
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	4698      	mov	r8, r3
            (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0,
 8006d76:	187b      	adds	r3, r7, r1
 8006d78:	881b      	ldrh	r3, [r3, #0]
 8006d7a:	4a53      	ldr	r2, [pc, #332]	; (8006ec8 <CO_process+0x214>)
 8006d7c:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 8006d7e:	1e5a      	subs	r2, r3, #1
 8006d80:	4193      	sbcs	r3, r2
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	4699      	mov	r9, r3
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d107      	bne.n	8006d9c <CO_process+0xe8>
            0, /* RPDO event timer timeout */
            unc ? false : CO_isError(co->em, CO_EM_SYNC_TIME_OUT),
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	2118      	movs	r1, #24
 8006d92:	0018      	movs	r0, r3
 8006d94:	f7ff fa50 	bl	8006238 <CO_isError>
 8006d98:	0005      	movs	r5, r0
 8006d9a:	e000      	b.n	8006d9e <CO_process+0xea>
        CO_LEDs_process(co->LEDs,
 8006d9c:	2500      	movs	r5, #0
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d111      	bne.n	8006dc8 <CO_process+0x114>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	211b      	movs	r1, #27
 8006daa:	0018      	movs	r0, r3
 8006dac:	f7ff fa44 	bl	8006238 <CO_isError>
 8006db0:	1e03      	subs	r3, r0, #0
 8006db2:	d107      	bne.n	8006dc4 <CO_process+0x110>
                        || CO_isError(co->em, CO_EM_HB_CONSUMER_REMOTE_RESET)),
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	211c      	movs	r1, #28
 8006dba:	0018      	movs	r0, r3
 8006dbc:	f7ff fa3c 	bl	8006238 <CO_isError>
 8006dc0:	1e03      	subs	r3, r0, #0
 8006dc2:	d001      	beq.n	8006dc8 <CO_process+0x114>
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e000      	b.n	8006dca <CO_process+0x116>
 8006dc8:	2300      	movs	r3, #0
        CO_LEDs_process(co->LEDs,
 8006dca:	469a      	mov	sl, r3
            CO_getErrorRegister(co->em) != 0,
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	69db      	ldr	r3, [r3, #28]
 8006dd0:	0018      	movs	r0, r3
 8006dd2:	f7ff fa5f 	bl	8006294 <CO_getErrorRegister>
 8006dd6:	0003      	movs	r3, r0
        CO_LEDs_process(co->LEDs,
 8006dd8:	1e5a      	subs	r2, r3, #1
 8006dda:	4193      	sbcs	r3, r2
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	0018      	movs	r0, r3
 8006de0:	6a3a      	ldr	r2, [r7, #32]
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	9307      	str	r3, [sp, #28]
 8006de8:	2300      	movs	r3, #0
 8006dea:	9306      	str	r3, [sp, #24]
 8006dec:	9005      	str	r0, [sp, #20]
 8006dee:	4653      	mov	r3, sl
 8006df0:	9304      	str	r3, [sp, #16]
 8006df2:	9503      	str	r5, [sp, #12]
 8006df4:	2300      	movs	r3, #0
 8006df6:	9302      	str	r3, [sp, #8]
 8006df8:	464b      	mov	r3, r9
 8006dfa:	9301      	str	r3, [sp, #4]
 8006dfc:	4643      	mov	r3, r8
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	0013      	movs	r3, r2
 8006e02:	0022      	movs	r2, r4
 8006e04:	0030      	movs	r0, r6
 8006e06:	f7fe fca3 	bl	8005750 <CO_LEDs_process>
            timerNext_us);
    }
#endif

    /* CANopen Node ID is unconfigured (LSS slave), stop processing here */
    if (co->nodeIdUnconfigured) {
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <CO_process+0x166>
        return reset;
 8006e12:	2327      	movs	r3, #39	; 0x27
 8006e14:	18fb      	adds	r3, r7, r3
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	e04d      	b.n	8006eb6 <CO_process+0x202>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        CO_EM_process(co->em,
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	69d8      	ldr	r0, [r3, #28]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	69b9      	ldr	r1, [r7, #24]
 8006e24:	f7f9 fe5a 	bl	8000adc <CO_EM_process>
                      timerNext_us);
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        reset = CO_NMT_process(co->NMT,
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6918      	ldr	r0, [r3, #16]
 8006e2c:	2327      	movs	r3, #39	; 0x27
 8006e2e:	18fc      	adds	r4, r7, r3
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	2511      	movs	r5, #17
 8006e36:	1979      	adds	r1, r7, r5
 8006e38:	f7fa fdf2 	bl	8001a20 <CO_NMT_process>
 8006e3c:	0003      	movs	r3, r0
 8006e3e:	7023      	strb	r3, [r4, #0]
                               &NMTstate,
                               timeDifference_us,
                               timerNext_us);
    }
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006e40:	197b      	adds	r3, r7, r5
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	b25b      	sxtb	r3, r3
                             || NMTstate == CO_NMT_OPERATIONAL);
 8006e46:	2b7f      	cmp	r3, #127	; 0x7f
 8006e48:	d004      	beq.n	8006e54 <CO_process+0x1a0>
 8006e4a:	197b      	adds	r3, r7, r5
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	b25b      	sxtb	r3, r3
 8006e50:	2b05      	cmp	r3, #5
 8006e52:	d101      	bne.n	8006e58 <CO_process+0x1a4>
 8006e54:	2301      	movs	r3, #1
 8006e56:	e000      	b.n	8006e5a <CO_process+0x1a6>
 8006e58:	2300      	movs	r3, #0
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006e5a:	61bb      	str	r3, [r7, #24]

    /* SDOserver */
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006e5c:	231f      	movs	r3, #31
 8006e5e:	18fb      	adds	r3, r7, r3
 8006e60:	2200      	movs	r2, #0
 8006e62:	701a      	strb	r2, [r3, #0]
 8006e64:	e011      	b.n	8006e8a <CO_process+0x1d6>
        CO_SDOserver_process(&co->SDOserver[i],
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e6a:	241f      	movs	r4, #31
 8006e6c:	193b      	adds	r3, r7, r4
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	21a8      	movs	r1, #168	; 0xa8
 8006e72:	434b      	muls	r3, r1
 8006e74:	18d0      	adds	r0, r2, r3
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	69b9      	ldr	r1, [r7, #24]
 8006e7c:	f7fd f8e0 	bl	8004040 <CO_SDOserver_process>
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006e80:	193b      	adds	r3, r7, r4
 8006e82:	781a      	ldrb	r2, [r3, #0]
 8006e84:	193b      	adds	r3, r7, r4
 8006e86:	3201      	adds	r2, #1
 8006e88:	701a      	strb	r2, [r3, #0]
 8006e8a:	231f      	movs	r3, #31
 8006e8c:	18fb      	adds	r3, r7, r3
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d0e8      	beq.n	8006e66 <CO_process+0x1b2>
                             timerNext_us);
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        CO_HBconsumer_process(co->HBcons,
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6958      	ldr	r0, [r3, #20]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	69b9      	ldr	r1, [r7, #24]
 8006e9e:	f7fa facb 	bl	8001438 <CO_HBconsumer_process>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        CO_TIME_process(co->TIME, NMTisPreOrOperational, timeDifference_us);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	69b9      	ldr	r1, [r7, #24]
 8006eaa:	0018      	movs	r0, r3
 8006eac:	f7fe fbbc 	bl	8005628 <CO_TIME_process>
                        timeDifference_us,
                        timerNext_us);
    }
#endif

    return reset;
 8006eb0:	2327      	movs	r3, #39	; 0x27
 8006eb2:	18fb      	adds	r3, r7, r3
 8006eb4:	781b      	ldrb	r3, [r3, #0]
}
 8006eb6:	0018      	movs	r0, r3
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	b00a      	add	sp, #40	; 0x28
 8006ebc:	bce0      	pop	{r5, r6, r7}
 8006ebe:	46ba      	mov	sl, r7
 8006ec0:	46b1      	mov	r9, r6
 8006ec2:	46a8      	mov	r8, r5
 8006ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ec6:	46c0      	nop			; (mov r8, r8)
 8006ec8:	00000303 	.word	0x00000303

08006ecc <CO_process_SYNC>:
/******************************************************************************/
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
bool_t CO_process_SYNC(CO_t *co,
                       uint32_t timeDifference_us,
                       uint32_t *timerNext_us)
{
 8006ecc:	b5b0      	push	{r4, r5, r7, lr}
 8006ece:	b088      	sub	sp, #32
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
    bool_t syncWas = false;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	61fb      	str	r3, [r7, #28]

    if (!co->nodeIdUnconfigured && CO_GET_CNT(SYNC) == 1) {
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d133      	bne.n	8006f4c <CO_process_SYNC+0x80>
        CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	251b      	movs	r5, #27
 8006eea:	197c      	adds	r4, r7, r5
 8006eec:	0018      	movs	r0, r3
 8006eee:	f7ff f9e5 	bl	80062bc <CO_NMT_getInternalState>
 8006ef2:	0003      	movs	r3, r0
 8006ef4:	7023      	strb	r3, [r4, #0]
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
                                        || NMTstate == CO_NMT_OPERATIONAL);
 8006ef6:	197b      	adds	r3, r7, r5
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	b25b      	sxtb	r3, r3
 8006efc:	2b7f      	cmp	r3, #127	; 0x7f
 8006efe:	d004      	beq.n	8006f0a <CO_process_SYNC+0x3e>
 8006f00:	197b      	adds	r3, r7, r5
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	b25b      	sxtb	r3, r3
 8006f06:	2b05      	cmp	r3, #5
 8006f08:	d101      	bne.n	8006f0e <CO_process_SYNC+0x42>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e000      	b.n	8006f10 <CO_process_SYNC+0x44>
 8006f0e:	2300      	movs	r3, #0
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006f10:	617b      	str	r3, [r7, #20]

        CO_SYNC_status_t sync_process = CO_SYNC_process(co->SYNC,
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006f16:	2513      	movs	r5, #19
 8006f18:	197c      	adds	r4, r7, r5
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	6979      	ldr	r1, [r7, #20]
 8006f20:	f7fe f922 	bl	8005168 <CO_SYNC_process>
 8006f24:	0003      	movs	r3, r0
 8006f26:	7023      	strb	r3, [r4, #0]
                                                        NMTisPreOrOperational,
                                                        timeDifference_us,
                                                        timerNext_us);

        switch (sync_process) {
 8006f28:	197b      	adds	r3, r7, r5
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d007      	beq.n	8006f40 <CO_process_SYNC+0x74>
 8006f30:	dc0f      	bgt.n	8006f52 <CO_process_SYNC+0x86>
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00c      	beq.n	8006f50 <CO_process_SYNC+0x84>
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d10b      	bne.n	8006f52 <CO_process_SYNC+0x86>
            case CO_SYNC_NONE:
                break;
            case CO_SYNC_RX_TX:
                syncWas = true;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	61fb      	str	r3, [r7, #28]
                break;
 8006f3e:	e008      	b.n	8006f52 <CO_process_SYNC+0x86>
            case CO_SYNC_PASSED_WINDOW:
                CO_CANclearPendingSyncPDOs(co->CANmodule);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	0018      	movs	r0, r3
 8006f46:	f000 fd3b 	bl	80079c0 <CO_CANclearPendingSyncPDOs>
                break;
 8006f4a:	e002      	b.n	8006f52 <CO_process_SYNC+0x86>
        }
    }
 8006f4c:	46c0      	nop			; (mov r8, r8)
 8006f4e:	e000      	b.n	8006f52 <CO_process_SYNC+0x86>
                break;
 8006f50:	46c0      	nop			; (mov r8, r8)

    return syncWas;
 8006f52:	69fb      	ldr	r3, [r7, #28]
}
 8006f54:	0018      	movs	r0, r3
 8006f56:	46bd      	mov	sp, r7
 8006f58:	b008      	add	sp, #32
 8006f5a:	bdb0      	pop	{r4, r5, r7, pc}

08006f5c <CO_process_RPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
void CO_process_RPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8006f5c:	b5b0      	push	{r4, r5, r7, lr}
 8006f5e:	b088      	sub	sp, #32
 8006f60:	af02      	add	r7, sp, #8
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
 8006f68:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d133      	bne.n	8006fda <CO_process_RPDO+0x7e>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	691b      	ldr	r3, [r3, #16]
 8006f76:	0018      	movs	r0, r3
 8006f78:	f7ff f9a0 	bl	80062bc <CO_NMT_getInternalState>
 8006f7c:	0003      	movs	r3, r0
 8006f7e:	3b05      	subs	r3, #5
 8006f80:	425a      	negs	r2, r3
 8006f82:	4153      	adcs	r3, r2
 8006f84:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 8006f86:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006f88:	2316      	movs	r3, #22
 8006f8a:	18fb      	adds	r3, r7, r3
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	801a      	strh	r2, [r3, #0]
 8006f90:	e01c      	b.n	8006fcc <CO_process_RPDO+0x70>
        CO_RPDO_process(&co->RPDO[i],
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f96:	2516      	movs	r5, #22
 8006f98:	197b      	adds	r3, r7, r5
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	5e9a      	ldrsh	r2, [r3, r2]
 8006f9e:	0013      	movs	r3, r2
 8006fa0:	00db      	lsls	r3, r3, #3
 8006fa2:	189b      	adds	r3, r3, r2
 8006fa4:	00da      	lsls	r2, r3, #3
 8006fa6:	189b      	adds	r3, r3, r2
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	18c8      	adds	r0, r1, r3
 8006fac:	693c      	ldr	r4, [r7, #16]
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	6879      	ldr	r1, [r7, #4]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	0023      	movs	r3, r4
 8006fb8:	f7fb fd74 	bl	8002aa4 <CO_RPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006fbc:	197b      	adds	r3, r7, r5
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	5e9b      	ldrsh	r3, [r3, r2]
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	197b      	adds	r3, r7, r5
 8006fca:	801a      	strh	r2, [r3, #0]
 8006fcc:	2316      	movs	r3, #22
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	5e9b      	ldrsh	r3, [r3, r2]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	dddc      	ble.n	8006f92 <CO_process_RPDO+0x36>
 8006fd8:	e000      	b.n	8006fdc <CO_process_RPDO+0x80>
        return;
 8006fda:	46c0      	nop			; (mov r8, r8)
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	b006      	add	sp, #24
 8006fe0:	bdb0      	pop	{r4, r5, r7, pc}

08006fe2 <CO_process_TPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
void CO_process_TPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8006fe2:	b5b0      	push	{r4, r5, r7, lr}
 8006fe4:	b088      	sub	sp, #32
 8006fe6:	af02      	add	r7, sp, #8
 8006fe8:	60f8      	str	r0, [r7, #12]
 8006fea:	60b9      	str	r1, [r7, #8]
 8006fec:	607a      	str	r2, [r7, #4]
 8006fee:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d133      	bne.n	8007060 <CO_process_TPDO+0x7e>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	0018      	movs	r0, r3
 8006ffe:	f7ff f95d 	bl	80062bc <CO_NMT_getInternalState>
 8007002:	0003      	movs	r3, r0
 8007004:	3b05      	subs	r3, #5
 8007006:	425a      	negs	r2, r3
 8007008:	4153      	adcs	r3, r2
 800700a:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 800700c:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 800700e:	2316      	movs	r3, #22
 8007010:	18fb      	adds	r3, r7, r3
 8007012:	2200      	movs	r2, #0
 8007014:	801a      	strh	r2, [r3, #0]
 8007016:	e01c      	b.n	8007052 <CO_process_TPDO+0x70>
        CO_TPDO_process(&co->TPDO[i],
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800701c:	2516      	movs	r5, #22
 800701e:	197b      	adds	r3, r7, r5
 8007020:	2200      	movs	r2, #0
 8007022:	5e9a      	ldrsh	r2, [r3, r2]
 8007024:	0013      	movs	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	189b      	adds	r3, r3, r2
 800702a:	011b      	lsls	r3, r3, #4
 800702c:	1a9b      	subs	r3, r3, r2
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	18c8      	adds	r0, r1, r3
 8007032:	693c      	ldr	r4, [r7, #16]
 8007034:	683a      	ldr	r2, [r7, #0]
 8007036:	6879      	ldr	r1, [r7, #4]
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	0023      	movs	r3, r4
 800703e:	f7fc f8b9 	bl	80031b4 <CO_TPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8007042:	197b      	adds	r3, r7, r5
 8007044:	2200      	movs	r2, #0
 8007046:	5e9b      	ldrsh	r3, [r3, r2]
 8007048:	b29b      	uxth	r3, r3
 800704a:	3301      	adds	r3, #1
 800704c:	b29a      	uxth	r2, r3
 800704e:	197b      	adds	r3, r7, r5
 8007050:	801a      	strh	r2, [r3, #0]
 8007052:	2316      	movs	r3, #22
 8007054:	18fb      	adds	r3, r7, r3
 8007056:	2200      	movs	r2, #0
 8007058:	5e9b      	ldrsh	r3, [r3, r2]
 800705a:	2b00      	cmp	r3, #0
 800705c:	dddc      	ble.n	8007018 <CO_process_TPDO+0x36>
 800705e:	e000      	b.n	8007062 <CO_process_TPDO+0x80>
        return;
 8007060:	46c0      	nop			; (mov r8, r8)
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8007062:	46bd      	mov	sp, r7
 8007064:	b006      	add	sp, #24
 8007066:	bdb0      	pop	{r4, r5, r7, pc}

08007068 <canopen_app_init>:
uint32_t time_old, time_current;
CO_ReturnError_t err;

/* This function will basically setup the CANopen node */
int
canopen_app_init(CANopenNodeSTM32* _canopenNodeSTM32) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]

    // Keep a copy global reference of canOpenSTM32 Object
    canopenNodeSTM32 = _canopenNodeSTM32;
 8007070:	4b15      	ldr	r3, [pc, #84]	; (80070c8 <canopen_app_init+0x60>)
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	601a      	str	r2, [r3, #0]
    uint8_t storageEntriesCount = sizeof(storageEntries) / sizeof(storageEntries[0]);
    uint32_t storageInitError = 0;
#endif

    /* Allocate memory */
    CO_config_t* config_ptr = NULL;
 8007076:	2300      	movs	r3, #0
 8007078:	60fb      	str	r3, [r7, #12]
    co_config.CNT_LSS_SLV = 1;
    config_ptr = &co_config;
#endif /* CO_MULTIPLE_OD */

    uint32_t heapMemoryUsed;
    CO = CO_new(config_ptr, &heapMemoryUsed);
 800707a:	2308      	movs	r3, #8
 800707c:	18fa      	adds	r2, r7, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	0011      	movs	r1, r2
 8007082:	0018      	movs	r0, r3
 8007084:	f7ff f939 	bl	80062fa <CO_new>
 8007088:	0002      	movs	r2, r0
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <canopen_app_init+0x64>)
 800708c:	601a      	str	r2, [r3, #0]
    if (CO == NULL) {
 800708e:	4b0f      	ldr	r3, [pc, #60]	; (80070cc <canopen_app_init+0x64>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d105      	bne.n	80070a2 <canopen_app_init+0x3a>
        log_printf("Error: Can't allocate memory\n");
 8007096:	4b0e      	ldr	r3, [pc, #56]	; (80070d0 <canopen_app_init+0x68>)
 8007098:	0018      	movs	r0, r3
 800709a:	f00a fc25 	bl	80118e8 <puts>
        return 1;
 800709e:	2301      	movs	r3, #1
 80070a0:	e00d      	b.n	80070be <canopen_app_init+0x56>
    } else {
        log_printf("Allocated %u bytes for CANopen objects\n", heapMemoryUsed);
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	4b0b      	ldr	r3, [pc, #44]	; (80070d4 <canopen_app_init+0x6c>)
 80070a6:	0011      	movs	r1, r2
 80070a8:	0018      	movs	r0, r3
 80070aa:	f00a fb91 	bl	80117d0 <iprintf>
    }

    canopenNodeSTM32->canOpenStack = CO;
 80070ae:	4b06      	ldr	r3, [pc, #24]	; (80070c8 <canopen_app_init+0x60>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a06      	ldr	r2, [pc, #24]	; (80070cc <canopen_app_init+0x64>)
 80070b4:	6812      	ldr	r2, [r2, #0]
 80070b6:	615a      	str	r2, [r3, #20]
        log_printf("Error: Storage %d\n", storageInitError);
        return 2;
    }
#endif

    canopen_app_resetCommunication();
 80070b8:	f000 f80e 	bl	80070d8 <canopen_app_resetCommunication>
    return 0;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	0018      	movs	r0, r3
 80070c0:	46bd      	mov	sp, r7
 80070c2:	b004      	add	sp, #16
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	46c0      	nop			; (mov r8, r8)
 80070c8:	2000552c 	.word	0x2000552c
 80070cc:	20000594 	.word	0x20000594
 80070d0:	08012338 	.word	0x08012338
 80070d4:	08012358 	.word	0x08012358

080070d8 <canopen_app_resetCommunication>:

int
canopen_app_resetCommunication() {
 80070d8:	b590      	push	{r4, r7, lr}
 80070da:	b08f      	sub	sp, #60	; 0x3c
 80070dc:	af08      	add	r7, sp, #32
    /* CANopen communication reset - initialize CANopen objects *******************/
    log_printf("CANopenNode - Reset communication...\n");
 80070de:	4b86      	ldr	r3, [pc, #536]	; (80072f8 <canopen_app_resetCommunication+0x220>)
 80070e0:	0018      	movs	r0, r3
 80070e2:	f00a fc01 	bl	80118e8 <puts>

    /* Wait rt_thread. */
    CO->CANmodule->CANnormal = false;
 80070e6:	4b85      	ldr	r3, [pc, #532]	; (80072fc <canopen_app_resetCommunication+0x224>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	615a      	str	r2, [r3, #20]

    /* Enter CAN configuration. */
    CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 80070f0:	4b83      	ldr	r3, [pc, #524]	; (8007300 <canopen_app_resetCommunication+0x228>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	0018      	movs	r0, r3
 80070f6:	f000 f9e3 	bl	80074c0 <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule);
 80070fa:	4b80      	ldr	r3, [pc, #512]	; (80072fc <canopen_app_resetCommunication+0x224>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	0018      	movs	r0, r3
 8007102:	f000 fac9 	bl	8007698 <CO_CANmodule_disable>

    /* initialize CANopen */
    err = CO_CANinit(CO, canopenNodeSTM32, 0); // Bitrate for STM32 microcontroller is being set in MXCube Settings
 8007106:	4b7d      	ldr	r3, [pc, #500]	; (80072fc <canopen_app_resetCommunication+0x224>)
 8007108:	6818      	ldr	r0, [r3, #0]
 800710a:	4b7d      	ldr	r3, [pc, #500]	; (8007300 <canopen_app_resetCommunication+0x228>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2200      	movs	r2, #0
 8007110:	0019      	movs	r1, r3
 8007112:	f7ff faa7 	bl	8006664 <CO_CANinit>
 8007116:	0003      	movs	r3, r0
 8007118:	001a      	movs	r2, r3
 800711a:	4b7a      	ldr	r3, [pc, #488]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 800711c:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 800711e:	4b79      	ldr	r3, [pc, #484]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	b25b      	sxtb	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <canopen_app_resetCommunication+0x66>
        log_printf("Error: CAN initialization failed: %d\n", err);
 8007128:	4b76      	ldr	r3, [pc, #472]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	b25b      	sxtb	r3, r3
 800712e:	001a      	movs	r2, r3
 8007130:	4b75      	ldr	r3, [pc, #468]	; (8007308 <canopen_app_resetCommunication+0x230>)
 8007132:	0011      	movs	r1, r2
 8007134:	0018      	movs	r0, r3
 8007136:	f00a fb4b 	bl	80117d0 <iprintf>
        return 1;
 800713a:	2301      	movs	r3, #1
 800713c:	e0d7      	b.n	80072ee <canopen_app_resetCommunication+0x216>
    }

    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 800713e:	4b73      	ldr	r3, [pc, #460]	; (800730c <canopen_app_resetCommunication+0x234>)
 8007140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007142:	2108      	movs	r1, #8
 8007144:	187b      	adds	r3, r7, r1
 8007146:	601a      	str	r2, [r3, #0]
                                                .productCode = OD_PERSIST_COMM.x1018_identity.productCode,
 8007148:	4b70      	ldr	r3, [pc, #448]	; (800730c <canopen_app_resetCommunication+0x234>)
 800714a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 800714c:	187b      	adds	r3, r7, r1
 800714e:	605a      	str	r2, [r3, #4]
                                                .revisionNumber = OD_PERSIST_COMM.x1018_identity.revisionNumber,
 8007150:	4b6e      	ldr	r3, [pc, #440]	; (800730c <canopen_app_resetCommunication+0x234>)
 8007152:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007154:	187b      	adds	r3, r7, r1
 8007156:	609a      	str	r2, [r3, #8]
                                                .serialNumber = OD_PERSIST_COMM.x1018_identity.serialNumber}};
 8007158:	4b6c      	ldr	r3, [pc, #432]	; (800730c <canopen_app_resetCommunication+0x234>)
 800715a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 800715c:	187b      	adds	r3, r7, r1
 800715e:	60da      	str	r2, [r3, #12]
    err = CO_LSSinit(CO, &lssAddress, &canopenNodeSTM32->desiredNodeID, &canopenNodeSTM32->baudrate);
 8007160:	4b66      	ldr	r3, [pc, #408]	; (80072fc <canopen_app_resetCommunication+0x224>)
 8007162:	6818      	ldr	r0, [r3, #0]
 8007164:	4b66      	ldr	r3, [pc, #408]	; (8007300 <canopen_app_resetCommunication+0x228>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	001a      	movs	r2, r3
 800716a:	4b65      	ldr	r3, [pc, #404]	; (8007300 <canopen_app_resetCommunication+0x228>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3302      	adds	r3, #2
 8007170:	1879      	adds	r1, r7, r1
 8007172:	f7ff faa9 	bl	80066c8 <CO_LSSinit>
 8007176:	0003      	movs	r3, r0
 8007178:	001a      	movs	r2, r3
 800717a:	4b62      	ldr	r3, [pc, #392]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 800717c:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 800717e:	4b61      	ldr	r3, [pc, #388]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	b25b      	sxtb	r3, r3
 8007184:	2b00      	cmp	r3, #0
 8007186:	d00a      	beq.n	800719e <canopen_app_resetCommunication+0xc6>
        log_printf("Error: LSS slave initialization failed: %d\n", err);
 8007188:	4b5e      	ldr	r3, [pc, #376]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	b25b      	sxtb	r3, r3
 800718e:	001a      	movs	r2, r3
 8007190:	4b5f      	ldr	r3, [pc, #380]	; (8007310 <canopen_app_resetCommunication+0x238>)
 8007192:	0011      	movs	r1, r2
 8007194:	0018      	movs	r0, r3
 8007196:	f00a fb1b 	bl	80117d0 <iprintf>
        return 2;
 800719a:	2302      	movs	r3, #2
 800719c:	e0a7      	b.n	80072ee <canopen_app_resetCommunication+0x216>
    }

    canopenNodeSTM32->activeNodeID = canopenNodeSTM32->desiredNodeID;
 800719e:	4b58      	ldr	r3, [pc, #352]	; (8007300 <canopen_app_resetCommunication+0x228>)
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	4b57      	ldr	r3, [pc, #348]	; (8007300 <canopen_app_resetCommunication+0x228>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	7812      	ldrb	r2, [r2, #0]
 80071a8:	705a      	strb	r2, [r3, #1]
    uint32_t errInfo = 0;
 80071aa:	2300      	movs	r3, #0
 80071ac:	607b      	str	r3, [r7, #4]

    err = CO_CANopenInit(CO,                   /* CANopen object */
 80071ae:	4b53      	ldr	r3, [pc, #332]	; (80072fc <canopen_app_resetCommunication+0x224>)
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	4b58      	ldr	r3, [pc, #352]	; (8007314 <canopen_app_resetCommunication+0x23c>)
 80071b4:	6819      	ldr	r1, [r3, #0]
                         NMT_CONTROL,          /* CO_NMT_control_t */
                         FIRST_HB_TIME,        /* firstHBTime_ms */
                         SDO_SRV_TIMEOUT_TIME, /* SDOserverTimeoutTime_ms */
                         SDO_CLI_TIMEOUT_TIME, /* SDOclientTimeoutTime_ms */
                         SDO_CLI_BLOCK,        /* SDOclientBlockTransfer */
                         canopenNodeSTM32->activeNodeID, &errInfo);
 80071b6:	4b52      	ldr	r3, [pc, #328]	; (8007300 <canopen_app_resetCommunication+0x228>)
 80071b8:	681b      	ldr	r3, [r3, #0]
    err = CO_CANopenInit(CO,                   /* CANopen object */
 80071ba:	785b      	ldrb	r3, [r3, #1]
 80071bc:	1d3a      	adds	r2, r7, #4
 80071be:	9207      	str	r2, [sp, #28]
 80071c0:	9306      	str	r3, [sp, #24]
 80071c2:	2300      	movs	r3, #0
 80071c4:	9305      	str	r3, [sp, #20]
 80071c6:	23fa      	movs	r3, #250	; 0xfa
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	9304      	str	r3, [sp, #16]
 80071cc:	23fa      	movs	r3, #250	; 0xfa
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	9303      	str	r3, [sp, #12]
 80071d2:	23fa      	movs	r3, #250	; 0xfa
 80071d4:	005b      	lsls	r3, r3, #1
 80071d6:	9302      	str	r3, [sp, #8]
 80071d8:	4b4f      	ldr	r3, [pc, #316]	; (8007318 <canopen_app_resetCommunication+0x240>)
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	2300      	movs	r3, #0
 80071de:	9300      	str	r3, [sp, #0]
 80071e0:	000b      	movs	r3, r1
 80071e2:	2200      	movs	r2, #0
 80071e4:	2100      	movs	r1, #0
 80071e6:	f7ff faad 	bl	8006744 <CO_CANopenInit>
 80071ea:	0003      	movs	r3, r0
 80071ec:	001a      	movs	r2, r3
 80071ee:	4b45      	ldr	r3, [pc, #276]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 80071f0:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 80071f2:	4b44      	ldr	r3, [pc, #272]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	b25b      	sxtb	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d01b      	beq.n	8007234 <canopen_app_resetCommunication+0x15c>
 80071fc:	4b41      	ldr	r3, [pc, #260]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	b25b      	sxtb	r3, r3
 8007202:	3313      	adds	r3, #19
 8007204:	d016      	beq.n	8007234 <canopen_app_resetCommunication+0x15c>
        if (err == CO_ERROR_OD_PARAMETERS) {
 8007206:	4b3f      	ldr	r3, [pc, #252]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	b25b      	sxtb	r3, r3
 800720c:	330c      	adds	r3, #12
 800720e:	d106      	bne.n	800721e <canopen_app_resetCommunication+0x146>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	4b42      	ldr	r3, [pc, #264]	; (800731c <canopen_app_resetCommunication+0x244>)
 8007214:	0011      	movs	r1, r2
 8007216:	0018      	movs	r0, r3
 8007218:	f00a fada 	bl	80117d0 <iprintf>
 800721c:	e008      	b.n	8007230 <canopen_app_resetCommunication+0x158>
        } else {
            log_printf("Error: CANopen initialization failed: %d\n", err);
 800721e:	4b39      	ldr	r3, [pc, #228]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	b25b      	sxtb	r3, r3
 8007224:	001a      	movs	r2, r3
 8007226:	4b3e      	ldr	r3, [pc, #248]	; (8007320 <canopen_app_resetCommunication+0x248>)
 8007228:	0011      	movs	r1, r2
 800722a:	0018      	movs	r0, r3
 800722c:	f00a fad0 	bl	80117d0 <iprintf>
        }
        return 3;
 8007230:	2303      	movs	r3, #3
 8007232:	e05c      	b.n	80072ee <canopen_app_resetCommunication+0x216>
    }

    err = CO_CANopenInitPDO(CO, CO->em, OD, canopenNodeSTM32->activeNodeID, &errInfo);
 8007234:	4b31      	ldr	r3, [pc, #196]	; (80072fc <canopen_app_resetCommunication+0x224>)
 8007236:	6818      	ldr	r0, [r3, #0]
 8007238:	4b30      	ldr	r3, [pc, #192]	; (80072fc <canopen_app_resetCommunication+0x224>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	69d9      	ldr	r1, [r3, #28]
 800723e:	4b35      	ldr	r3, [pc, #212]	; (8007314 <canopen_app_resetCommunication+0x23c>)
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	4b2f      	ldr	r3, [pc, #188]	; (8007300 <canopen_app_resetCommunication+0x228>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	785c      	ldrb	r4, [r3, #1]
 8007248:	1d3b      	adds	r3, r7, #4
 800724a:	9300      	str	r3, [sp, #0]
 800724c:	0023      	movs	r3, r4
 800724e:	f7ff fc13 	bl	8006a78 <CO_CANopenInitPDO>
 8007252:	0003      	movs	r3, r0
 8007254:	001a      	movs	r2, r3
 8007256:	4b2b      	ldr	r3, [pc, #172]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007258:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 800725a:	4b2a      	ldr	r3, [pc, #168]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	b25b      	sxtb	r3, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d01b      	beq.n	800729c <canopen_app_resetCommunication+0x1c4>
 8007264:	4b27      	ldr	r3, [pc, #156]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	b25b      	sxtb	r3, r3
 800726a:	3313      	adds	r3, #19
 800726c:	d016      	beq.n	800729c <canopen_app_resetCommunication+0x1c4>
        if (err == CO_ERROR_OD_PARAMETERS) {
 800726e:	4b25      	ldr	r3, [pc, #148]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	b25b      	sxtb	r3, r3
 8007274:	330c      	adds	r3, #12
 8007276:	d106      	bne.n	8007286 <canopen_app_resetCommunication+0x1ae>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	4b28      	ldr	r3, [pc, #160]	; (800731c <canopen_app_resetCommunication+0x244>)
 800727c:	0011      	movs	r1, r2
 800727e:	0018      	movs	r0, r3
 8007280:	f00a faa6 	bl	80117d0 <iprintf>
 8007284:	e008      	b.n	8007298 <canopen_app_resetCommunication+0x1c0>
        } else {
            log_printf("Error: PDO initialization failed: %d\n", err);
 8007286:	4b1f      	ldr	r3, [pc, #124]	; (8007304 <canopen_app_resetCommunication+0x22c>)
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	b25b      	sxtb	r3, r3
 800728c:	001a      	movs	r2, r3
 800728e:	4b25      	ldr	r3, [pc, #148]	; (8007324 <canopen_app_resetCommunication+0x24c>)
 8007290:	0011      	movs	r1, r2
 8007292:	0018      	movs	r0, r3
 8007294:	f00a fa9c 	bl	80117d0 <iprintf>
        }
        return 4;
 8007298:	2304      	movs	r3, #4
 800729a:	e028      	b.n	80072ee <canopen_app_resetCommunication+0x216>
    }

    /* Configure Timer interrupt function for execution every 1 millisecond */
    HAL_TIM_Base_Start_IT(canopenNodeSTM32->timerHandle); //1ms interrupt
 800729c:	4b18      	ldr	r3, [pc, #96]	; (8007300 <canopen_app_resetCommunication+0x228>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	0018      	movs	r0, r3
 80072a4:	f005 fbc8 	bl	800ca38 <HAL_TIM_Base_Start_IT>

    /* Configure CAN transmit and receive interrupt */

    /* Configure CANopen callbacks, etc */
    if (!CO->nodeIdUnconfigured) {
 80072a8:	4b14      	ldr	r3, [pc, #80]	; (80072fc <canopen_app_resetCommunication+0x224>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <canopen_app_resetCommunication+0x1e2>
        if (storageInitError != 0) {
            CO_errorReport(CO->em, CO_EM_NON_VOLATILE_MEMORY, CO_EMC_HARDWARE, storageInitError);
        }
#endif
    } else {
        log_printf("CANopenNode - Node-id not initialized\n");
 80072b2:	4b1d      	ldr	r3, [pc, #116]	; (8007328 <canopen_app_resetCommunication+0x250>)
 80072b4:	0018      	movs	r0, r3
 80072b6:	f00a fb17 	bl	80118e8 <puts>
    }

    /* start CAN */
    CO_CANsetNormalMode(CO->CANmodule);
 80072ba:	4b10      	ldr	r3, [pc, #64]	; (80072fc <canopen_app_resetCommunication+0x224>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	0018      	movs	r0, r3
 80072c2:	f000 f90d 	bl	80074e0 <CO_CANsetNormalMode>

    log_printf("CANopenNode - Running...\n");
 80072c6:	4b19      	ldr	r3, [pc, #100]	; (800732c <canopen_app_resetCommunication+0x254>)
 80072c8:	0018      	movs	r0, r3
 80072ca:	f00a fb0d 	bl	80118e8 <puts>
    fflush(stdout);
 80072ce:	4b18      	ldr	r3, [pc, #96]	; (8007330 <canopen_app_resetCommunication+0x258>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	0018      	movs	r0, r3
 80072d6:	f00a f83f 	bl	8011358 <fflush>
    time_old = time_current = HAL_GetTick();
 80072da:	f002 ffdf 	bl	800a29c <HAL_GetTick>
 80072de:	0002      	movs	r2, r0
 80072e0:	4b14      	ldr	r3, [pc, #80]	; (8007334 <canopen_app_resetCommunication+0x25c>)
 80072e2:	601a      	str	r2, [r3, #0]
 80072e4:	4b13      	ldr	r3, [pc, #76]	; (8007334 <canopen_app_resetCommunication+0x25c>)
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	4b13      	ldr	r3, [pc, #76]	; (8007338 <canopen_app_resetCommunication+0x260>)
 80072ea:	601a      	str	r2, [r3, #0]
    return 0;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	0018      	movs	r0, r3
 80072f0:	46bd      	mov	sp, r7
 80072f2:	b007      	add	sp, #28
 80072f4:	bd90      	pop	{r4, r7, pc}
 80072f6:	46c0      	nop			; (mov r8, r8)
 80072f8:	08012380 	.word	0x08012380
 80072fc:	20000594 	.word	0x20000594
 8007300:	2000552c 	.word	0x2000552c
 8007304:	200055b8 	.word	0x200055b8
 8007308:	080123a8 	.word	0x080123a8
 800730c:	20000000 	.word	0x20000000
 8007310:	080123d0 	.word	0x080123d0
 8007314:	20000338 	.word	0x20000338
 8007318:	00002011 	.word	0x00002011
 800731c:	080123fc 	.word	0x080123fc
 8007320:	08012424 	.word	0x08012424
 8007324:	08012450 	.word	0x08012450
 8007328:	08012478 	.word	0x08012478
 800732c:	080124a0 	.word	0x080124a0
 8007330:	2000048c 	.word	0x2000048c
 8007334:	200055bc 	.word	0x200055bc
 8007338:	20005524 	.word	0x20005524

0800733c <canopen_app_process>:

void
canopen_app_process() {
 800733c:	b590      	push	{r4, r7, lr}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
    /* loop for normal program execution ******************************************/
    /* get time difference since last function call */
    time_current = HAL_GetTick();
 8007342:	f002 ffab 	bl	800a29c <HAL_GetTick>
 8007346:	0002      	movs	r2, r0
 8007348:	4b34      	ldr	r3, [pc, #208]	; (800741c <canopen_app_process+0xe0>)
 800734a:	601a      	str	r2, [r3, #0]

    if ((time_current - time_old) > 0) { // Make sure more than 1ms elapsed
 800734c:	4b33      	ldr	r3, [pc, #204]	; (800741c <canopen_app_process+0xe0>)
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	4b33      	ldr	r3, [pc, #204]	; (8007420 <canopen_app_process+0xe4>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	429a      	cmp	r2, r3
 8007356:	d05c      	beq.n	8007412 <canopen_app_process+0xd6>
        /* CANopen process */
        CO_NMT_reset_cmd_t reset_status;
        uint32_t timeDifference_us = (time_current - time_old) * 1000;
 8007358:	4b30      	ldr	r3, [pc, #192]	; (800741c <canopen_app_process+0xe0>)
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	4b30      	ldr	r3, [pc, #192]	; (8007420 <canopen_app_process+0xe4>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	1ad2      	subs	r2, r2, r3
 8007362:	0013      	movs	r3, r2
 8007364:	015b      	lsls	r3, r3, #5
 8007366:	1a9b      	subs	r3, r3, r2
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	189b      	adds	r3, r3, r2
 800736c:	00db      	lsls	r3, r3, #3
 800736e:	607b      	str	r3, [r7, #4]
        time_old = time_current;
 8007370:	4b2a      	ldr	r3, [pc, #168]	; (800741c <canopen_app_process+0xe0>)
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	4b2a      	ldr	r3, [pc, #168]	; (8007420 <canopen_app_process+0xe4>)
 8007376:	601a      	str	r2, [r3, #0]
        reset_status = CO_process(CO, false, timeDifference_us, NULL);
 8007378:	4b2a      	ldr	r3, [pc, #168]	; (8007424 <canopen_app_process+0xe8>)
 800737a:	6818      	ldr	r0, [r3, #0]
 800737c:	1cfc      	adds	r4, r7, #3
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	2300      	movs	r3, #0
 8007382:	2100      	movs	r1, #0
 8007384:	f7ff fc96 	bl	8006cb4 <CO_process>
 8007388:	0003      	movs	r3, r0
 800738a:	7023      	strb	r3, [r4, #0]
        canopenNodeSTM32->outStatusLEDRed = CO_LED_RED(CO->LEDs, CO_LED_CANopen);
 800738c:	4b25      	ldr	r3, [pc, #148]	; (8007424 <canopen_app_process+0xe8>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007392:	7a5a      	ldrb	r2, [r3, #9]
 8007394:	4b24      	ldr	r3, [pc, #144]	; (8007428 <canopen_app_process+0xec>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	09d2      	lsrs	r2, r2, #7
 800739a:	b2d2      	uxtb	r2, r2
 800739c:	745a      	strb	r2, [r3, #17]
        canopenNodeSTM32->outStatusLEDGreen = CO_LED_GREEN(CO->LEDs, CO_LED_CANopen);
 800739e:	4b21      	ldr	r3, [pc, #132]	; (8007424 <canopen_app_process+0xe8>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a4:	7a9a      	ldrb	r2, [r3, #10]
 80073a6:	4b20      	ldr	r3, [pc, #128]	; (8007428 <canopen_app_process+0xec>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	09d2      	lsrs	r2, r2, #7
 80073ac:	b2d2      	uxtb	r2, r2
 80073ae:	741a      	strb	r2, [r3, #16]

        if (reset_status == CO_RESET_COMM) {
 80073b0:	1cfb      	adds	r3, r7, #3
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d122      	bne.n	80073fe <canopen_app_process+0xc2>
            /* delete objects from memory */
        	HAL_TIM_Base_Stop_IT(canopenNodeSTM32->timerHandle);
 80073b8:	4b1b      	ldr	r3, [pc, #108]	; (8007428 <canopen_app_process+0xec>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	0018      	movs	r0, r3
 80073c0:	f005 fb9c 	bl	800cafc <HAL_TIM_Base_Stop_IT>
            CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 80073c4:	4b18      	ldr	r3, [pc, #96]	; (8007428 <canopen_app_process+0xec>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	0018      	movs	r0, r3
 80073ca:	f000 f879 	bl	80074c0 <CO_CANsetConfigurationMode>
            CO_delete(CO);
 80073ce:	4b15      	ldr	r3, [pc, #84]	; (8007424 <canopen_app_process+0xe8>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	0018      	movs	r0, r3
 80073d4:	f7ff f8e6 	bl	80065a4 <CO_delete>
            log_printf("CANopenNode Reset Communication request\n");
 80073d8:	4b14      	ldr	r3, [pc, #80]	; (800742c <canopen_app_process+0xf0>)
 80073da:	0018      	movs	r0, r3
 80073dc:	f00a fa84 	bl	80118e8 <puts>
            canopen_app_init(canopenNodeSTM32); // Reset Communication routine
 80073e0:	4b11      	ldr	r3, [pc, #68]	; (8007428 <canopen_app_process+0xec>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	0018      	movs	r0, r3
 80073e6:	f7ff fe3f 	bl	8007068 <canopen_app_init>
            CO_NMT_initCallbackChanged(canopenNodeSTM32->canOpenStack->NMT, nmtStateChangedCallback);
 80073ea:	4b0f      	ldr	r3, [pc, #60]	; (8007428 <canopen_app_process+0xec>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	691b      	ldr	r3, [r3, #16]
 80073f2:	4a0f      	ldr	r2, [pc, #60]	; (8007430 <canopen_app_process+0xf4>)
 80073f4:	0011      	movs	r1, r2
 80073f6:	0018      	movs	r0, r3
 80073f8:	f7fa faf8 	bl	80019ec <CO_NMT_initCallbackChanged>
        } else if (reset_status == CO_RESET_APP) {
            log_printf("CANopenNode Device Reset\n");
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
        }
    }
}
 80073fc:	e009      	b.n	8007412 <canopen_app_process+0xd6>
        } else if (reset_status == CO_RESET_APP) {
 80073fe:	1cfb      	adds	r3, r7, #3
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d105      	bne.n	8007412 <canopen_app_process+0xd6>
            log_printf("CANopenNode Device Reset\n");
 8007406:	4b0b      	ldr	r3, [pc, #44]	; (8007434 <canopen_app_process+0xf8>)
 8007408:	0018      	movs	r0, r3
 800740a:	f00a fa6d 	bl	80118e8 <puts>
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
 800740e:	f003 f824 	bl	800a45a <HAL_NVIC_SystemReset>
}
 8007412:	46c0      	nop			; (mov r8, r8)
 8007414:	46bd      	mov	sp, r7
 8007416:	b003      	add	sp, #12
 8007418:	bd90      	pop	{r4, r7, pc}
 800741a:	46c0      	nop			; (mov r8, r8)
 800741c:	200055bc 	.word	0x200055bc
 8007420:	20005524 	.word	0x20005524
 8007424:	20000594 	.word	0x20000594
 8007428:	2000552c 	.word	0x2000552c
 800742c:	080124bc 	.word	0x080124bc
 8007430:	080083f1 	.word	0x080083f1
 8007434:	080124e4 	.word	0x080124e4

08007438 <canopen_app_interrupt>:

/* Thread function executes in constant intervals, this function can be called from FreeRTOS tasks or Timers ********/
void
canopen_app_interrupt(void) {
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
    CO_LOCK_OD(CO->CANmodule);
 800743e:	4b1f      	ldr	r3, [pc, #124]	; (80074bc <canopen_app_interrupt+0x84>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007444:	f3ef 8210 	mrs	r2, PRIMASK
 8007448:	607a      	str	r2, [r7, #4]
  return(result);
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 800744e:	b672      	cpsid	i
}
 8007450:	46c0      	nop			; (mov r8, r8)
    if (!CO->nodeIdUnconfigured && CO->CANmodule->CANnormal) {
 8007452:	4b1a      	ldr	r3, [pc, #104]	; (80074bc <canopen_app_interrupt+0x84>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d121      	bne.n	80074a0 <canopen_app_interrupt+0x68>
 800745c:	4b17      	ldr	r3, [pc, #92]	; (80074bc <canopen_app_interrupt+0x84>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d01b      	beq.n	80074a0 <canopen_app_interrupt+0x68>
        bool_t syncWas = false;
 8007468:	2300      	movs	r3, #0
 800746a:	60fb      	str	r3, [r7, #12]
        /* get time difference since last function call */
        uint32_t timeDifference_us = 1000; // 1ms second
 800746c:	23fa      	movs	r3, #250	; 0xfa
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	60bb      	str	r3, [r7, #8]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        syncWas = CO_process_SYNC(CO, timeDifference_us, NULL);
 8007472:	4b12      	ldr	r3, [pc, #72]	; (80074bc <canopen_app_interrupt+0x84>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68b9      	ldr	r1, [r7, #8]
 8007478:	2200      	movs	r2, #0
 800747a:	0018      	movs	r0, r3
 800747c:	f7ff fd26 	bl	8006ecc <CO_process_SYNC>
 8007480:	0003      	movs	r3, r0
 8007482:	60fb      	str	r3, [r7, #12]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        CO_process_RPDO(CO, syncWas, timeDifference_us, NULL);
 8007484:	4b0d      	ldr	r3, [pc, #52]	; (80074bc <canopen_app_interrupt+0x84>)
 8007486:	6818      	ldr	r0, [r3, #0]
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	68f9      	ldr	r1, [r7, #12]
 800748c:	2300      	movs	r3, #0
 800748e:	f7ff fd65 	bl	8006f5c <CO_process_RPDO>
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        CO_process_TPDO(CO, syncWas, timeDifference_us, NULL);
 8007492:	4b0a      	ldr	r3, [pc, #40]	; (80074bc <canopen_app_interrupt+0x84>)
 8007494:	6818      	ldr	r0, [r3, #0]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	68f9      	ldr	r1, [r7, #12]
 800749a:	2300      	movs	r3, #0
 800749c:	f7ff fda1 	bl	8006fe2 <CO_process_TPDO>
#endif

        /* Further I/O or nonblocking application code may go here. */
    }
    CO_UNLOCK_OD(CO->CANmodule);
 80074a0:	4b06      	ldr	r3, [pc, #24]	; (80074bc <canopen_app_interrupt+0x84>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074a8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	f383 8810 	msr	PRIMASK, r3
}
 80074b0:	46c0      	nop			; (mov r8, r8)
}
 80074b2:	46c0      	nop			; (mov r8, r8)
 80074b4:	46bd      	mov	sp, r7
 80074b6:	b004      	add	sp, #16
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	46c0      	nop			; (mov r8, r8)
 80074bc:	20000594 	.word	0x20000594

080074c0 <CO_CANsetConfigurationMode>:
#define CANID_MASK 0x07FF /*!< CAN standard ID mask */
#define FLAG_RTR   0x8000 /*!< RTR flag, part of identifier */

/******************************************************************************/
void
CO_CANsetConfigurationMode(void* CANptr) {
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
    /* Put CAN module in configuration mode */
    if (CANptr != NULL) {
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d004      	beq.n	80074d8 <CO_CANsetConfigurationMode+0x18>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	0018      	movs	r0, r3
 80074d4:	f003 f9df 	bl	800a896 <HAL_FDCAN_Stop>
#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
#endif
    }
}
 80074d8:	46c0      	nop			; (mov r8, r8)
 80074da:	46bd      	mov	sp, r7
 80074dc:	b002      	add	sp, #8
 80074de:	bd80      	pop	{r7, pc}

080074e0 <CO_CANsetNormalMode>:

/******************************************************************************/
void
CO_CANsetNormalMode(CO_CANmodule_t* CANmodule) {
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
    /* Put CAN module in normal mode */
    if (CANmodule->CANptr != NULL) {
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00a      	beq.n	8007506 <CO_CANsetNormalMode+0x26>
#ifdef CO_STM32_FDCAN_Driver
        if (HAL_FDCAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	0018      	movs	r0, r3
 80074f8:	f003 f9a7 	bl	800a84a <HAL_FDCAN_Start>
 80074fc:	1e03      	subs	r3, r0, #0
 80074fe:	d102      	bne.n	8007506 <CO_CANsetNormalMode+0x26>
#else
        if (HAL_CAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
#endif
        {
            CANmodule->CANnormal = true;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	615a      	str	r2, [r3, #20]
        }
    }
}
 8007506:	46c0      	nop			; (mov r8, r8)
 8007508:	46bd      	mov	sp, r7
 800750a:	b002      	add	sp, #8
 800750c:	bd80      	pop	{r7, pc}
	...

08007510 <CO_CANmodule_init>:

/******************************************************************************/
CO_ReturnError_t
CO_CANmodule_init(CO_CANmodule_t* CANmodule, void* CANptr, CO_CANrx_t rxArray[], uint16_t rxSize, CO_CANtx_t txArray[],
                  uint16_t txSize, uint16_t CANbitRate) {
 8007510:	b580      	push	{r7, lr}
 8007512:	b088      	sub	sp, #32
 8007514:	af02      	add	r7, sp, #8
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	607a      	str	r2, [r7, #4]
 800751c:	001a      	movs	r2, r3
 800751e:	1cbb      	adds	r3, r7, #2
 8007520:	801a      	strh	r2, [r3, #0]

    /* verify arguments */
    if (CANmodule == NULL || rxArray == NULL || txArray == NULL) {
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d005      	beq.n	8007534 <CO_CANmodule_init+0x24>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d002      	beq.n	8007534 <CO_CANmodule_init+0x24>
 800752e:	6a3b      	ldr	r3, [r7, #32]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d102      	bne.n	800753a <CO_CANmodule_init+0x2a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007534:	2301      	movs	r3, #1
 8007536:	425b      	negs	r3, r3
 8007538:	e0a5      	b.n	8007686 <CO_CANmodule_init+0x176>
    }

    /* Hold CANModule variable */
    CANmodule->CANptr = CANptr;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	68ba      	ldr	r2, [r7, #8]
 800753e:	601a      	str	r2, [r3, #0]

    /* Keep a local copy of CANModule */
    CANModule_local = CANmodule;
 8007540:	4b53      	ldr	r3, [pc, #332]	; (8007690 <CO_CANmodule_init+0x180>)
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	601a      	str	r2, [r3, #0]

    /* Configure object variables */
    CANmodule->rxArray = rxArray;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	605a      	str	r2, [r3, #4]
    CANmodule->rxSize = rxSize;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	1cba      	adds	r2, r7, #2
 8007550:	8812      	ldrh	r2, [r2, #0]
 8007552:	811a      	strh	r2, [r3, #8]
    CANmodule->txArray = txArray;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6a3a      	ldr	r2, [r7, #32]
 8007558:	60da      	str	r2, [r3, #12]
    CANmodule->txSize = txSize;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2224      	movs	r2, #36	; 0x24
 800755e:	18ba      	adds	r2, r7, r2
 8007560:	8812      	ldrh	r2, [r2, #0]
 8007562:	821a      	strh	r2, [r3, #16]
    CANmodule->CANerrorStatus = 0;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	825a      	strh	r2, [r3, #18]
    CANmodule->CANnormal = false;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	615a      	str	r2, [r3, #20]
    CANmodule->useCANrxFilters = false; /* Do not use HW filters */
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2200      	movs	r2, #0
 8007574:	619a      	str	r2, [r3, #24]
    CANmodule->bufferInhibitFlag = false;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	61da      	str	r2, [r3, #28]
    CANmodule->firstCANtxMessage = true;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2201      	movs	r2, #1
 8007580:	621a      	str	r2, [r3, #32]
    CANmodule->CANtxCount = 0U;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	849a      	strh	r2, [r3, #36]	; 0x24
    CANmodule->errOld = 0U;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2200      	movs	r2, #0
 800758c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset all variables */
    for (uint16_t i = 0U; i < rxSize; i++) {
 800758e:	2316      	movs	r3, #22
 8007590:	18fb      	adds	r3, r7, r3
 8007592:	2200      	movs	r2, #0
 8007594:	801a      	strh	r2, [r3, #0]
 8007596:	e032      	b.n	80075fe <CO_CANmodule_init+0xee>
        rxArray[i].ident = 0U;
 8007598:	2116      	movs	r1, #22
 800759a:	187b      	adds	r3, r7, r1
 800759c:	881a      	ldrh	r2, [r3, #0]
 800759e:	0013      	movs	r3, r2
 80075a0:	005b      	lsls	r3, r3, #1
 80075a2:	189b      	adds	r3, r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	001a      	movs	r2, r3
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	189b      	adds	r3, r3, r2
 80075ac:	2200      	movs	r2, #0
 80075ae:	801a      	strh	r2, [r3, #0]
        rxArray[i].mask = 0xFFFFU;
 80075b0:	187b      	adds	r3, r7, r1
 80075b2:	881a      	ldrh	r2, [r3, #0]
 80075b4:	0013      	movs	r3, r2
 80075b6:	005b      	lsls	r3, r3, #1
 80075b8:	189b      	adds	r3, r3, r2
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	001a      	movs	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	189b      	adds	r3, r3, r2
 80075c2:	2201      	movs	r2, #1
 80075c4:	4252      	negs	r2, r2
 80075c6:	805a      	strh	r2, [r3, #2]
        rxArray[i].object = NULL;
 80075c8:	187b      	adds	r3, r7, r1
 80075ca:	881a      	ldrh	r2, [r3, #0]
 80075cc:	0013      	movs	r3, r2
 80075ce:	005b      	lsls	r3, r3, #1
 80075d0:	189b      	adds	r3, r3, r2
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	001a      	movs	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	189b      	adds	r3, r3, r2
 80075da:	2200      	movs	r2, #0
 80075dc:	605a      	str	r2, [r3, #4]
        rxArray[i].CANrx_callback = NULL;
 80075de:	187b      	adds	r3, r7, r1
 80075e0:	881a      	ldrh	r2, [r3, #0]
 80075e2:	0013      	movs	r3, r2
 80075e4:	005b      	lsls	r3, r3, #1
 80075e6:	189b      	adds	r3, r3, r2
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	001a      	movs	r2, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	189b      	adds	r3, r3, r2
 80075f0:	2200      	movs	r2, #0
 80075f2:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0U; i < rxSize; i++) {
 80075f4:	187b      	adds	r3, r7, r1
 80075f6:	881a      	ldrh	r2, [r3, #0]
 80075f8:	187b      	adds	r3, r7, r1
 80075fa:	3201      	adds	r2, #1
 80075fc:	801a      	strh	r2, [r3, #0]
 80075fe:	2316      	movs	r3, #22
 8007600:	18fa      	adds	r2, r7, r3
 8007602:	1cbb      	adds	r3, r7, #2
 8007604:	8812      	ldrh	r2, [r2, #0]
 8007606:	881b      	ldrh	r3, [r3, #0]
 8007608:	429a      	cmp	r2, r3
 800760a:	d3c5      	bcc.n	8007598 <CO_CANmodule_init+0x88>
    }
    for (uint16_t i = 0U; i < txSize; i++) {
 800760c:	2314      	movs	r3, #20
 800760e:	18fb      	adds	r3, r7, r3
 8007610:	2200      	movs	r2, #0
 8007612:	801a      	strh	r2, [r3, #0]
 8007614:	e010      	b.n	8007638 <CO_CANmodule_init+0x128>
        txArray[i].bufferFull = false;
 8007616:	2114      	movs	r1, #20
 8007618:	187b      	adds	r3, r7, r1
 800761a:	881a      	ldrh	r2, [r3, #0]
 800761c:	0013      	movs	r3, r2
 800761e:	005b      	lsls	r3, r3, #1
 8007620:	189b      	adds	r3, r3, r2
 8007622:	00db      	lsls	r3, r3, #3
 8007624:	001a      	movs	r2, r3
 8007626:	6a3b      	ldr	r3, [r7, #32]
 8007628:	189b      	adds	r3, r3, r2
 800762a:	2200      	movs	r2, #0
 800762c:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0U; i < txSize; i++) {
 800762e:	187b      	adds	r3, r7, r1
 8007630:	881a      	ldrh	r2, [r3, #0]
 8007632:	187b      	adds	r3, r7, r1
 8007634:	3201      	adds	r2, #1
 8007636:	801a      	strh	r2, [r3, #0]
 8007638:	2314      	movs	r3, #20
 800763a:	18fa      	adds	r2, r7, r3
 800763c:	2324      	movs	r3, #36	; 0x24
 800763e:	18fb      	adds	r3, r7, r3
 8007640:	8812      	ldrh	r2, [r2, #0]
 8007642:	881b      	ldrh	r3, [r3, #0]
 8007644:	429a      	cmp	r2, r3
 8007646:	d3e6      	bcc.n	8007616 <CO_CANmodule_init+0x106>
    }

    /***************************************/
    /* STM32 related configuration */
    /***************************************/
    ((CANopenNodeSTM32*)CANptr)->HWInitFunction();
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	4798      	blx	r3
     * Accept non-matching standard ID messages
     * Reject non-matching extended ID messages
     */

#ifdef CO_STM32_FDCAN_Driver
    if (HAL_FDCAN_ConfigGlobalFilter(((CANopenNodeSTM32*)CANptr)->CANHandle, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_REJECT,
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	6898      	ldr	r0, [r3, #8]
 8007652:	2300      	movs	r3, #0
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	2300      	movs	r3, #0
 8007658:	2202      	movs	r2, #2
 800765a:	2100      	movs	r1, #0
 800765c:	f003 f8c5 	bl	800a7ea <HAL_FDCAN_ConfigGlobalFilter>
 8007660:	1e03      	subs	r3, r0, #0
 8007662:	d002      	beq.n	800766a <CO_CANmodule_init+0x15a>
                                     FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007664:	2301      	movs	r3, #1
 8007666:	425b      	negs	r3, r3
 8007668:	e00d      	b.n	8007686 <CO_CANmodule_init+0x176>
    }
#endif
    /* Enable notifications */
    /* Activate the CAN notification interrupts */
#ifdef CO_STM32_FDCAN_Driver
    if (HAL_FDCAN_ActivateNotification(((CANopenNodeSTM32*)CANptr)->CANHandle,
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	2201      	movs	r2, #1
 8007670:	4252      	negs	r2, r2
 8007672:	4908      	ldr	r1, [pc, #32]	; (8007694 <CO_CANmodule_init+0x184>)
 8007674:	0018      	movs	r0, r3
 8007676:	f003 fab3 	bl	800abe0 <HAL_FDCAN_ActivateNotification>
 800767a:	1e03      	subs	r3, r0, #0
 800767c:	d002      	beq.n	8007684 <CO_CANmodule_init+0x174>
                                           | FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_FIFO_EMPTY | FDCAN_IT_BUS_OFF
                                           | FDCAN_IT_ARB_PROTOCOL_ERROR | FDCAN_IT_DATA_PROTOCOL_ERROR
                                           | FDCAN_IT_ERROR_PASSIVE | FDCAN_IT_ERROR_WARNING,
                                       0xFFFFFFFF)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800767e:	2301      	movs	r3, #1
 8007680:	425b      	negs	r3, r3
 8007682:	e000      	b.n	8007686 <CO_CANmodule_init+0x176>
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 8007684:	2300      	movs	r3, #0
}
 8007686:	0018      	movs	r0, r3
 8007688:	46bd      	mov	sp, r7
 800768a:	b006      	add	sp, #24
 800768c:	bd80      	pop	{r7, pc}
 800768e:	46c0      	nop			; (mov r8, r8)
 8007690:	20000598 	.word	0x20000598
 8007694:	006e0289 	.word	0x006e0289

08007698 <CO_CANmodule_disable>:

/******************************************************************************/
void
CO_CANmodule_disable(CO_CANmodule_t* CANmodule) {
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
    if (CANmodule != NULL && CANmodule->CANptr != NULL) {
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d009      	beq.n	80076ba <CO_CANmodule_disable+0x22>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d005      	beq.n	80076ba <CO_CANmodule_disable+0x22>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	0018      	movs	r0, r3
 80076b6:	f003 f8ee 	bl	800a896 <HAL_FDCAN_Stop>

#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
#endif
    }
}
 80076ba:	46c0      	nop			; (mov r8, r8)
 80076bc:	46bd      	mov	sp, r7
 80076be:	b002      	add	sp, #8
 80076c0:	bd80      	pop	{r7, pc}
	...

080076c4 <CO_CANrxBufferInit>:

/******************************************************************************/
CO_ReturnError_t
 CO_CANrxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, uint16_t mask, bool_t rtr, void* object,
                   void (*CANrx_callback)(void* object, void* message)) {
 80076c4:	b5b0      	push	{r4, r5, r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	000c      	movs	r4, r1
 80076ce:	0010      	movs	r0, r2
 80076d0:	0019      	movs	r1, r3
 80076d2:	250a      	movs	r5, #10
 80076d4:	197b      	adds	r3, r7, r5
 80076d6:	1c22      	adds	r2, r4, #0
 80076d8:	801a      	strh	r2, [r3, #0]
 80076da:	2408      	movs	r4, #8
 80076dc:	193b      	adds	r3, r7, r4
 80076de:	1c02      	adds	r2, r0, #0
 80076e0:	801a      	strh	r2, [r3, #0]
 80076e2:	1dbb      	adds	r3, r7, #6
 80076e4:	1c0a      	adds	r2, r1, #0
 80076e6:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 80076e8:	2317      	movs	r3, #23
 80076ea:	18fb      	adds	r3, r7, r3
 80076ec:	2200      	movs	r2, #0
 80076ee:	701a      	strb	r2, [r3, #0]

    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d03e      	beq.n	8007774 <CO_CANrxBufferInit+0xb0>
 80076f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d03b      	beq.n	8007774 <CO_CANrxBufferInit+0xb0>
 80076fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d038      	beq.n	8007774 <CO_CANrxBufferInit+0xb0>
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	891b      	ldrh	r3, [r3, #8]
 8007706:	197a      	adds	r2, r7, r5
 8007708:	8812      	ldrh	r2, [r2, #0]
 800770a:	429a      	cmp	r2, r3
 800770c:	d232      	bcs.n	8007774 <CO_CANrxBufferInit+0xb0>
        CO_CANrx_t* buffer = &CANmodule->rxArray[index];
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6859      	ldr	r1, [r3, #4]
 8007712:	197b      	adds	r3, r7, r5
 8007714:	881a      	ldrh	r2, [r3, #0]
 8007716:	0013      	movs	r3, r2
 8007718:	005b      	lsls	r3, r3, #1
 800771a:	189b      	adds	r3, r3, r2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	18cb      	adds	r3, r1, r3
 8007720:	613b      	str	r3, [r7, #16]

        /* Configure object variables */
        buffer->object = object;
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007726:	605a      	str	r2, [r3, #4]
        buffer->CANrx_callback = CANrx_callback;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800772c:	609a      	str	r2, [r3, #8]
        /*
         * Configure global identifier, including RTR bit
         *
         * This is later used for RX operation match case
         */
        buffer->ident = (ident & CANID_MASK) | (rtr ? FLAG_RTR : 0x00);
 800772e:	193b      	adds	r3, r7, r4
 8007730:	2200      	movs	r2, #0
 8007732:	5e9b      	ldrsh	r3, [r3, r2]
 8007734:	055b      	lsls	r3, r3, #21
 8007736:	0d5b      	lsrs	r3, r3, #21
 8007738:	b21a      	sxth	r2, r3
 800773a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <CO_CANrxBufferInit+0x80>
 8007740:	4b13      	ldr	r3, [pc, #76]	; (8007790 <CO_CANrxBufferInit+0xcc>)
 8007742:	e000      	b.n	8007746 <CO_CANrxBufferInit+0x82>
 8007744:	2300      	movs	r3, #0
 8007746:	4313      	orrs	r3, r2
 8007748:	b21b      	sxth	r3, r3
 800774a:	b29a      	uxth	r2, r3
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	801a      	strh	r2, [r3, #0]
        buffer->mask = (mask & CANID_MASK) | FLAG_RTR;
 8007750:	1dbb      	adds	r3, r7, #6
 8007752:	2200      	movs	r2, #0
 8007754:	5e9b      	ldrsh	r3, [r3, r2]
 8007756:	055b      	lsls	r3, r3, #21
 8007758:	0d5b      	lsrs	r3, r3, #21
 800775a:	b21b      	sxth	r3, r3
 800775c:	4a0c      	ldr	r2, [pc, #48]	; (8007790 <CO_CANrxBufferInit+0xcc>)
 800775e:	4313      	orrs	r3, r2
 8007760:	b21b      	sxth	r3, r3
 8007762:	b29a      	uxth	r2, r3
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	805a      	strh	r2, [r3, #2]

        /* Set CAN hardware module filter and mask. */
        if (CANmodule->useCANrxFilters) {
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	699b      	ldr	r3, [r3, #24]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d006      	beq.n	800777e <CO_CANrxBufferInit+0xba>
            __NOP();
 8007770:	46c0      	nop			; (mov r8, r8)
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007772:	e004      	b.n	800777e <CO_CANrxBufferInit+0xba>
        }
    } else {
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8007774:	2317      	movs	r3, #23
 8007776:	18fb      	adds	r3, r7, r3
 8007778:	22ff      	movs	r2, #255	; 0xff
 800777a:	701a      	strb	r2, [r3, #0]
 800777c:	e000      	b.n	8007780 <CO_CANrxBufferInit+0xbc>
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 800777e:	46c0      	nop			; (mov r8, r8)
    }

    return ret;
 8007780:	2317      	movs	r3, #23
 8007782:	18fb      	adds	r3, r7, r3
 8007784:	781b      	ldrb	r3, [r3, #0]
 8007786:	b25b      	sxtb	r3, r3
}
 8007788:	0018      	movs	r0, r3
 800778a:	46bd      	mov	sp, r7
 800778c:	b006      	add	sp, #24
 800778e:	bdb0      	pop	{r4, r5, r7, pc}
 8007790:	ffff8000 	.word	0xffff8000

08007794 <CO_CANtxBufferInit>:

/******************************************************************************/
CO_CANtx_t*
CO_CANtxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, bool_t rtr, uint8_t noOfBytes,
                   bool_t syncFlag) {
 8007794:	b590      	push	{r4, r7, lr}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	0008      	movs	r0, r1
 800779e:	0011      	movs	r1, r2
 80077a0:	607b      	str	r3, [r7, #4]
 80077a2:	240a      	movs	r4, #10
 80077a4:	193b      	adds	r3, r7, r4
 80077a6:	1c02      	adds	r2, r0, #0
 80077a8:	801a      	strh	r2, [r3, #0]
 80077aa:	2008      	movs	r0, #8
 80077ac:	183b      	adds	r3, r7, r0
 80077ae:	1c0a      	adds	r2, r1, #0
 80077b0:	801a      	strh	r2, [r3, #0]
    CO_CANtx_t* buffer = NULL;
 80077b2:	2300      	movs	r3, #0
 80077b4:	617b      	str	r3, [r7, #20]

    if (CANmodule != NULL && index < CANmodule->txSize) {
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d02b      	beq.n	8007814 <CO_CANtxBufferInit+0x80>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	8a1b      	ldrh	r3, [r3, #16]
 80077c0:	193a      	adds	r2, r7, r4
 80077c2:	8812      	ldrh	r2, [r2, #0]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d225      	bcs.n	8007814 <CO_CANtxBufferInit+0x80>
        buffer = &CANmodule->txArray[index];
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	68d9      	ldr	r1, [r3, #12]
 80077cc:	193b      	adds	r3, r7, r4
 80077ce:	881a      	ldrh	r2, [r3, #0]
 80077d0:	0013      	movs	r3, r2
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	189b      	adds	r3, r3, r2
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	18cb      	adds	r3, r1, r3
 80077da:	617b      	str	r3, [r7, #20]

        /* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer */
        buffer->ident = ((uint32_t)ident & CANID_MASK) | ((uint32_t)(rtr ? FLAG_RTR : 0x00));
 80077dc:	183b      	adds	r3, r7, r0
 80077de:	881b      	ldrh	r3, [r3, #0]
 80077e0:	055b      	lsls	r3, r3, #21
 80077e2:	0d5a      	lsrs	r2, r3, #21
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d002      	beq.n	80077f0 <CO_CANtxBufferInit+0x5c>
 80077ea:	2380      	movs	r3, #128	; 0x80
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	e000      	b.n	80077f2 <CO_CANtxBufferInit+0x5e>
 80077f0:	2300      	movs	r3, #0
 80077f2:	431a      	orrs	r2, r3
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	601a      	str	r2, [r3, #0]
        buffer->DLC = noOfBytes;
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	2320      	movs	r3, #32
 80077fc:	2108      	movs	r1, #8
 80077fe:	468c      	mov	ip, r1
 8007800:	44bc      	add	ip, r7
 8007802:	4463      	add	r3, ip
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	7113      	strb	r3, [r2, #4]
        buffer->bufferFull = false;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	2200      	movs	r2, #0
 800780c:	611a      	str	r2, [r3, #16]
        buffer->syncFlag = syncFlag;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007812:	615a      	str	r2, [r3, #20]
    }
    return buffer;
 8007814:	697b      	ldr	r3, [r7, #20]
}
 8007816:	0018      	movs	r0, r3
 8007818:	46bd      	mov	sp, r7
 800781a:	b007      	add	sp, #28
 800781c:	bd90      	pop	{r4, r7, pc}
	...

08007820 <prv_send_can_message>:
 *
 * \param[in]       CANmodule: CAN module instance
 * \param[in]       buffer: Pointer to buffer to transmit
 */
static uint8_t
prv_send_can_message(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]

    uint8_t success = 0;
 800782a:	230f      	movs	r3, #15
 800782c:	18fb      	adds	r3, r7, r3
 800782e:	2200      	movs	r2, #0
 8007830:	701a      	strb	r2, [r3, #0]

    /* Check if TX FIFO is ready to accept more messages */
#ifdef CO_STM32_FDCAN_Driver
    static FDCAN_TxHeaderTypeDef tx_hdr;
    if (HAL_FDCAN_GetTxFifoFreeLevel(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) > 0) {
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	0018      	movs	r0, r3
 800783a:	f003 f9c1 	bl	800abc0 <HAL_FDCAN_GetTxFifoFreeLevel>
 800783e:	1e03      	subs	r3, r0, #0
 8007840:	d065      	beq.n	800790e <prv_send_can_message+0xee>
        /*
         * RTR flag is part of identifier value
         * hence it needs to be properly decoded
         */
        tx_hdr.Identifier = buffer->ident & CANID_MASK;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	055b      	lsls	r3, r3, #21
 8007848:	0d5a      	lsrs	r2, r3, #21
 800784a:	4b34      	ldr	r3, [pc, #208]	; (800791c <prv_send_can_message+0xfc>)
 800784c:	601a      	str	r2, [r3, #0]
        tx_hdr.TxFrameType = (buffer->ident & FLAG_RTR) ? FDCAN_REMOTE_FRAME : FDCAN_DATA_FRAME;
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	039a      	lsls	r2, r3, #14
 8007854:	2380      	movs	r3, #128	; 0x80
 8007856:	059b      	lsls	r3, r3, #22
 8007858:	401a      	ands	r2, r3
 800785a:	4b30      	ldr	r3, [pc, #192]	; (800791c <prv_send_can_message+0xfc>)
 800785c:	609a      	str	r2, [r3, #8]
        tx_hdr.IdType = FDCAN_STANDARD_ID;
 800785e:	4b2f      	ldr	r3, [pc, #188]	; (800791c <prv_send_can_message+0xfc>)
 8007860:	2200      	movs	r2, #0
 8007862:	605a      	str	r2, [r3, #4]
        tx_hdr.FDFormat = FDCAN_CLASSIC_CAN;
 8007864:	4b2d      	ldr	r3, [pc, #180]	; (800791c <prv_send_can_message+0xfc>)
 8007866:	2200      	movs	r2, #0
 8007868:	619a      	str	r2, [r3, #24]
        tx_hdr.BitRateSwitch = FDCAN_BRS_OFF;
 800786a:	4b2c      	ldr	r3, [pc, #176]	; (800791c <prv_send_can_message+0xfc>)
 800786c:	2200      	movs	r2, #0
 800786e:	615a      	str	r2, [r3, #20]
        tx_hdr.MessageMarker = 0;
 8007870:	4b2a      	ldr	r3, [pc, #168]	; (800791c <prv_send_can_message+0xfc>)
 8007872:	2200      	movs	r2, #0
 8007874:	621a      	str	r2, [r3, #32]
        tx_hdr.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8007876:	4b29      	ldr	r3, [pc, #164]	; (800791c <prv_send_can_message+0xfc>)
 8007878:	2200      	movs	r2, #0
 800787a:	611a      	str	r2, [r3, #16]
        tx_hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800787c:	4b27      	ldr	r3, [pc, #156]	; (800791c <prv_send_can_message+0xfc>)
 800787e:	2200      	movs	r2, #0
 8007880:	61da      	str	r2, [r3, #28]

        switch (buffer->DLC) {
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	791b      	ldrb	r3, [r3, #4]
 8007886:	2b08      	cmp	r3, #8
 8007888:	d830      	bhi.n	80078ec <prv_send_can_message+0xcc>
 800788a:	009a      	lsls	r2, r3, #2
 800788c:	4b24      	ldr	r3, [pc, #144]	; (8007920 <prv_send_can_message+0x100>)
 800788e:	18d3      	adds	r3, r2, r3
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	469f      	mov	pc, r3
            case 0:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_0;
 8007894:	4b21      	ldr	r3, [pc, #132]	; (800791c <prv_send_can_message+0xfc>)
 8007896:	2200      	movs	r2, #0
 8007898:	60da      	str	r2, [r3, #12]
                break;
 800789a:	e028      	b.n	80078ee <prv_send_can_message+0xce>
            case 1:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_1;
 800789c:	4b1f      	ldr	r3, [pc, #124]	; (800791c <prv_send_can_message+0xfc>)
 800789e:	2280      	movs	r2, #128	; 0x80
 80078a0:	0252      	lsls	r2, r2, #9
 80078a2:	60da      	str	r2, [r3, #12]
                break;
 80078a4:	e023      	b.n	80078ee <prv_send_can_message+0xce>
            case 2:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_2;
 80078a6:	4b1d      	ldr	r3, [pc, #116]	; (800791c <prv_send_can_message+0xfc>)
 80078a8:	2280      	movs	r2, #128	; 0x80
 80078aa:	0292      	lsls	r2, r2, #10
 80078ac:	60da      	str	r2, [r3, #12]
                break;
 80078ae:	e01e      	b.n	80078ee <prv_send_can_message+0xce>
            case 3:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_3;
 80078b0:	4b1a      	ldr	r3, [pc, #104]	; (800791c <prv_send_can_message+0xfc>)
 80078b2:	22c0      	movs	r2, #192	; 0xc0
 80078b4:	0292      	lsls	r2, r2, #10
 80078b6:	60da      	str	r2, [r3, #12]
                break;
 80078b8:	e019      	b.n	80078ee <prv_send_can_message+0xce>
            case 4:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_4;
 80078ba:	4b18      	ldr	r3, [pc, #96]	; (800791c <prv_send_can_message+0xfc>)
 80078bc:	2280      	movs	r2, #128	; 0x80
 80078be:	02d2      	lsls	r2, r2, #11
 80078c0:	60da      	str	r2, [r3, #12]
                break;
 80078c2:	e014      	b.n	80078ee <prv_send_can_message+0xce>
            case 5:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_5;
 80078c4:	4b15      	ldr	r3, [pc, #84]	; (800791c <prv_send_can_message+0xfc>)
 80078c6:	22a0      	movs	r2, #160	; 0xa0
 80078c8:	02d2      	lsls	r2, r2, #11
 80078ca:	60da      	str	r2, [r3, #12]
                break;
 80078cc:	e00f      	b.n	80078ee <prv_send_can_message+0xce>
            case 6:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_6;
 80078ce:	4b13      	ldr	r3, [pc, #76]	; (800791c <prv_send_can_message+0xfc>)
 80078d0:	22c0      	movs	r2, #192	; 0xc0
 80078d2:	02d2      	lsls	r2, r2, #11
 80078d4:	60da      	str	r2, [r3, #12]
                break;
 80078d6:	e00a      	b.n	80078ee <prv_send_can_message+0xce>
            case 7:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_7;
 80078d8:	4b10      	ldr	r3, [pc, #64]	; (800791c <prv_send_can_message+0xfc>)
 80078da:	22e0      	movs	r2, #224	; 0xe0
 80078dc:	02d2      	lsls	r2, r2, #11
 80078de:	60da      	str	r2, [r3, #12]
                break;
 80078e0:	e005      	b.n	80078ee <prv_send_can_message+0xce>
            case 8:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_8;
 80078e2:	4b0e      	ldr	r3, [pc, #56]	; (800791c <prv_send_can_message+0xfc>)
 80078e4:	2280      	movs	r2, #128	; 0x80
 80078e6:	0312      	lsls	r2, r2, #12
 80078e8:	60da      	str	r2, [r3, #12]
                break;
 80078ea:	e000      	b.n	80078ee <prv_send_can_message+0xce>
            default: /* Hard error... */
                break;
 80078ec:	46c0      	nop			; (mov r8, r8)
        }

        /* Now add message to FIFO. Should not fail */
        success =
            HAL_FDCAN_AddMessageToTxFifoQ(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	6898      	ldr	r0, [r3, #8]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	1d5a      	adds	r2, r3, #5
 80078f8:	4b08      	ldr	r3, [pc, #32]	; (800791c <prv_send_can_message+0xfc>)
 80078fa:	0019      	movs	r1, r3
 80078fc:	f003 f838 	bl	800a970 <HAL_FDCAN_AddMessageToTxFifoQ>
 8007900:	0003      	movs	r3, r0
            == HAL_OK;
 8007902:	425a      	negs	r2, r3
 8007904:	4153      	adcs	r3, r2
 8007906:	b2da      	uxtb	r2, r3
        success =
 8007908:	230f      	movs	r3, #15
 800790a:	18fb      	adds	r3, r7, r3
 800790c:	701a      	strb	r2, [r3, #0]
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
                                       &TxMailboxNum)
                  == HAL_OK;
    }
#endif
    return success;
 800790e:	230f      	movs	r3, #15
 8007910:	18fb      	adds	r3, r7, r3
 8007912:	781b      	ldrb	r3, [r3, #0]
}
 8007914:	0018      	movs	r0, r3
 8007916:	46bd      	mov	sp, r7
 8007918:	b004      	add	sp, #16
 800791a:	bd80      	pop	{r7, pc}
 800791c:	2000059c 	.word	0x2000059c
 8007920:	0801284c 	.word	0x0801284c

08007924 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t
CO_CANsend(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 8007924:	b580      	push	{r7, lr}
 8007926:	b086      	sub	sp, #24
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
    CO_ReturnError_t err = CO_ERROR_NO;
 800792e:	2317      	movs	r3, #23
 8007930:	18fb      	adds	r3, r7, r3
 8007932:	2200      	movs	r2, #0
 8007934:	701a      	strb	r2, [r3, #0]

    /* Verify overflow */
    if (buffer->bufferFull) {
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00e      	beq.n	800795c <CO_CANsend+0x38>
        if (!CANmodule->firstCANtxMessage) {
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d106      	bne.n	8007954 <CO_CANsend+0x30>
            /* don't set error, if bootup message is still on buffers */
            CANmodule->CANerrorStatus |= CO_CAN_ERRTX_OVERFLOW;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	8a5b      	ldrh	r3, [r3, #18]
 800794a:	2208      	movs	r2, #8
 800794c:	4313      	orrs	r3, r2
 800794e:	b29a      	uxth	r2, r3
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	825a      	strh	r2, [r3, #18]
        }
        err = CO_ERROR_TX_OVERFLOW;
 8007954:	2317      	movs	r3, #23
 8007956:	18fb      	adds	r3, r7, r3
 8007958:	22f7      	movs	r2, #247	; 0xf7
 800795a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800795c:	f3ef 8310 	mrs	r3, PRIMASK
 8007960:	613b      	str	r3, [r7, #16]
  return(result);
 8007962:	693a      	ldr	r2, [r7, #16]
    /*
     * Send message to CAN network
     *
     * Lock interrupts for atomic operation
     */
    CO_LOCK_CAN_SEND(CANmodule);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007968:	b672      	cpsid	i
}
 800796a:	46c0      	nop			; (mov r8, r8)
    if (prv_send_can_message(CANmodule, buffer)) {
 800796c:	683a      	ldr	r2, [r7, #0]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	0011      	movs	r1, r2
 8007972:	0018      	movs	r0, r3
 8007974:	f7ff ff54 	bl	8007820 <prv_send_can_message>
 8007978:	1e03      	subs	r3, r0, #0
 800797a:	d004      	beq.n	8007986 <CO_CANsend+0x62>
        CANmodule->bufferInhibitFlag = buffer->syncFlag;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	695a      	ldr	r2, [r3, #20]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	61da      	str	r2, [r3, #28]
 8007984:	e00d      	b.n	80079a2 <CO_CANsend+0x7e>
    } else {
        /* Only increment count if buffer wasn't already full */
        if (!buffer->bufferFull) {
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d109      	bne.n	80079a2 <CO_CANsend+0x7e>
            buffer->bufferFull = true;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	2201      	movs	r2, #1
 8007992:	611a      	str	r2, [r3, #16]
            CANmodule->CANtxCount++;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007998:	b29b      	uxth	r3, r3
 800799a:	3301      	adds	r3, #1
 800799c:	b29a      	uxth	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	849a      	strh	r2, [r3, #36]	; 0x24
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f383 8810 	msr	PRIMASK, r3
}
 80079ae:	46c0      	nop			; (mov r8, r8)

    return err;
 80079b0:	2317      	movs	r3, #23
 80079b2:	18fb      	adds	r3, r7, r3
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	b25b      	sxtb	r3, r3
}
 80079b8:	0018      	movs	r0, r3
 80079ba:	46bd      	mov	sp, r7
 80079bc:	b006      	add	sp, #24
 80079be:	bd80      	pop	{r7, pc}

080079c0 <CO_CANclearPendingSyncPDOs>:

/******************************************************************************/
void
CO_CANclearPendingSyncPDOs(CO_CANmodule_t* CANmodule) {
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
    uint32_t tpdoDeleted = 0U;
 80079c8:	2300      	movs	r3, #0
 80079ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079cc:	f3ef 8310 	mrs	r3, PRIMASK
 80079d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80079d2:	68fa      	ldr	r2, [r7, #12]

    CO_LOCK_CAN_SEND(CANmodule);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80079d8:	b672      	cpsid	i
}
 80079da:	46c0      	nop			; (mov r8, r8)
    /* Abort message from CAN module, if there is synchronous TPDO.
     * Take special care with this functionality. */
    if (/*messageIsOnCanBuffer && */ CANmodule->bufferInhibitFlag) {
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	69db      	ldr	r3, [r3, #28]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d004      	beq.n	80079ee <CO_CANclearPendingSyncPDOs+0x2e>
        /* clear TXREQ */
        CANmodule->bufferInhibitFlag = false;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	61da      	str	r2, [r3, #28]
        tpdoDeleted = 1U;
 80079ea:	2301      	movs	r3, #1
 80079ec:	617b      	str	r3, [r7, #20]
    }
    /* delete also pending synchronous TPDOs in TX buffers */
    if (CANmodule->CANtxCount > 0) {
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d03d      	beq.n	8007a74 <CO_CANclearPendingSyncPDOs+0xb4>
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 80079f8:	2312      	movs	r3, #18
 80079fa:	18fb      	adds	r3, r7, r3
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	8a12      	ldrh	r2, [r2, #16]
 8007a00:	801a      	strh	r2, [r3, #0]
 8007a02:	e032      	b.n	8007a6a <CO_CANclearPendingSyncPDOs+0xaa>
            if (CANmodule->txArray[i].bufferFull) {
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	68d9      	ldr	r1, [r3, #12]
 8007a08:	2012      	movs	r0, #18
 8007a0a:	183b      	adds	r3, r7, r0
 8007a0c:	881a      	ldrh	r2, [r3, #0]
 8007a0e:	0013      	movs	r3, r2
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	189b      	adds	r3, r3, r2
 8007a14:	00db      	lsls	r3, r3, #3
 8007a16:	18cb      	adds	r3, r1, r3
 8007a18:	691b      	ldr	r3, [r3, #16]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d01f      	beq.n	8007a5e <CO_CANclearPendingSyncPDOs+0x9e>
                if (CANmodule->txArray[i].syncFlag) {
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	68d9      	ldr	r1, [r3, #12]
 8007a22:	183b      	adds	r3, r7, r0
 8007a24:	881a      	ldrh	r2, [r3, #0]
 8007a26:	0013      	movs	r3, r2
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	189b      	adds	r3, r3, r2
 8007a2c:	00db      	lsls	r3, r3, #3
 8007a2e:	18cb      	adds	r3, r1, r3
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d013      	beq.n	8007a5e <CO_CANclearPendingSyncPDOs+0x9e>
                    CANmodule->txArray[i].bufferFull = false;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	68d9      	ldr	r1, [r3, #12]
 8007a3a:	183b      	adds	r3, r7, r0
 8007a3c:	881a      	ldrh	r2, [r3, #0]
 8007a3e:	0013      	movs	r3, r2
 8007a40:	005b      	lsls	r3, r3, #1
 8007a42:	189b      	adds	r3, r3, r2
 8007a44:	00db      	lsls	r3, r3, #3
 8007a46:	18cb      	adds	r3, r1, r3
 8007a48:	2200      	movs	r2, #0
 8007a4a:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	3b01      	subs	r3, #1
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	849a      	strh	r2, [r3, #36]	; 0x24
                    tpdoDeleted = 2U;
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	617b      	str	r3, [r7, #20]
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 8007a5e:	2212      	movs	r2, #18
 8007a60:	18bb      	adds	r3, r7, r2
 8007a62:	18ba      	adds	r2, r7, r2
 8007a64:	8812      	ldrh	r2, [r2, #0]
 8007a66:	3a01      	subs	r2, #1
 8007a68:	801a      	strh	r2, [r3, #0]
 8007a6a:	2312      	movs	r3, #18
 8007a6c:	18fb      	adds	r3, r7, r3
 8007a6e:	881b      	ldrh	r3, [r3, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1c7      	bne.n	8007a04 <CO_CANclearPendingSyncPDOs+0x44>
                }
            }
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a78:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	f383 8810 	msr	PRIMASK, r3
}
 8007a80:	46c0      	nop			; (mov r8, r8)
    if (tpdoDeleted) {
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d006      	beq.n	8007a96 <CO_CANclearPendingSyncPDOs+0xd6>
        CANmodule->CANerrorStatus |= CO_CAN_ERRTX_PDO_LATE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	8a5b      	ldrh	r3, [r3, #18]
 8007a8c:	2280      	movs	r2, #128	; 0x80
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	b29a      	uxth	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	825a      	strh	r2, [r3, #18]
    }
}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b006      	add	sp, #24
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <CO_CANmodule_process>:
/* Get error counters from the module. If necessary, function may use
    * different way to determine errors. */
static uint16_t rxErrors = 0, txErrors = 0, overflow = 0;

void
CO_CANmodule_process(CO_CANmodule_t* CANmodule) {
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
    uint32_t err = 0;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60bb      	str	r3, [r7, #8]
    // CANOpen just care about Bus_off, Warning, Passive and Overflow
    // I didn't find overflow error register in STM32, if you find it please let me know

#ifdef CO_STM32_FDCAN_Driver

    err = ((FDCAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->PSR
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ab6:	22e0      	movs	r2, #224	; 0xe0
 8007ab8:	4013      	ands	r3, r2
 8007aba:	60bb      	str	r3, [r7, #8]
          & (FDCAN_PSR_BO | FDCAN_PSR_EW | FDCAN_PSR_EP);

    if (CANmodule->errOld != err) {
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d034      	beq.n	8007b30 <CO_CANmodule_process+0x90>

        uint16_t status = CANmodule->CANerrorStatus;
 8007ac6:	210e      	movs	r1, #14
 8007ac8:	187b      	adds	r3, r7, r1
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	8a52      	ldrh	r2, [r2, #18]
 8007ace:	801a      	strh	r2, [r3, #0]

        CANmodule->errOld = err;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	629a      	str	r2, [r3, #40]	; 0x28

        if (err & FDCAN_PSR_BO) {
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	2280      	movs	r2, #128	; 0x80
 8007ada:	4013      	ands	r3, r2
 8007adc:	d006      	beq.n	8007aec <CO_CANmodule_process+0x4c>
            status |= CO_CAN_ERRTX_BUS_OFF;
 8007ade:	187b      	adds	r3, r7, r1
 8007ae0:	187a      	adds	r2, r7, r1
 8007ae2:	8812      	ldrh	r2, [r2, #0]
 8007ae4:	2104      	movs	r1, #4
 8007ae6:	430a      	orrs	r2, r1
 8007ae8:	801a      	strh	r2, [r3, #0]
 8007aea:	e01c      	b.n	8007b26 <CO_CANmodule_process+0x86>
            // In this driver we expect that the controller is automatically handling the protocol exceptions.

        } else {
            /* recalculate CANerrorStatus, first clear some flags */
            status &= 0xFFFF
 8007aec:	200e      	movs	r0, #14
 8007aee:	183b      	adds	r3, r7, r0
 8007af0:	183a      	adds	r2, r7, r0
 8007af2:	8812      	ldrh	r2, [r2, #0]
 8007af4:	4910      	ldr	r1, [pc, #64]	; (8007b38 <CO_CANmodule_process+0x98>)
 8007af6:	400a      	ands	r2, r1
 8007af8:	801a      	strh	r2, [r3, #0]
                      ^ (CO_CAN_ERRTX_BUS_OFF | CO_CAN_ERRRX_WARNING | CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_WARNING
                         | CO_CAN_ERRTX_PASSIVE);

            if (err & FDCAN_PSR_EW) {
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2240      	movs	r2, #64	; 0x40
 8007afe:	4013      	ands	r3, r2
 8007b00:	d006      	beq.n	8007b10 <CO_CANmodule_process+0x70>
                status |= CO_CAN_ERRRX_WARNING | CO_CAN_ERRTX_WARNING;
 8007b02:	183b      	adds	r3, r7, r0
 8007b04:	183a      	adds	r2, r7, r0
 8007b06:	8812      	ldrh	r2, [r2, #0]
 8007b08:	2102      	movs	r1, #2
 8007b0a:	31ff      	adds	r1, #255	; 0xff
 8007b0c:	430a      	orrs	r2, r1
 8007b0e:	801a      	strh	r2, [r3, #0]
            }

            if (err & FDCAN_PSR_EP) {
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2220      	movs	r2, #32
 8007b14:	4013      	ands	r3, r2
 8007b16:	d006      	beq.n	8007b26 <CO_CANmodule_process+0x86>
                status |= CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_PASSIVE;
 8007b18:	220e      	movs	r2, #14
 8007b1a:	18bb      	adds	r3, r7, r2
 8007b1c:	18ba      	adds	r2, r7, r2
 8007b1e:	8812      	ldrh	r2, [r2, #0]
 8007b20:	4906      	ldr	r1, [pc, #24]	; (8007b3c <CO_CANmodule_process+0x9c>)
 8007b22:	430a      	orrs	r2, r1
 8007b24:	801a      	strh	r2, [r3, #0]
            }
        }

        CANmodule->CANerrorStatus = status;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	220e      	movs	r2, #14
 8007b2a:	18ba      	adds	r2, r7, r2
 8007b2c:	8812      	ldrh	r2, [r2, #0]
 8007b2e:	825a      	strh	r2, [r3, #18]

        CANmodule->CANerrorStatus = status;
    }

#endif
}
 8007b30:	46c0      	nop			; (mov r8, r8)
 8007b32:	46bd      	mov	sp, r7
 8007b34:	b004      	add	sp, #16
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	fffffcf8 	.word	0xfffffcf8
 8007b3c:	00000202 	.word	0x00000202

08007b40 <prv_read_can_received_msg>:
prv_read_can_received_msg(FDCAN_HandleTypeDef* hfdcan, uint32_t fifo, uint32_t fifo_isrs)
#else
static void
prv_read_can_received_msg(CAN_HandleTypeDef* hcan, uint32_t fifo, uint32_t fifo_isrs)
#endif
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b08c      	sub	sp, #48	; 0x30
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	607a      	str	r2, [r7, #4]

    CO_CANrxMsg_t rcvMsg;
    CO_CANrx_t* buffer = NULL; /* receive message buffer from CO_CANmodule_t object. */
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t index;            /* index of received message */
    uint32_t rcvMsgIdent;      /* identifier of the received message */
    uint8_t messageFound = 0;
 8007b50:	2329      	movs	r3, #41	; 0x29
 8007b52:	18fb      	adds	r3, r7, r3
 8007b54:	2200      	movs	r2, #0
 8007b56:	701a      	strb	r2, [r3, #0]

#ifdef CO_STM32_FDCAN_Driver
    static FDCAN_RxHeaderTypeDef rx_hdr;
    /* Read received message from FIFO */

		if (HAL_FDCAN_GetRxMessage(hfdcan, fifo, &rx_hdr, rcvMsg.data) != HAL_OK) {
 8007b58:	2314      	movs	r3, #20
 8007b5a:	18fb      	adds	r3, r7, r3
 8007b5c:	3305      	adds	r3, #5
 8007b5e:	4a6f      	ldr	r2, [pc, #444]	; (8007d1c <prv_read_can_received_msg+0x1dc>)
 8007b60:	68b9      	ldr	r1, [r7, #8]
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f002 ff4a 	bl	800a9fc <HAL_FDCAN_GetRxMessage>
 8007b68:	1e03      	subs	r3, r0, #0
 8007b6a:	d000      	beq.n	8007b6e <prv_read_can_received_msg+0x2e>
 8007b6c:	e0d0      	b.n	8007d10 <prv_read_can_received_msg+0x1d0>
			return;
		}
		if(rx_hdr.IdType !=	FDCAN_STANDARD_ID)
 8007b6e:	4b6b      	ldr	r3, [pc, #428]	; (8007d1c <prv_read_can_received_msg+0x1dc>)
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d000      	beq.n	8007b78 <prv_read_can_received_msg+0x38>
 8007b76:	e0cd      	b.n	8007d14 <prv_read_can_received_msg+0x1d4>
			return;
		/* Setup identifier (with RTR) and length */
		rcvMsg.ident = rx_hdr.Identifier | (rx_hdr.RxFrameType == FDCAN_REMOTE_FRAME ? FLAG_RTR : 0x00);
 8007b78:	4b68      	ldr	r3, [pc, #416]	; (8007d1c <prv_read_can_received_msg+0x1dc>)
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	4b67      	ldr	r3, [pc, #412]	; (8007d1c <prv_read_can_received_msg+0x1dc>)
 8007b7e:	6899      	ldr	r1, [r3, #8]
 8007b80:	2380      	movs	r3, #128	; 0x80
 8007b82:	059b      	lsls	r3, r3, #22
 8007b84:	4299      	cmp	r1, r3
 8007b86:	d102      	bne.n	8007b8e <prv_read_can_received_msg+0x4e>
 8007b88:	2380      	movs	r3, #128	; 0x80
 8007b8a:	021b      	lsls	r3, r3, #8
 8007b8c:	e000      	b.n	8007b90 <prv_read_can_received_msg+0x50>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	431a      	orrs	r2, r3
 8007b92:	2314      	movs	r3, #20
 8007b94:	18fb      	adds	r3, r7, r3
 8007b96:	601a      	str	r2, [r3, #0]
		switch (rx_hdr.DataLength) {
 8007b98:	4b60      	ldr	r3, [pc, #384]	; (8007d1c <prv_read_can_received_msg+0x1dc>)
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	2280      	movs	r2, #128	; 0x80
 8007b9e:	0312      	lsls	r2, r2, #12
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d100      	bne.n	8007ba6 <prv_read_can_received_msg+0x66>
 8007ba4:	e063      	b.n	8007c6e <prv_read_can_received_msg+0x12e>
 8007ba6:	2280      	movs	r2, #128	; 0x80
 8007ba8:	0312      	lsls	r2, r2, #12
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d900      	bls.n	8007bb0 <prv_read_can_received_msg+0x70>
 8007bae:	e063      	b.n	8007c78 <prv_read_can_received_msg+0x138>
 8007bb0:	22e0      	movs	r2, #224	; 0xe0
 8007bb2:	02d2      	lsls	r2, r2, #11
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d055      	beq.n	8007c64 <prv_read_can_received_msg+0x124>
 8007bb8:	22e0      	movs	r2, #224	; 0xe0
 8007bba:	02d2      	lsls	r2, r2, #11
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d85b      	bhi.n	8007c78 <prv_read_can_received_msg+0x138>
 8007bc0:	22c0      	movs	r2, #192	; 0xc0
 8007bc2:	02d2      	lsls	r2, r2, #11
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d048      	beq.n	8007c5a <prv_read_can_received_msg+0x11a>
 8007bc8:	22c0      	movs	r2, #192	; 0xc0
 8007bca:	02d2      	lsls	r2, r2, #11
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d853      	bhi.n	8007c78 <prv_read_can_received_msg+0x138>
 8007bd0:	22a0      	movs	r2, #160	; 0xa0
 8007bd2:	02d2      	lsls	r2, r2, #11
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d03b      	beq.n	8007c50 <prv_read_can_received_msg+0x110>
 8007bd8:	22a0      	movs	r2, #160	; 0xa0
 8007bda:	02d2      	lsls	r2, r2, #11
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d84b      	bhi.n	8007c78 <prv_read_can_received_msg+0x138>
 8007be0:	2280      	movs	r2, #128	; 0x80
 8007be2:	02d2      	lsls	r2, r2, #11
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d02e      	beq.n	8007c46 <prv_read_can_received_msg+0x106>
 8007be8:	2280      	movs	r2, #128	; 0x80
 8007bea:	02d2      	lsls	r2, r2, #11
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d843      	bhi.n	8007c78 <prv_read_can_received_msg+0x138>
 8007bf0:	22c0      	movs	r2, #192	; 0xc0
 8007bf2:	0292      	lsls	r2, r2, #10
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d021      	beq.n	8007c3c <prv_read_can_received_msg+0xfc>
 8007bf8:	22c0      	movs	r2, #192	; 0xc0
 8007bfa:	0292      	lsls	r2, r2, #10
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d83b      	bhi.n	8007c78 <prv_read_can_received_msg+0x138>
 8007c00:	2280      	movs	r2, #128	; 0x80
 8007c02:	0292      	lsls	r2, r2, #10
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d014      	beq.n	8007c32 <prv_read_can_received_msg+0xf2>
 8007c08:	2280      	movs	r2, #128	; 0x80
 8007c0a:	0292      	lsls	r2, r2, #10
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d833      	bhi.n	8007c78 <prv_read_can_received_msg+0x138>
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d004      	beq.n	8007c1e <prv_read_can_received_msg+0xde>
 8007c14:	2280      	movs	r2, #128	; 0x80
 8007c16:	0252      	lsls	r2, r2, #9
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d005      	beq.n	8007c28 <prv_read_can_received_msg+0xe8>
 8007c1c:	e02c      	b.n	8007c78 <prv_read_can_received_msg+0x138>
			case FDCAN_DLC_BYTES_0:
				rcvMsg.dlc = 0;
 8007c1e:	2314      	movs	r3, #20
 8007c20:	18fb      	adds	r3, r7, r3
 8007c22:	2200      	movs	r2, #0
 8007c24:	711a      	strb	r2, [r3, #4]
				break;
 8007c26:	e02c      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_1:
				rcvMsg.dlc = 1;
 8007c28:	2314      	movs	r3, #20
 8007c2a:	18fb      	adds	r3, r7, r3
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	711a      	strb	r2, [r3, #4]
				break;
 8007c30:	e027      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_2:
				rcvMsg.dlc = 2;
 8007c32:	2314      	movs	r3, #20
 8007c34:	18fb      	adds	r3, r7, r3
 8007c36:	2202      	movs	r2, #2
 8007c38:	711a      	strb	r2, [r3, #4]
				break;
 8007c3a:	e022      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_3:
				rcvMsg.dlc = 3;
 8007c3c:	2314      	movs	r3, #20
 8007c3e:	18fb      	adds	r3, r7, r3
 8007c40:	2203      	movs	r2, #3
 8007c42:	711a      	strb	r2, [r3, #4]
				break;
 8007c44:	e01d      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_4:
				rcvMsg.dlc = 4;
 8007c46:	2314      	movs	r3, #20
 8007c48:	18fb      	adds	r3, r7, r3
 8007c4a:	2204      	movs	r2, #4
 8007c4c:	711a      	strb	r2, [r3, #4]
				break;
 8007c4e:	e018      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_5:
				rcvMsg.dlc = 5;
 8007c50:	2314      	movs	r3, #20
 8007c52:	18fb      	adds	r3, r7, r3
 8007c54:	2205      	movs	r2, #5
 8007c56:	711a      	strb	r2, [r3, #4]
				break;
 8007c58:	e013      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_6:
				rcvMsg.dlc = 6;
 8007c5a:	2314      	movs	r3, #20
 8007c5c:	18fb      	adds	r3, r7, r3
 8007c5e:	2206      	movs	r2, #6
 8007c60:	711a      	strb	r2, [r3, #4]
				break;
 8007c62:	e00e      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_7:
				rcvMsg.dlc = 7;
 8007c64:	2314      	movs	r3, #20
 8007c66:	18fb      	adds	r3, r7, r3
 8007c68:	2207      	movs	r2, #7
 8007c6a:	711a      	strb	r2, [r3, #4]
				break;
 8007c6c:	e009      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			case FDCAN_DLC_BYTES_8:
				rcvMsg.dlc = 8;
 8007c6e:	2314      	movs	r3, #20
 8007c70:	18fb      	adds	r3, r7, r3
 8007c72:	2208      	movs	r2, #8
 8007c74:	711a      	strb	r2, [r3, #4]
				break;
 8007c76:	e004      	b.n	8007c82 <prv_read_can_received_msg+0x142>
			default:
				rcvMsg.dlc = 0;
 8007c78:	2314      	movs	r3, #20
 8007c7a:	18fb      	adds	r3, r7, r3
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	711a      	strb	r2, [r3, #4]
				break; /* Invalid length when more than 8 */
 8007c80:	46c0      	nop			; (mov r8, r8)
		}
		rcvMsgIdent = rcvMsg.ident;
 8007c82:	2314      	movs	r3, #20
 8007c84:	18fb      	adds	r3, r7, r3
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	627b      	str	r3, [r7, #36]	; 0x24

		/*
		 * Hardware filters are not used for the moment
		 * \todo: Implement hardware filters...
		 */
		if (CANModule_local->useCANrxFilters) {
 8007c8a:	4b25      	ldr	r3, [pc, #148]	; (8007d20 <prv_read_can_received_msg+0x1e0>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	699b      	ldr	r3, [r3, #24]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d001      	beq.n	8007c98 <prv_read_can_received_msg+0x158>
			__BKPT(0);
 8007c94:	be00      	bkpt	0x0000
 8007c96:	e026      	b.n	8007ce6 <prv_read_can_received_msg+0x1a6>
		} else {
			/*
			 * We are not using hardware filters, hence it is necessary
			 * to manually match received message ID with all buffers
			 */
			buffer = CANModule_local->rxArray;
 8007c98:	4b21      	ldr	r3, [pc, #132]	; (8007d20 <prv_read_can_received_msg+0x1e0>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
			for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8007ca0:	4b1f      	ldr	r3, [pc, #124]	; (8007d20 <prv_read_can_received_msg+0x1e0>)
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	232a      	movs	r3, #42	; 0x2a
 8007ca6:	18fb      	adds	r3, r7, r3
 8007ca8:	8912      	ldrh	r2, [r2, #8]
 8007caa:	801a      	strh	r2, [r3, #0]
 8007cac:	e016      	b.n	8007cdc <prv_read_can_received_msg+0x19c>
				if (((rcvMsgIdent ^ buffer->ident) & buffer->mask) == 0U) {
 8007cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	001a      	movs	r2, r3
 8007cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb6:	4053      	eors	r3, r2
 8007cb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007cba:	8852      	ldrh	r2, [r2, #2]
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	d104      	bne.n	8007cca <prv_read_can_received_msg+0x18a>
					messageFound = 1;
 8007cc0:	2329      	movs	r3, #41	; 0x29
 8007cc2:	18fb      	adds	r3, r7, r3
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	701a      	strb	r2, [r3, #0]
					break;
 8007cc8:	e00d      	b.n	8007ce6 <prv_read_can_received_msg+0x1a6>
			for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8007cca:	222a      	movs	r2, #42	; 0x2a
 8007ccc:	18bb      	adds	r3, r7, r2
 8007cce:	18ba      	adds	r2, r7, r2
 8007cd0:	8812      	ldrh	r2, [r2, #0]
 8007cd2:	3a01      	subs	r2, #1
 8007cd4:	801a      	strh	r2, [r3, #0]
 8007cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cd8:	330c      	adds	r3, #12
 8007cda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007cdc:	232a      	movs	r3, #42	; 0x2a
 8007cde:	18fb      	adds	r3, r7, r3
 8007ce0:	881b      	ldrh	r3, [r3, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d1e3      	bne.n	8007cae <prv_read_can_received_msg+0x16e>
				}
			}
		}

		/* Call specific function, which will process the message */
		if (messageFound && buffer != NULL && buffer->CANrx_callback != NULL) {
 8007ce6:	2329      	movs	r3, #41	; 0x29
 8007ce8:	18fb      	adds	r3, r7, r3
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d012      	beq.n	8007d16 <prv_read_can_received_msg+0x1d6>
 8007cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00f      	beq.n	8007d16 <prv_read_can_received_msg+0x1d6>
 8007cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00b      	beq.n	8007d16 <prv_read_can_received_msg+0x1d6>
			buffer->CANrx_callback(buffer->object, (void*)&rcvMsg);
 8007cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	2114      	movs	r1, #20
 8007d08:	1879      	adds	r1, r7, r1
 8007d0a:	0018      	movs	r0, r3
 8007d0c:	4790      	blx	r2
 8007d0e:	e002      	b.n	8007d16 <prv_read_can_received_msg+0x1d6>
			return;
 8007d10:	46c0      	nop			; (mov r8, r8)
 8007d12:	e000      	b.n	8007d16 <prv_read_can_received_msg+0x1d6>
			return;
 8007d14:	46c0      	nop			; (mov r8, r8)
		}

}
 8007d16:	46bd      	mov	sp, r7
 8007d18:	b00c      	add	sp, #48	; 0x30
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	200005c0 	.word	0x200005c0
 8007d20:	20000598 	.word	0x20000598

08007d24 <HAL_FDCAN_RxFifo0Callback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       RxFifo0ITs: indicates which Rx FIFO 0 interrupts are signaled.
 */
void
 HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo0ITs) {
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60fb      	str	r3, [r7, #12]

    if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) {
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2201      	movs	r2, #1
 8007d36:	4013      	ands	r3, r2
 8007d38:	d014      	beq.n	8007d64 <HAL_FDCAN_RxFifo0Callback+0x40>
        prv_read_can_received_msg(hfdcan, FDCAN_RX_FIFO0, RxFifo0ITs);
 8007d3a:	683a      	ldr	r2, [r7, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2140      	movs	r1, #64	; 0x40
 8007d40:	0018      	movs	r0, r3
 8007d42:	f7ff fefd 	bl	8007b40 <prv_read_can_received_msg>

        vTaskNotifyGiveFromISR(CanOpenMenagerTHandle, &xHigherPriorityTaskWoken);
 8007d46:	4b09      	ldr	r3, [pc, #36]	; (8007d6c <HAL_FDCAN_RxFifo0Callback+0x48>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	220c      	movs	r2, #12
 8007d4c:	18ba      	adds	r2, r7, r2
 8007d4e:	0011      	movs	r1, r2
 8007d50:	0018      	movs	r0, r3
 8007d52:	f008 fb5b 	bl	801040c <vTaskNotifyGiveFromISR>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d003      	beq.n	8007d64 <HAL_FDCAN_RxFifo0Callback+0x40>
 8007d5c:	4b04      	ldr	r3, [pc, #16]	; (8007d70 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8007d5e:	2280      	movs	r2, #128	; 0x80
 8007d60:	0552      	lsls	r2, r2, #21
 8007d62:	601a      	str	r2, [r3, #0]
    }
}
 8007d64:	46c0      	nop			; (mov r8, r8)
 8007d66:	46bd      	mov	sp, r7
 8007d68:	b004      	add	sp, #16
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	200055c4 	.word	0x200055c4
 8007d70:	e000ed04 	.word	0xe000ed04

08007d74 <HAL_FDCAN_RxFifo1Callback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       RxFifo1ITs: indicates which Rx FIFO 0 interrupts are signaled.
 */
void
HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo1ITs) {
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	60fb      	str	r3, [r7, #12]

    if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) {
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	2208      	movs	r2, #8
 8007d86:	4013      	ands	r3, r2
 8007d88:	d014      	beq.n	8007db4 <HAL_FDCAN_RxFifo1Callback+0x40>
        prv_read_can_received_msg(hfdcan, FDCAN_RX_FIFO1, RxFifo1ITs);
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2141      	movs	r1, #65	; 0x41
 8007d90:	0018      	movs	r0, r3
 8007d92:	f7ff fed5 	bl	8007b40 <prv_read_can_received_msg>

        vTaskNotifyGiveFromISR(CanOpenMenagerTHandle, &xHigherPriorityTaskWoken);
 8007d96:	4b09      	ldr	r3, [pc, #36]	; (8007dbc <HAL_FDCAN_RxFifo1Callback+0x48>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	220c      	movs	r2, #12
 8007d9c:	18ba      	adds	r2, r7, r2
 8007d9e:	0011      	movs	r1, r2
 8007da0:	0018      	movs	r0, r3
 8007da2:	f008 fb33 	bl	801040c <vTaskNotifyGiveFromISR>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d003      	beq.n	8007db4 <HAL_FDCAN_RxFifo1Callback+0x40>
 8007dac:	4b04      	ldr	r3, [pc, #16]	; (8007dc0 <HAL_FDCAN_RxFifo1Callback+0x4c>)
 8007dae:	2280      	movs	r2, #128	; 0x80
 8007db0:	0552      	lsls	r2, r2, #21
 8007db2:	601a      	str	r2, [r3, #0]
    }
}
 8007db4:	46c0      	nop			; (mov r8, r8)
 8007db6:	46bd      	mov	sp, r7
 8007db8:	b004      	add	sp, #16
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	200055c4 	.word	0x200055c4
 8007dc0:	e000ed04 	.word	0xe000ed04

08007dc4 <HAL_FDCAN_TxBufferCompleteCallback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       BufferIndexes: Bits of successfully sent TX buffers
 */
void
HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef* hfdcan, uint32_t BufferIndexes) {
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
    CANModule_local->firstCANtxMessage = false;            /* First CAN message (bootup) was sent successfully */
 8007dce:	4b2d      	ldr	r3, [pc, #180]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	621a      	str	r2, [r3, #32]
    CANModule_local->bufferInhibitFlag = false;            /* Clear flag from previous message */
 8007dd6:	4b2b      	ldr	r3, [pc, #172]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	61da      	str	r2, [r3, #28]
    if (CANModule_local->CANtxCount > 0U) {                /* Are there any new messages waiting to be send */
 8007dde:	4b29      	ldr	r3, [pc, #164]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d047      	beq.n	8007e7a <HAL_FDCAN_TxBufferCompleteCallback+0xb6>
        CO_CANtx_t* buffer = &CANModule_local->txArray[0]; /* Start with first buffer handle */
 8007dea:	4b26      	ldr	r3, [pc, #152]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	617b      	str	r3, [r7, #20]
         * This function is always called from interrupt,
         * however to make sure no preemption can happen, interrupts are anyway locked
         * (unless you can guarantee no higher priority interrupt will try to access to FDCAN instance and send data,
         *  then no need to lock interrupts..)
         */
        CO_LOCK_CAN_SEND(CANModule_local);
 8007df2:	4b24      	ldr	r3, [pc, #144]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007df4:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007df6:	f3ef 8210 	mrs	r2, PRIMASK
 8007dfa:	60fa      	str	r2, [r7, #12]
  return(result);
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007e00:	b672      	cpsid	i
}
 8007e02:	46c0      	nop			; (mov r8, r8)
        for (i = CANModule_local->txSize; i > 0U; --i, ++buffer) {
 8007e04:	4b1f      	ldr	r3, [pc, #124]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	2312      	movs	r3, #18
 8007e0a:	18fb      	adds	r3, r7, r3
 8007e0c:	8a12      	ldrh	r2, [r2, #16]
 8007e0e:	801a      	strh	r2, [r3, #0]
 8007e10:	e024      	b.n	8007e5c <HAL_FDCAN_TxBufferCompleteCallback+0x98>
            /* Try to send message */
            if (buffer->bufferFull) {
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d017      	beq.n	8007e4a <HAL_FDCAN_TxBufferCompleteCallback+0x86>
                if (prv_send_can_message(CANModule_local, buffer)) {
 8007e1a:	4b1a      	ldr	r3, [pc, #104]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	0011      	movs	r1, r2
 8007e22:	0018      	movs	r0, r3
 8007e24:	f7ff fcfc 	bl	8007820 <prv_send_can_message>
 8007e28:	1e03      	subs	r3, r0, #0
 8007e2a:	d01d      	beq.n	8007e68 <HAL_FDCAN_TxBufferCompleteCallback+0xa4>
                    buffer->bufferFull = false;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	611a      	str	r2, [r3, #16]
                    CANModule_local->CANtxCount--;
 8007e32:	4b14      	ldr	r3, [pc, #80]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8007e38:	b292      	uxth	r2, r2
 8007e3a:	3a01      	subs	r2, #1
 8007e3c:	b292      	uxth	r2, r2
 8007e3e:	849a      	strh	r2, [r3, #36]	; 0x24
                    CANModule_local->bufferInhibitFlag = buffer->syncFlag;
 8007e40:	4b10      	ldr	r3, [pc, #64]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	6952      	ldr	r2, [r2, #20]
 8007e48:	61da      	str	r2, [r3, #28]
        for (i = CANModule_local->txSize; i > 0U; --i, ++buffer) {
 8007e4a:	2212      	movs	r2, #18
 8007e4c:	18bb      	adds	r3, r7, r2
 8007e4e:	18ba      	adds	r2, r7, r2
 8007e50:	8812      	ldrh	r2, [r2, #0]
 8007e52:	3a01      	subs	r2, #1
 8007e54:	801a      	strh	r2, [r3, #0]
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	3318      	adds	r3, #24
 8007e5a:	617b      	str	r3, [r7, #20]
 8007e5c:	2312      	movs	r3, #18
 8007e5e:	18fb      	adds	r3, r7, r3
 8007e60:	881b      	ldrh	r3, [r3, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1d5      	bne.n	8007e12 <HAL_FDCAN_TxBufferCompleteCallback+0x4e>
 8007e66:	e000      	b.n	8007e6a <HAL_FDCAN_TxBufferCompleteCallback+0xa6>
                } else {
                    break;  // if we could not send the message, break out of the loop (the tx buffers are full)
 8007e68:	46c0      	nop			; (mov r8, r8)
                }
            }
        }
        CO_UNLOCK_CAN_SEND(CANModule_local);
 8007e6a:	4b06      	ldr	r3, [pc, #24]	; (8007e84 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e70:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	f383 8810 	msr	PRIMASK, r3
}
 8007e78:	46c0      	nop			; (mov r8, r8)
    }
}
 8007e7a:	46c0      	nop			; (mov r8, r8)
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	b006      	add	sp, #24
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	20000598 	.word	0x20000598

08007e88 <toggleOutputPin>:
				{OUT15_GPIO_Port, OUT15_Pin, &outputsTimers[14]},
				{OUT16_GPIO_Port, OUT16_Pin, &outputsTimers[15]},
		};

void toggleOutputPin(void * param)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
	DigitalOutput *digitalOutput = (DigitalOutput *)param;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_TogglePin(digitalOutput->port, digitalOutput->pin);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	889b      	ldrh	r3, [r3, #4]
 8007e9c:	0019      	movs	r1, r3
 8007e9e:	0010      	movs	r0, r2
 8007ea0:	f003 fd3a 	bl	800b918 <HAL_GPIO_TogglePin>
}
 8007ea4:	46c0      	nop			; (mov r8, r8)
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	b004      	add	sp, #16
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <processFunctionData>:


void processFunctionData(DigitalOutput *digitalOutput, const uint8_t functionData)
{
 8007eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eae:	b087      	sub	sp, #28
 8007eb0:	af02      	add	r7, sp, #8
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	000a      	movs	r2, r1
 8007eb6:	1cfb      	adds	r3, r7, #3
 8007eb8:	701a      	strb	r2, [r3, #0]
	//enter critical section

	deInitSoftwareTimer(digitalOutput->timer);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	0018      	movs	r0, r3
 8007ec0:	f001 fda0 	bl	8009a04 <deInitSoftwareTimer>
	uint8_t property = (functionData >> 1) & 0b111;
 8007ec4:	1cfb      	adds	r3, r7, #3
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	085b      	lsrs	r3, r3, #1
 8007eca:	b2da      	uxtb	r2, r3
 8007ecc:	250f      	movs	r5, #15
 8007ece:	197b      	adds	r3, r7, r5
 8007ed0:	2107      	movs	r1, #7
 8007ed2:	400a      	ands	r2, r1
 8007ed4:	701a      	strb	r2, [r3, #0]
	uint8_t parameter = (functionData >> 4) & 0b111;
 8007ed6:	1cfb      	adds	r3, r7, #3
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	091b      	lsrs	r3, r3, #4
 8007edc:	b2da      	uxtb	r2, r3
 8007ede:	260e      	movs	r6, #14
 8007ee0:	19bb      	adds	r3, r7, r6
 8007ee2:	2107      	movs	r1, #7
 8007ee4:	400a      	ands	r2, r1
 8007ee6:	701a      	strb	r2, [r3, #0]
	uint8_t state = (functionData & 1) != 0;
 8007ee8:	1cfb      	adds	r3, r7, #3
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	2201      	movs	r2, #1
 8007eee:	4013      	ands	r3, r2
 8007ef0:	1e5a      	subs	r2, r3, #1
 8007ef2:	4193      	sbcs	r3, r2
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	230d      	movs	r3, #13
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	701a      	strb	r2, [r3, #0]
	uint8_t repeat;
	uint16_t duration = 0;
 8007efc:	240a      	movs	r4, #10
 8007efe:	193b      	adds	r3, r7, r4
 8007f00:	2200      	movs	r2, #0
 8007f02:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(digitalOutput->port, digitalOutput->pin, state);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6818      	ldr	r0, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	8899      	ldrh	r1, [r3, #4]
 8007f0c:	230d      	movs	r3, #13
 8007f0e:	18fb      	adds	r3, r7, r3
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	001a      	movs	r2, r3
 8007f14:	f003 fce3 	bl	800b8de <HAL_GPIO_WritePin>

	if(property == IMPULS_SIGNAL)
 8007f18:	197b      	adds	r3, r7, r5
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d11c      	bne.n	8007f5a <processFunctionData+0xae>
	{
		repeat = 0;
 8007f20:	2509      	movs	r5, #9
 8007f22:	197b      	adds	r3, r7, r5
 8007f24:	2200      	movs	r2, #0
 8007f26:	701a      	strb	r2, [r3, #0]
		duration = impulseDurations[parameter];
 8007f28:	19bb      	adds	r3, r7, r6
 8007f2a:	7819      	ldrb	r1, [r3, #0]
 8007f2c:	193b      	adds	r3, r7, r4
 8007f2e:	4a1e      	ldr	r2, [pc, #120]	; (8007fa8 <processFunctionData+0xfc>)
 8007f30:	0049      	lsls	r1, r1, #1
 8007f32:	5a8a      	ldrh	r2, [r1, r2]
 8007f34:	801a      	strh	r2, [r3, #0]

		initSoftwareTimer(digitalOutput->timer, duration, toggleOutputPin, repeat, digitalOutput);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6898      	ldr	r0, [r3, #8]
 8007f3a:	193b      	adds	r3, r7, r4
 8007f3c:	8819      	ldrh	r1, [r3, #0]
 8007f3e:	197b      	adds	r3, r7, r5
 8007f40:	781c      	ldrb	r4, [r3, #0]
 8007f42:	4a1a      	ldr	r2, [pc, #104]	; (8007fac <processFunctionData+0x100>)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	0023      	movs	r3, r4
 8007f4a:	f001 fd07 	bl	800995c <initSoftwareTimer>
		startSoftwareTimer(digitalOutput->timer);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	0018      	movs	r0, r3
 8007f54:	f001 fd9c 	bl	8009a90 <startSoftwareTimer>
		startSoftwareTimer(digitalOutput->timer);
	}

	//exit critical section

}
 8007f58:	e022      	b.n	8007fa0 <processFunctionData+0xf4>
	else if(property == FLASHING_SIGNAL)
 8007f5a:	230f      	movs	r3, #15
 8007f5c:	18fb      	adds	r3, r7, r3
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	2b03      	cmp	r3, #3
 8007f62:	d11d      	bne.n	8007fa0 <processFunctionData+0xf4>
		repeat = 1;
 8007f64:	2409      	movs	r4, #9
 8007f66:	193b      	adds	r3, r7, r4
 8007f68:	2201      	movs	r2, #1
 8007f6a:	701a      	strb	r2, [r3, #0]
		duration = flashingDurations[parameter];
 8007f6c:	230e      	movs	r3, #14
 8007f6e:	18fb      	adds	r3, r7, r3
 8007f70:	7819      	ldrb	r1, [r3, #0]
 8007f72:	250a      	movs	r5, #10
 8007f74:	197b      	adds	r3, r7, r5
 8007f76:	4a0e      	ldr	r2, [pc, #56]	; (8007fb0 <processFunctionData+0x104>)
 8007f78:	0049      	lsls	r1, r1, #1
 8007f7a:	5a8a      	ldrh	r2, [r1, r2]
 8007f7c:	801a      	strh	r2, [r3, #0]
		initSoftwareTimer(digitalOutput->timer, duration, toggleOutputPin, repeat, digitalOutput);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6898      	ldr	r0, [r3, #8]
 8007f82:	197b      	adds	r3, r7, r5
 8007f84:	8819      	ldrh	r1, [r3, #0]
 8007f86:	193b      	adds	r3, r7, r4
 8007f88:	781c      	ldrb	r4, [r3, #0]
 8007f8a:	4a08      	ldr	r2, [pc, #32]	; (8007fac <processFunctionData+0x100>)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	0023      	movs	r3, r4
 8007f92:	f001 fce3 	bl	800995c <initSoftwareTimer>
		startSoftwareTimer(digitalOutput->timer);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	0018      	movs	r0, r3
 8007f9c:	f001 fd78 	bl	8009a90 <startSoftwareTimer>
}
 8007fa0:	46c0      	nop			; (mov r8, r8)
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	b005      	add	sp, #20
 8007fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fa8:	08012b64 	.word	0x08012b64
 8007fac:	08007e89 	.word	0x08007e89
 8007fb0:	08012b54 	.word	0x08012b54

08007fb4 <virtualInputMappingRead>:

#define DISPLAY_FLOOR_NUMBER_FUNCTION	0x40
#define DISPLAY_FLOOR_NUMBER_OUTPUT		0xC7

ODR_t virtualInputMappingRead(OD_stream_t* const stream, void* const buffer, const OD_size_t size, OD_size_t* const bytesRead)
{
 8007fb4:	b590      	push	{r4, r7, lr}
 8007fb6:	b087      	sub	sp, #28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
 8007fc0:	603b      	str	r3, [r7, #0]
	if (pendingVirtualInputMappings > 0)
 8007fc2:	4b24      	ldr	r3, [pc, #144]	; (8008054 <virtualInputMappingRead+0xa0>)
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d039      	beq.n	800803e <virtualInputMappingRead+0x8a>
	{
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8007fca:	2317      	movs	r3, #23
 8007fcc:	18fb      	adds	r3, r7, r3
 8007fce:	2200      	movs	r2, #0
 8007fd0:	701a      	strb	r2, [r3, #0]
 8007fd2:	e02f      	b.n	8008034 <virtualInputMappingRead+0x80>
		{
			//find first pending input
			if(virtualInputMapping[i].pending)
 8007fd4:	2417      	movs	r4, #23
 8007fd6:	193b      	adds	r3, r7, r4
 8007fd8:	781a      	ldrb	r2, [r3, #0]
 8007fda:	491f      	ldr	r1, [pc, #124]	; (8008058 <virtualInputMappingRead+0xa4>)
 8007fdc:	0013      	movs	r3, r2
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	1a9b      	subs	r3, r3, r2
 8007fe2:	18cb      	adds	r3, r1, r3
 8007fe4:	3306      	adds	r3, #6
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d01d      	beq.n	8008028 <virtualInputMappingRead+0x74>
			{
				virtualInputMapping[i].pending = 0; //Clear pending input
 8007fec:	193b      	adds	r3, r7, r4
 8007fee:	781a      	ldrb	r2, [r3, #0]
 8007ff0:	4919      	ldr	r1, [pc, #100]	; (8008058 <virtualInputMappingRead+0xa4>)
 8007ff2:	0013      	movs	r3, r2
 8007ff4:	00db      	lsls	r3, r3, #3
 8007ff6:	1a9b      	subs	r3, r3, r2
 8007ff8:	18cb      	adds	r3, r1, r3
 8007ffa:	3306      	adds	r3, #6
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	701a      	strb	r2, [r3, #0]
				--pendingVirtualInputMappings; //Decrease pending inputs count
 8008000:	4b14      	ldr	r3, [pc, #80]	; (8008054 <virtualInputMappingRead+0xa0>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	3b01      	subs	r3, #1
 8008006:	b2da      	uxtb	r2, r3
 8008008:	4b12      	ldr	r3, [pc, #72]	; (8008054 <virtualInputMappingRead+0xa0>)
 800800a:	701a      	strb	r2, [r3, #0]

				memcpy(stream->dataOrig, virtualInputMapping[i].InputFunctionID, sizeof(virtualInputMapping[i].InputFunctionID));
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6818      	ldr	r0, [r3, #0]
 8008010:	193b      	adds	r3, r7, r4
 8008012:	781a      	ldrb	r2, [r3, #0]
 8008014:	0013      	movs	r3, r2
 8008016:	00db      	lsls	r3, r3, #3
 8008018:	1a9b      	subs	r3, r3, r2
 800801a:	4a0f      	ldr	r2, [pc, #60]	; (8008058 <virtualInputMappingRead+0xa4>)
 800801c:	189b      	adds	r3, r3, r2
 800801e:	2206      	movs	r2, #6
 8008020:	0019      	movs	r1, r3
 8008022:	f009 fafb 	bl	801161c <memcpy>
				break;
 8008026:	e00a      	b.n	800803e <virtualInputMappingRead+0x8a>
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8008028:	2217      	movs	r2, #23
 800802a:	18bb      	adds	r3, r7, r2
 800802c:	18ba      	adds	r2, r7, r2
 800802e:	7812      	ldrb	r2, [r2, #0]
 8008030:	3201      	adds	r2, #1
 8008032:	701a      	strb	r2, [r3, #0]
 8008034:	2317      	movs	r3, #23
 8008036:	18fb      	adds	r3, r7, r3
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	2b0f      	cmp	r3, #15
 800803c:	d9ca      	bls.n	8007fd4 <virtualInputMappingRead+0x20>
			}
		}
	}

	return OD_readOriginal(stream, buffer, size, bytesRead);
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	68b9      	ldr	r1, [r7, #8]
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f7f9 fe10 	bl	8001c6a <OD_readOriginal>
 800804a:	0003      	movs	r3, r0
}
 800804c:	0018      	movs	r0, r3
 800804e:	46bd      	mov	sp, r7
 8008050:	b007      	add	sp, #28
 8008052:	bd90      	pop	{r4, r7, pc}
 8008054:	20005528 	.word	0x20005528
 8008058:	20005530 	.word	0x20005530

0800805c <virtualOutputMappingWrite>:

ODR_t virtualOutputMappingWrite(OD_stream_t* const stream, const void* const buffer, const OD_size_t size, OD_size_t* const bytesWritten)
{
 800805c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800805e:	b09b      	sub	sp, #108	; 0x6c
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
 8008068:	603b      	str	r3, [r7, #0]
	ODR_t result = OD_writeOriginal(stream, buffer, size, bytesWritten);
 800806a:	2565      	movs	r5, #101	; 0x65
 800806c:	197c      	adds	r4, r7, r5
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	68b9      	ldr	r1, [r7, #8]
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	f7f9 fe57 	bl	8001d28 <OD_writeOriginal>
 800807a:	0003      	movs	r3, r0
 800807c:	7023      	strb	r3, [r4, #0]

	if(result != ODR_OK)
 800807e:	197b      	adds	r3, r7, r5
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	b25b      	sxtb	r3, r3
 8008084:	2b00      	cmp	r3, #0
 8008086:	d003      	beq.n	8008090 <virtualOutputMappingWrite+0x34>
	{
		return result;
 8008088:	197b      	adds	r3, r7, r5
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	b25b      	sxtb	r3, r3
 800808e:	e158      	b.n	8008342 <virtualOutputMappingWrite+0x2e6>
	}

	const OD_entry_t *entry = OD_find(OD, 0x6200);
 8008090:	4bae      	ldr	r3, [pc, #696]	; (800834c <virtualOutputMappingWrite+0x2f0>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	22c4      	movs	r2, #196	; 0xc4
 8008096:	01d2      	lsls	r2, r2, #7
 8008098:	0011      	movs	r1, r2
 800809a:	0018      	movs	r0, r3
 800809c:	f7f9 fec1 	bl	8001e22 <OD_find>
 80080a0:	0003      	movs	r3, r0
 80080a2:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t *bufferU8 = (uint8_t*)buffer;
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint8_t floorIndicators[6];

	if(bufferU8[0] == DISPLAY_FLOOR_NUMBER_FUNCTION)
 80080a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080aa:	781b      	ldrb	r3, [r3, #0]
 80080ac:	2b40      	cmp	r3, #64	; 0x40
 80080ae:	d134      	bne.n	800811a <virtualOutputMappingWrite+0xbe>
	{
		currentFloorNumber = bufferU8[1];
 80080b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080b2:	785a      	ldrb	r2, [r3, #1]
 80080b4:	4ba6      	ldr	r3, [pc, #664]	; (8008350 <virtualOutputMappingWrite+0x2f4>)
 80080b6:	701a      	strb	r2, [r3, #0]
		floorIndicators[0] = bufferU8[1] & 1;
 80080b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080ba:	3301      	adds	r3, #1
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2201      	movs	r2, #1
 80080c0:	4013      	ands	r3, r2
 80080c2:	b2da      	uxtb	r2, r3
 80080c4:	2154      	movs	r1, #84	; 0x54
 80080c6:	187b      	adds	r3, r7, r1
 80080c8:	701a      	strb	r2, [r3, #0]
		floorIndicators[1] = bufferU8[1] & 2;
 80080ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080cc:	3301      	adds	r3, #1
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	2202      	movs	r2, #2
 80080d2:	4013      	ands	r3, r2
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	187b      	adds	r3, r7, r1
 80080d8:	705a      	strb	r2, [r3, #1]
		floorIndicators[2] = bufferU8[1] & 4;
 80080da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080dc:	3301      	adds	r3, #1
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	2204      	movs	r2, #4
 80080e2:	4013      	ands	r3, r2
 80080e4:	b2da      	uxtb	r2, r3
 80080e6:	187b      	adds	r3, r7, r1
 80080e8:	709a      	strb	r2, [r3, #2]
		floorIndicators[3] = bufferU8[1] & 8;
 80080ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080ec:	3301      	adds	r3, #1
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	2208      	movs	r2, #8
 80080f2:	4013      	ands	r3, r2
 80080f4:	b2da      	uxtb	r2, r3
 80080f6:	187b      	adds	r3, r7, r1
 80080f8:	70da      	strb	r2, [r3, #3]
		floorIndicators[4] = bufferU8[1] & 16;
 80080fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080fc:	3301      	adds	r3, #1
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	2210      	movs	r2, #16
 8008102:	4013      	ands	r3, r2
 8008104:	b2da      	uxtb	r2, r3
 8008106:	187b      	adds	r3, r7, r1
 8008108:	711a      	strb	r2, [r3, #4]
		floorIndicators[5] = bufferU8[1] & 32;
 800810a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800810c:	3301      	adds	r3, #1
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	2220      	movs	r2, #32
 8008112:	4013      	ands	r3, r2
 8008114:	b2da      	uxtb	r2, r3
 8008116:	187b      	adds	r3, r7, r1
 8008118:	715a      	strb	r2, [r3, #5]
	}

	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 800811a:	2367      	movs	r3, #103	; 0x67
 800811c:	18fb      	adds	r3, r7, r3
 800811e:	2201      	movs	r2, #1
 8008120:	701a      	strb	r2, [r3, #0]
 8008122:	e107      	b.n	8008334 <virtualOutputMappingWrite+0x2d8>
	{
		uint8_t identifier[6], identifierCopy[6];

		OD_IO_t io;
		{
			result = OD_getSub(entry, subIndex, &io, false);
 8008124:	2665      	movs	r6, #101	; 0x65
 8008126:	19bc      	adds	r4, r7, r6
 8008128:	2528      	movs	r5, #40	; 0x28
 800812a:	197a      	adds	r2, r7, r5
 800812c:	2367      	movs	r3, #103	; 0x67
 800812e:	18fb      	adds	r3, r7, r3
 8008130:	7819      	ldrb	r1, [r3, #0]
 8008132:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8008134:	2300      	movs	r3, #0
 8008136:	f7f9 feef 	bl	8001f18 <OD_getSub>
 800813a:	0003      	movs	r3, r0
 800813c:	7023      	strb	r3, [r4, #0]
		}

		OD_stream_t ioStreamCopy = io.stream;
 800813e:	2314      	movs	r3, #20
 8008140:	18fb      	adds	r3, r7, r3
 8008142:	197a      	adds	r2, r7, r5
 8008144:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008146:	c313      	stmia	r3!, {r0, r1, r4}
 8008148:	ca03      	ldmia	r2!, {r0, r1}
 800814a:	c303      	stmia	r3!, {r0, r1}
		{
			OD_size_t bytesRead;
			result = io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 800814c:	002a      	movs	r2, r5
 800814e:	197b      	adds	r3, r7, r5
 8008150:	695d      	ldr	r5, [r3, #20]
 8008152:	19bc      	adds	r4, r7, r6
 8008154:	2310      	movs	r3, #16
 8008156:	18fb      	adds	r3, r7, r3
 8008158:	264c      	movs	r6, #76	; 0x4c
 800815a:	19b9      	adds	r1, r7, r6
 800815c:	18b8      	adds	r0, r7, r2
 800815e:	2206      	movs	r2, #6
 8008160:	47a8      	blx	r5
 8008162:	0003      	movs	r3, r0
 8008164:	7023      	strb	r3, [r4, #0]
		}

		identifierCopy[0] = identifier[0];
 8008166:	19bb      	adds	r3, r7, r6
 8008168:	781a      	ldrb	r2, [r3, #0]
 800816a:	2344      	movs	r3, #68	; 0x44
 800816c:	18fb      	adds	r3, r7, r3
 800816e:	701a      	strb	r2, [r3, #0]

		for(uint8_t j = 1; j < 5; ++j)
 8008170:	2366      	movs	r3, #102	; 0x66
 8008172:	18fb      	adds	r3, r7, r3
 8008174:	2201      	movs	r2, #1
 8008176:	701a      	strb	r2, [r3, #0]
 8008178:	e01f      	b.n	80081ba <virtualOutputMappingWrite+0x15e>
		{
			if(bufferU8[j] == 0xff)
 800817a:	2166      	movs	r1, #102	; 0x66
 800817c:	187b      	adds	r3, r7, r1
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008182:	18d3      	adds	r3, r2, r3
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	2bff      	cmp	r3, #255	; 0xff
 8008188:	d106      	bne.n	8008198 <virtualOutputMappingWrite+0x13c>
			{
				identifierCopy[j] = 0xff;
 800818a:	187b      	adds	r3, r7, r1
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	2244      	movs	r2, #68	; 0x44
 8008190:	18ba      	adds	r2, r7, r2
 8008192:	21ff      	movs	r1, #255	; 0xff
 8008194:	54d1      	strb	r1, [r2, r3]
 8008196:	e00a      	b.n	80081ae <virtualOutputMappingWrite+0x152>
			}
			else
			{
				identifierCopy[j] = identifier[j];
 8008198:	2166      	movs	r1, #102	; 0x66
 800819a:	187b      	adds	r3, r7, r1
 800819c:	781a      	ldrb	r2, [r3, #0]
 800819e:	187b      	adds	r3, r7, r1
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	214c      	movs	r1, #76	; 0x4c
 80081a4:	1879      	adds	r1, r7, r1
 80081a6:	5c89      	ldrb	r1, [r1, r2]
 80081a8:	2244      	movs	r2, #68	; 0x44
 80081aa:	18ba      	adds	r2, r7, r2
 80081ac:	54d1      	strb	r1, [r2, r3]
		for(uint8_t j = 1; j < 5; ++j)
 80081ae:	2266      	movs	r2, #102	; 0x66
 80081b0:	18bb      	adds	r3, r7, r2
 80081b2:	18ba      	adds	r2, r7, r2
 80081b4:	7812      	ldrb	r2, [r2, #0]
 80081b6:	3201      	adds	r2, #1
 80081b8:	701a      	strb	r2, [r3, #0]
 80081ba:	2366      	movs	r3, #102	; 0x66
 80081bc:	18fb      	adds	r3, r7, r3
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	2b04      	cmp	r3, #4
 80081c2:	d9da      	bls.n	800817a <virtualOutputMappingWrite+0x11e>
			}
		}

		identifierCopy[5] = identifier[5];
 80081c4:	214c      	movs	r1, #76	; 0x4c
 80081c6:	187b      	adds	r3, r7, r1
 80081c8:	795a      	ldrb	r2, [r3, #5]
 80081ca:	2344      	movs	r3, #68	; 0x44
 80081cc:	18fb      	adds	r3, r7, r3
 80081ce:	715a      	strb	r2, [r3, #5]

		if(subIndex > 7)
 80081d0:	2267      	movs	r2, #103	; 0x67
 80081d2:	18bb      	adds	r3, r7, r2
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	2b07      	cmp	r3, #7
 80081d8:	d927      	bls.n	800822a <virtualOutputMappingWrite+0x1ce>
		{
			if(identifier[5])
 80081da:	187b      	adds	r3, r7, r1
 80081dc:	795b      	ldrb	r3, [r3, #5]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d010      	beq.n	8008204 <virtualOutputMappingWrite+0x1a8>
			{
				inputsState |= (1 << (subIndex - 8));
 80081e2:	18bb      	adds	r3, r7, r2
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	3b08      	subs	r3, #8
 80081e8:	2201      	movs	r2, #1
 80081ea:	409a      	lsls	r2, r3
 80081ec:	0013      	movs	r3, r2
 80081ee:	b25a      	sxtb	r2, r3
 80081f0:	4b58      	ldr	r3, [pc, #352]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	b25b      	sxtb	r3, r3
 80081f8:	4313      	orrs	r3, r2
 80081fa:	b25b      	sxtb	r3, r3
 80081fc:	b2da      	uxtb	r2, r3
 80081fe:	4b55      	ldr	r3, [pc, #340]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 8008200:	701a      	strb	r2, [r3, #0]
 8008202:	e012      	b.n	800822a <virtualOutputMappingWrite+0x1ce>
			}
			else
			{
				inputsState &= ~(1 << (subIndex - 8));
 8008204:	2367      	movs	r3, #103	; 0x67
 8008206:	18fb      	adds	r3, r7, r3
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	3b08      	subs	r3, #8
 800820c:	2201      	movs	r2, #1
 800820e:	409a      	lsls	r2, r3
 8008210:	0013      	movs	r3, r2
 8008212:	b25b      	sxtb	r3, r3
 8008214:	43db      	mvns	r3, r3
 8008216:	b25b      	sxtb	r3, r3
 8008218:	4a4e      	ldr	r2, [pc, #312]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 800821a:	7812      	ldrb	r2, [r2, #0]
 800821c:	b2d2      	uxtb	r2, r2
 800821e:	b252      	sxtb	r2, r2
 8008220:	4013      	ands	r3, r2
 8008222:	b25b      	sxtb	r3, r3
 8008224:	b2da      	uxtb	r2, r3
 8008226:	4b4b      	ldr	r3, [pc, #300]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 8008228:	701a      	strb	r2, [r3, #0]
			}
		}

		//Indicate floor numer if necessery
		if(bufferU8[0] == DISPLAY_FLOOR_NUMBER_FUNCTION)
 800822a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	2b40      	cmp	r3, #64	; 0x40
 8008230:	d123      	bne.n	800827a <virtualOutputMappingWrite+0x21e>
		{
			if(identifierCopy[0] == DISPLAY_FLOOR_NUMBER_OUTPUT)
 8008232:	2244      	movs	r2, #68	; 0x44
 8008234:	18bb      	adds	r3, r7, r2
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	2bc7      	cmp	r3, #199	; 0xc7
 800823a:	d12d      	bne.n	8008298 <virtualOutputMappingWrite+0x23c>
			{
				if(identifierCopy[2] != bufferU8[2] && canOpenNodeSTM32.baudrate == 125)
 800823c:	18bb      	adds	r3, r7, r2
 800823e:	789a      	ldrb	r2, [r3, #2]
 8008240:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008242:	3302      	adds	r3, #2
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	429a      	cmp	r2, r3
 8008248:	d004      	beq.n	8008254 <virtualOutputMappingWrite+0x1f8>
 800824a:	4b43      	ldr	r3, [pc, #268]	; (8008358 <virtualOutputMappingWrite+0x2fc>)
 800824c:	885b      	ldrh	r3, [r3, #2]
 800824e:	b29b      	uxth	r3, r3
 8008250:	2b7d      	cmp	r3, #125	; 0x7d
 8008252:	d066      	beq.n	8008322 <virtualOutputMappingWrite+0x2c6>
				{
					continue;
				}

				if(floorIndicators[identifierCopy[1] - 6])
 8008254:	2344      	movs	r3, #68	; 0x44
 8008256:	18fb      	adds	r3, r7, r3
 8008258:	785b      	ldrb	r3, [r3, #1]
 800825a:	3b06      	subs	r3, #6
 800825c:	2254      	movs	r2, #84	; 0x54
 800825e:	18ba      	adds	r2, r7, r2
 8008260:	5cd3      	ldrb	r3, [r2, r3]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d004      	beq.n	8008270 <virtualOutputMappingWrite+0x214>
				{
					identifier[5] = 1;
 8008266:	234c      	movs	r3, #76	; 0x4c
 8008268:	18fb      	adds	r3, r7, r3
 800826a:	2201      	movs	r2, #1
 800826c:	715a      	strb	r2, [r3, #5]
 800826e:	e013      	b.n	8008298 <virtualOutputMappingWrite+0x23c>
				}
				else
				{
					identifier[5] = 0;
 8008270:	234c      	movs	r3, #76	; 0x4c
 8008272:	18fb      	adds	r3, r7, r3
 8008274:	2200      	movs	r2, #0
 8008276:	715a      	strb	r2, [r3, #5]
 8008278:	e00e      	b.n	8008298 <virtualOutputMappingWrite+0x23c>
			}
		}
		else
		{

			if(memcmp(identifierCopy, buffer, size - 1))
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	1e5a      	subs	r2, r3, #1
 800827e:	68b9      	ldr	r1, [r7, #8]
 8008280:	2344      	movs	r3, #68	; 0x44
 8008282:	18fb      	adds	r3, r7, r3
 8008284:	0018      	movs	r0, r3
 8008286:	f009 f9bb 	bl	8011600 <memcmp>
 800828a:	1e03      	subs	r3, r0, #0
 800828c:	d14b      	bne.n	8008326 <virtualOutputMappingWrite+0x2ca>
			{
				continue;
			}

			identifier[5] = bufferU8[5];
 800828e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008290:	795a      	ldrb	r2, [r3, #5]
 8008292:	234c      	movs	r3, #76	; 0x4c
 8008294:	18fb      	adds	r3, r7, r3
 8008296:	715a      	strb	r2, [r3, #5]

		}

		if(subIndex > 7)
 8008298:	2267      	movs	r2, #103	; 0x67
 800829a:	18bb      	adds	r3, r7, r2
 800829c:	781b      	ldrb	r3, [r3, #0]
 800829e:	2b07      	cmp	r3, #7
 80082a0:	d928      	bls.n	80082f4 <virtualOutputMappingWrite+0x298>
		{
			if(identifier[5])
 80082a2:	234c      	movs	r3, #76	; 0x4c
 80082a4:	18fb      	adds	r3, r7, r3
 80082a6:	795b      	ldrb	r3, [r3, #5]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d010      	beq.n	80082ce <virtualOutputMappingWrite+0x272>
			{
				inputsState |= (1 << (subIndex - 8));
 80082ac:	18bb      	adds	r3, r7, r2
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	3b08      	subs	r3, #8
 80082b2:	2201      	movs	r2, #1
 80082b4:	409a      	lsls	r2, r3
 80082b6:	0013      	movs	r3, r2
 80082b8:	b25a      	sxtb	r2, r3
 80082ba:	4b26      	ldr	r3, [pc, #152]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	b25b      	sxtb	r3, r3
 80082c2:	4313      	orrs	r3, r2
 80082c4:	b25b      	sxtb	r3, r3
 80082c6:	b2da      	uxtb	r2, r3
 80082c8:	4b22      	ldr	r3, [pc, #136]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 80082ca:	701a      	strb	r2, [r3, #0]
 80082cc:	e012      	b.n	80082f4 <virtualOutputMappingWrite+0x298>
			}
			else
			{
				inputsState &= ~(1 << (subIndex - 8));
 80082ce:	2367      	movs	r3, #103	; 0x67
 80082d0:	18fb      	adds	r3, r7, r3
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	3b08      	subs	r3, #8
 80082d6:	2201      	movs	r2, #1
 80082d8:	409a      	lsls	r2, r3
 80082da:	0013      	movs	r3, r2
 80082dc:	b25b      	sxtb	r3, r3
 80082de:	43db      	mvns	r3, r3
 80082e0:	b25b      	sxtb	r3, r3
 80082e2:	4a1c      	ldr	r2, [pc, #112]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 80082e4:	7812      	ldrb	r2, [r2, #0]
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	b252      	sxtb	r2, r2
 80082ea:	4013      	ands	r3, r2
 80082ec:	b25b      	sxtb	r3, r3
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	4b18      	ldr	r3, [pc, #96]	; (8008354 <virtualOutputMappingWrite+0x2f8>)
 80082f2:	701a      	strb	r2, [r3, #0]
			}
		}


		result = io.write(&ioStreamCopy, identifier, size, bytesWritten);
 80082f4:	2328      	movs	r3, #40	; 0x28
 80082f6:	18fb      	adds	r3, r7, r3
 80082f8:	699d      	ldr	r5, [r3, #24]
 80082fa:	2665      	movs	r6, #101	; 0x65
 80082fc:	19bc      	adds	r4, r7, r6
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	214c      	movs	r1, #76	; 0x4c
 8008304:	1879      	adds	r1, r7, r1
 8008306:	2014      	movs	r0, #20
 8008308:	1838      	adds	r0, r7, r0
 800830a:	47a8      	blx	r5
 800830c:	0003      	movs	r3, r0
 800830e:	7023      	strb	r3, [r4, #0]

		if(result != ODR_OK)
 8008310:	19bb      	adds	r3, r7, r6
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	b25b      	sxtb	r3, r3
 8008316:	2b00      	cmp	r3, #0
 8008318:	d006      	beq.n	8008328 <virtualOutputMappingWrite+0x2cc>
		{
			return result;
 800831a:	19bb      	adds	r3, r7, r6
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	b25b      	sxtb	r3, r3
 8008320:	e00f      	b.n	8008342 <virtualOutputMappingWrite+0x2e6>
					continue;
 8008322:	46c0      	nop			; (mov r8, r8)
 8008324:	e000      	b.n	8008328 <virtualOutputMappingWrite+0x2cc>
				continue;
 8008326:	46c0      	nop			; (mov r8, r8)
	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008328:	2267      	movs	r2, #103	; 0x67
 800832a:	18bb      	adds	r3, r7, r2
 800832c:	18ba      	adds	r2, r7, r2
 800832e:	7812      	ldrb	r2, [r2, #0]
 8008330:	3201      	adds	r2, #1
 8008332:	701a      	strb	r2, [r3, #0]
 8008334:	2367      	movs	r3, #103	; 0x67
 8008336:	18fb      	adds	r3, r7, r3
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2b10      	cmp	r3, #16
 800833c:	d800      	bhi.n	8008340 <virtualOutputMappingWrite+0x2e4>
 800833e:	e6f1      	b.n	8008124 <virtualOutputMappingWrite+0xc8>
		}
	}

	return ODR_OK;
 8008340:	2300      	movs	r3, #0

}
 8008342:	0018      	movs	r0, r3
 8008344:	46bd      	mov	sp, r7
 8008346:	b01b      	add	sp, #108	; 0x6c
 8008348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800834a:	46c0      	nop			; (mov r8, r8)
 800834c:	20000338 	.word	0x20000338
 8008350:	2000072e 	.word	0x2000072e
 8008354:	2000072f 	.word	0x2000072f
 8008358:	200055a0 	.word	0x200055a0

0800835c <outputGroupWrite>:

ODR_t outputGroupWrite(OD_stream_t* const stream, const void* const buffer, const OD_size_t size, OD_size_t* const bytesWritten)
{
 800835c:	b5b0      	push	{r4, r5, r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
 8008368:	603b      	str	r3, [r7, #0]
	ODR_t result = OD_writeOriginal(stream, buffer, size, bytesWritten);
 800836a:	2517      	movs	r5, #23
 800836c:	197c      	adds	r4, r7, r5
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	687a      	ldr	r2, [r7, #4]
 8008372:	68b9      	ldr	r1, [r7, #8]
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f7f9 fcd7 	bl	8001d28 <OD_writeOriginal>
 800837a:	0003      	movs	r3, r0
 800837c:	7023      	strb	r3, [r4, #0]

	if(result != ODR_OK)
 800837e:	197b      	adds	r3, r7, r5
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	b25b      	sxtb	r3, r3
 8008384:	2b00      	cmp	r3, #0
 8008386:	d003      	beq.n	8008390 <outputGroupWrite+0x34>
	{
		return result;
 8008388:	197b      	adds	r3, r7, r5
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	b25b      	sxtb	r3, r3
 800838e:	e029      	b.n	80083e4 <outputGroupWrite+0x88>
	}

	uint8_t outputsShift = VIRTUAL_OUTPUT_MAPPING_SIZE - DIGITAL_OUTPUTS_COUNT;
 8008390:	2016      	movs	r0, #22
 8008392:	183b      	adds	r3, r7, r0
 8008394:	2200      	movs	r2, #0
 8008396:	701a      	strb	r2, [r3, #0]
	uint8_t subIndex = stream->subIndex;
 8008398:	2115      	movs	r1, #21
 800839a:	187b      	adds	r3, r7, r1
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	7c52      	ldrb	r2, [r2, #17]
 80083a0:	701a      	strb	r2, [r3, #0]

	if (subIndex <= outputsShift || subIndex > OD_CNT_ARR_6200)	// non-existent output?
 80083a2:	187a      	adds	r2, r7, r1
 80083a4:	183b      	adds	r3, r7, r0
 80083a6:	7812      	ldrb	r2, [r2, #0]
 80083a8:	781b      	ldrb	r3, [r3, #0]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d903      	bls.n	80083b6 <outputGroupWrite+0x5a>
 80083ae:	187b      	adds	r3, r7, r1
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	2b10      	cmp	r3, #16
 80083b4:	d901      	bls.n	80083ba <outputGroupWrite+0x5e>
		return ODR_OK;	// just ignore it...
 80083b6:	2300      	movs	r3, #0
 80083b8:	e014      	b.n	80083e4 <outputGroupWrite+0x88>

	const uint8_t *functionData = (const uint8_t *)buffer;
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	613b      	str	r3, [r7, #16]
	processFunctionData(&digitaloutputs[subIndex - 1], functionData[size - 1]);
 80083be:	2315      	movs	r3, #21
 80083c0:	18fb      	adds	r3, r7, r3
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	1e5a      	subs	r2, r3, #1
 80083c6:	0013      	movs	r3, r2
 80083c8:	005b      	lsls	r3, r3, #1
 80083ca:	189b      	adds	r3, r3, r2
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4a07      	ldr	r2, [pc, #28]	; (80083ec <outputGroupWrite+0x90>)
 80083d0:	1898      	adds	r0, r3, r2
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	693a      	ldr	r2, [r7, #16]
 80083d8:	18d3      	adds	r3, r2, r3
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	0019      	movs	r1, r3
 80083de:	f7ff fd65 	bl	8007eac <processFunctionData>

	return ODR_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	0018      	movs	r0, r3
 80083e6:	46bd      	mov	sp, r7
 80083e8:	b006      	add	sp, #24
 80083ea:	bdb0      	pop	{r4, r5, r7, pc}
 80083ec:	200003bc 	.word	0x200003bc

080083f0 <nmtStateChangedCallback>:
#define FLASH_PAGE 255 //For 256 flash pages
//#define FLASH_PAGE 127 //For 128 flash pages


void nmtStateChangedCallback(const CO_NMT_internalState_t state)
{
 80083f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083f2:	b0c9      	sub	sp, #292	; 0x124
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	0002      	movs	r2, r0
 80083f8:	4bd5      	ldr	r3, [pc, #852]	; (8008750 <nmtStateChangedCallback+0x360>)
 80083fa:	2190      	movs	r1, #144	; 0x90
 80083fc:	0049      	lsls	r1, r1, #1
 80083fe:	468c      	mov	ip, r1
 8008400:	44bc      	add	ip, r7
 8008402:	4463      	add	r3, ip
 8008404:	701a      	strb	r2, [r3, #0]
	CO_LOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 8008406:	4bd3      	ldr	r3, [pc, #844]	; (8008754 <nmtStateChangedCallback+0x364>)
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800840c:	f3ef 8210 	mrs	r2, PRIMASK
 8008410:	2184      	movs	r1, #132	; 0x84
 8008412:	0049      	lsls	r1, r1, #1
 8008414:	1878      	adds	r0, r7, r1
 8008416:	6002      	str	r2, [r0, #0]
  return(result);
 8008418:	187a      	adds	r2, r7, r1
 800841a:	6812      	ldr	r2, [r2, #0]
 800841c:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 800841e:	b672      	cpsid	i
}
 8008420:	46c0      	nop			; (mov r8, r8)

	OD_entry_t *entry;

	if(state != CO_NMT_OPERATIONAL)
 8008422:	4bcb      	ldr	r3, [pc, #812]	; (8008750 <nmtStateChangedCallback+0x360>)
 8008424:	2290      	movs	r2, #144	; 0x90
 8008426:	0052      	lsls	r2, r2, #1
 8008428:	4694      	mov	ip, r2
 800842a:	44bc      	add	ip, r7
 800842c:	4463      	add	r3, ip
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	b25b      	sxtb	r3, r3
 8008432:	2b05      	cmp	r3, #5
 8008434:	d100      	bne.n	8008438 <nmtStateChangedCallback+0x48>
 8008436:	e0d9      	b.n	80085ec <nmtStateChangedCallback+0x1fc>
	{
		Flash_ReadStruct(FLASH_PAGE, &flash_virtualInputOutput);
 8008438:	4bc7      	ldr	r3, [pc, #796]	; (8008758 <nmtStateChangedCallback+0x368>)
 800843a:	0019      	movs	r1, r3
 800843c:	20ff      	movs	r0, #255	; 0xff
 800843e:	f001 f811 	bl	8009464 <Flash_ReadStruct>

		uint8_t isNotEmpty = !checkStructEmpty(&flash_virtualInputOutput);
 8008442:	4bc5      	ldr	r3, [pc, #788]	; (8008758 <nmtStateChangedCallback+0x368>)
 8008444:	0018      	movs	r0, r3
 8008446:	f001 f821 	bl	800948c <checkStructEmpty>
 800844a:	0003      	movs	r3, r0
 800844c:	425a      	negs	r2, r3
 800844e:	4153      	adcs	r3, r2
 8008450:	b2da      	uxtb	r2, r3
 8008452:	2114      	movs	r1, #20
 8008454:	31ff      	adds	r1, #255	; 0xff
 8008456:	187b      	adds	r3, r7, r1
 8008458:	701a      	strb	r2, [r3, #0]

		if(isNotEmpty)
 800845a:	187b      	adds	r3, r7, r1
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d053      	beq.n	800850a <nmtStateChangedCallback+0x11a>
		{
			entry = OD_find(OD, 0x6100);
 8008462:	4bbe      	ldr	r3, [pc, #760]	; (800875c <nmtStateChangedCallback+0x36c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	22c2      	movs	r2, #194	; 0xc2
 8008468:	01d2      	lsls	r2, r2, #7
 800846a:	0011      	movs	r1, r2
 800846c:	0018      	movs	r0, r3
 800846e:	f7f9 fcd8 	bl	8001e22 <OD_find>
 8008472:	0003      	movs	r3, r0
 8008474:	228a      	movs	r2, #138	; 0x8a
 8008476:	0052      	lsls	r2, r2, #1
 8008478:	18ba      	adds	r2, r7, r2
 800847a:	6013      	str	r3, [r2, #0]

			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 800847c:	2320      	movs	r3, #32
 800847e:	33ff      	adds	r3, #255	; 0xff
 8008480:	18fb      	adds	r3, r7, r3
 8008482:	2201      	movs	r2, #1
 8008484:	701a      	strb	r2, [r3, #0]
 8008486:	e03a      	b.n	80084fe <nmtStateChangedCallback+0x10e>
			{
				OD_IO_t io;
				{
					OD_getSub(entry, subIndex, &io, false);
 8008488:	25e4      	movs	r5, #228	; 0xe4
 800848a:	197a      	adds	r2, r7, r5
 800848c:	2620      	movs	r6, #32
 800848e:	36ff      	adds	r6, #255	; 0xff
 8008490:	19bb      	adds	r3, r7, r6
 8008492:	7819      	ldrb	r1, [r3, #0]
 8008494:	238a      	movs	r3, #138	; 0x8a
 8008496:	005b      	lsls	r3, r3, #1
 8008498:	18fb      	adds	r3, r7, r3
 800849a:	6818      	ldr	r0, [r3, #0]
 800849c:	2300      	movs	r3, #0
 800849e:	f7f9 fd3b 	bl	8001f18 <OD_getSub>
				}

				uint8_t identifier[6];

				OD_stream_t ioStreamCopy = io.stream;
 80084a2:	23c8      	movs	r3, #200	; 0xc8
 80084a4:	18fb      	adds	r3, r7, r3
 80084a6:	197a      	adds	r2, r7, r5
 80084a8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80084aa:	c313      	stmia	r3!, {r0, r1, r4}
 80084ac:	ca03      	ldmia	r2!, {r0, r1}
 80084ae:	c303      	stmia	r3!, {r0, r1}
				{
					OD_size_t bytesRead;
					io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 80084b0:	197b      	adds	r3, r7, r5
 80084b2:	695c      	ldr	r4, [r3, #20]
 80084b4:	21c0      	movs	r1, #192	; 0xc0
 80084b6:	187b      	adds	r3, r7, r1
 80084b8:	22dc      	movs	r2, #220	; 0xdc
 80084ba:	18b9      	adds	r1, r7, r2
 80084bc:	1978      	adds	r0, r7, r5
 80084be:	2206      	movs	r2, #6
 80084c0:	47a0      	blx	r4
				}

				memcpy(identifier, flash_virtualInputOutput.virtualInputs[subIndex-1], 5);	// load saved input functions
 80084c2:	19bb      	adds	r3, r7, r6
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	1e5a      	subs	r2, r3, #1
 80084c8:	0013      	movs	r3, r2
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	189b      	adds	r3, r3, r2
 80084ce:	005b      	lsls	r3, r3, #1
 80084d0:	4aa1      	ldr	r2, [pc, #644]	; (8008758 <nmtStateChangedCallback+0x368>)
 80084d2:	1899      	adds	r1, r3, r2
 80084d4:	22dc      	movs	r2, #220	; 0xdc
 80084d6:	18bb      	adds	r3, r7, r2
 80084d8:	2205      	movs	r2, #5
 80084da:	0018      	movs	r0, r3
 80084dc:	f009 f89e 	bl	801161c <memcpy>

				OD_size_t bytesWritten;
				io.write(&ioStreamCopy, identifier, sizeof(identifier), &bytesWritten);
 80084e0:	197b      	adds	r3, r7, r5
 80084e2:	699c      	ldr	r4, [r3, #24]
 80084e4:	21c4      	movs	r1, #196	; 0xc4
 80084e6:	187b      	adds	r3, r7, r1
 80084e8:	22dc      	movs	r2, #220	; 0xdc
 80084ea:	18b9      	adds	r1, r7, r2
 80084ec:	22c8      	movs	r2, #200	; 0xc8
 80084ee:	18b8      	adds	r0, r7, r2
 80084f0:	2206      	movs	r2, #6
 80084f2:	47a0      	blx	r4
			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 80084f4:	19bb      	adds	r3, r7, r6
 80084f6:	19ba      	adds	r2, r7, r6
 80084f8:	7812      	ldrb	r2, [r2, #0]
 80084fa:	3201      	adds	r2, #1
 80084fc:	701a      	strb	r2, [r3, #0]
 80084fe:	2320      	movs	r3, #32
 8008500:	33ff      	adds	r3, #255	; 0xff
 8008502:	18fb      	adds	r3, r7, r3
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	2b10      	cmp	r3, #16
 8008508:	d9be      	bls.n	8008488 <nmtStateChangedCallback+0x98>
			}
		}


		OD_entry_t *entry = OD_find(OD, 0x6200);
 800850a:	4b94      	ldr	r3, [pc, #592]	; (800875c <nmtStateChangedCallback+0x36c>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	22c4      	movs	r2, #196	; 0xc4
 8008510:	01d2      	lsls	r2, r2, #7
 8008512:	0011      	movs	r1, r2
 8008514:	0018      	movs	r0, r3
 8008516:	f7f9 fc84 	bl	8001e22 <OD_find>
 800851a:	0003      	movs	r3, r0
 800851c:	2286      	movs	r2, #134	; 0x86
 800851e:	0052      	lsls	r2, r2, #1
 8008520:	18ba      	adds	r2, r7, r2
 8008522:	6013      	str	r3, [r2, #0]

			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008524:	238f      	movs	r3, #143	; 0x8f
 8008526:	005b      	lsls	r3, r3, #1
 8008528:	18fb      	adds	r3, r7, r3
 800852a:	2201      	movs	r2, #1
 800852c:	701a      	strb	r2, [r3, #0]
 800852e:	e049      	b.n	80085c4 <nmtStateChangedCallback+0x1d4>
			{
				OD_IO_t io;
				{
					OD_getSub(entry, subIndex, &io, false);
 8008530:	24a4      	movs	r4, #164	; 0xa4
 8008532:	193a      	adds	r2, r7, r4
 8008534:	268f      	movs	r6, #143	; 0x8f
 8008536:	0076      	lsls	r6, r6, #1
 8008538:	19bb      	adds	r3, r7, r6
 800853a:	7819      	ldrb	r1, [r3, #0]
 800853c:	2386      	movs	r3, #134	; 0x86
 800853e:	005b      	lsls	r3, r3, #1
 8008540:	18fb      	adds	r3, r7, r3
 8008542:	6818      	ldr	r0, [r3, #0]
 8008544:	2300      	movs	r3, #0
 8008546:	f7f9 fce7 	bl	8001f18 <OD_getSub>
				}

				uint8_t identifier[6];

				OD_stream_t ioStreamCopy = io.stream;
 800854a:	2388      	movs	r3, #136	; 0x88
 800854c:	18fb      	adds	r3, r7, r3
 800854e:	193a      	adds	r2, r7, r4
 8008550:	ca23      	ldmia	r2!, {r0, r1, r5}
 8008552:	c323      	stmia	r3!, {r0, r1, r5}
 8008554:	ca03      	ldmia	r2!, {r0, r1}
 8008556:	c303      	stmia	r3!, {r0, r1}
				{
					OD_size_t bytesRead;
					io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008558:	0022      	movs	r2, r4
 800855a:	193b      	adds	r3, r7, r4
 800855c:	695c      	ldr	r4, [r3, #20]
 800855e:	2380      	movs	r3, #128	; 0x80
 8008560:	18fb      	adds	r3, r7, r3
 8008562:	259c      	movs	r5, #156	; 0x9c
 8008564:	1979      	adds	r1, r7, r5
 8008566:	18b8      	adds	r0, r7, r2
 8008568:	2206      	movs	r2, #6
 800856a:	47a0      	blx	r4
				}

				identifier[5] = 0;	// reset output
 800856c:	0028      	movs	r0, r5
 800856e:	183b      	adds	r3, r7, r0
 8008570:	2200      	movs	r2, #0
 8008572:	715a      	strb	r2, [r3, #5]

				if(isNotEmpty)
 8008574:	2314      	movs	r3, #20
 8008576:	33ff      	adds	r3, #255	; 0xff
 8008578:	18fb      	adds	r3, r7, r3
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00f      	beq.n	80085a0 <nmtStateChangedCallback+0x1b0>
				{
					memcpy(identifier, flash_virtualInputOutput.virtualOutputs[subIndex-1], 5); //load saved output function
 8008580:	19bb      	adds	r3, r7, r6
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	1e5a      	subs	r2, r3, #1
 8008586:	0013      	movs	r3, r2
 8008588:	005b      	lsls	r3, r3, #1
 800858a:	189b      	adds	r3, r3, r2
 800858c:	005b      	lsls	r3, r3, #1
 800858e:	3360      	adds	r3, #96	; 0x60
 8008590:	001a      	movs	r2, r3
 8008592:	4b71      	ldr	r3, [pc, #452]	; (8008758 <nmtStateChangedCallback+0x368>)
 8008594:	18d1      	adds	r1, r2, r3
 8008596:	183b      	adds	r3, r7, r0
 8008598:	2205      	movs	r2, #5
 800859a:	0018      	movs	r0, r3
 800859c:	f009 f83e 	bl	801161c <memcpy>
				}

				OD_size_t bytesWritten;
				io.write(&ioStreamCopy, identifier, sizeof(identifier), &bytesWritten);
 80085a0:	23a4      	movs	r3, #164	; 0xa4
 80085a2:	18fb      	adds	r3, r7, r3
 80085a4:	699c      	ldr	r4, [r3, #24]
 80085a6:	2384      	movs	r3, #132	; 0x84
 80085a8:	18fb      	adds	r3, r7, r3
 80085aa:	229c      	movs	r2, #156	; 0x9c
 80085ac:	18b9      	adds	r1, r7, r2
 80085ae:	2288      	movs	r2, #136	; 0x88
 80085b0:	18b8      	adds	r0, r7, r2
 80085b2:	2206      	movs	r2, #6
 80085b4:	47a0      	blx	r4
			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 80085b6:	228f      	movs	r2, #143	; 0x8f
 80085b8:	0052      	lsls	r2, r2, #1
 80085ba:	18bb      	adds	r3, r7, r2
 80085bc:	18ba      	adds	r2, r7, r2
 80085be:	7812      	ldrb	r2, [r2, #0]
 80085c0:	3201      	adds	r2, #1
 80085c2:	701a      	strb	r2, [r3, #0]
 80085c4:	238f      	movs	r3, #143	; 0x8f
 80085c6:	005b      	lsls	r3, r3, #1
 80085c8:	18fb      	adds	r3, r7, r3
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	2b10      	cmp	r3, #16
 80085ce:	d9af      	bls.n	8008530 <nmtStateChangedCallback+0x140>
			}
			CO_UNLOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 80085d0:	4b60      	ldr	r3, [pc, #384]	; (8008754 <nmtStateChangedCallback+0x364>)
 80085d2:	695b      	ldr	r3, [r3, #20]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d8:	1d7a      	adds	r2, r7, #5
 80085da:	32ff      	adds	r2, #255	; 0xff
 80085dc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085de:	1d7b      	adds	r3, r7, #5
 80085e0:	33ff      	adds	r3, #255	; 0xff
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f383 8810 	msr	PRIMASK, r3
}
 80085e8:	46c0      	nop			; (mov r8, r8)
			return;
 80085ea:	e12f      	b.n	800884c <nmtStateChangedCallback+0x45c>

	}

//if it is operational clear pending input messages
	if(state == CO_NMT_OPERATIONAL)
 80085ec:	4b58      	ldr	r3, [pc, #352]	; (8008750 <nmtStateChangedCallback+0x360>)
 80085ee:	2290      	movs	r2, #144	; 0x90
 80085f0:	0052      	lsls	r2, r2, #1
 80085f2:	4694      	mov	ip, r2
 80085f4:	44bc      	add	ip, r7
 80085f6:	4463      	add	r3, ip
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	b25b      	sxtb	r3, r3
 80085fc:	2b05      	cmp	r3, #5
 80085fe:	d000      	beq.n	8008602 <nmtStateChangedCallback+0x212>
 8008600:	e117      	b.n	8008832 <nmtStateChangedCallback+0x442>
	{
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8008602:	231e      	movs	r3, #30
 8008604:	33ff      	adds	r3, #255	; 0xff
 8008606:	18fb      	adds	r3, r7, r3
 8008608:	2200      	movs	r2, #0
 800860a:	701a      	strb	r2, [r3, #0]
 800860c:	e01d      	b.n	800864a <nmtStateChangedCallback+0x25a>
		{
			memset(virtualInputMapping[i].InputFunctionID, 0, sizeof(virtualInputMapping[i].InputFunctionID));
 800860e:	241e      	movs	r4, #30
 8008610:	34ff      	adds	r4, #255	; 0xff
 8008612:	193b      	adds	r3, r7, r4
 8008614:	781a      	ldrb	r2, [r3, #0]
 8008616:	0013      	movs	r3, r2
 8008618:	00db      	lsls	r3, r3, #3
 800861a:	1a9b      	subs	r3, r3, r2
 800861c:	4a50      	ldr	r2, [pc, #320]	; (8008760 <nmtStateChangedCallback+0x370>)
 800861e:	189b      	adds	r3, r3, r2
 8008620:	2206      	movs	r2, #6
 8008622:	2100      	movs	r1, #0
 8008624:	0018      	movs	r0, r3
 8008626:	f009 f815 	bl	8011654 <memset>
			virtualInputMapping[i].pending = 0;
 800862a:	0020      	movs	r0, r4
 800862c:	183b      	adds	r3, r7, r0
 800862e:	781a      	ldrb	r2, [r3, #0]
 8008630:	494b      	ldr	r1, [pc, #300]	; (8008760 <nmtStateChangedCallback+0x370>)
 8008632:	0013      	movs	r3, r2
 8008634:	00db      	lsls	r3, r3, #3
 8008636:	1a9b      	subs	r3, r3, r2
 8008638:	18cb      	adds	r3, r1, r3
 800863a:	3306      	adds	r3, #6
 800863c:	2200      	movs	r2, #0
 800863e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8008640:	183b      	adds	r3, r7, r0
 8008642:	183a      	adds	r2, r7, r0
 8008644:	7812      	ldrb	r2, [r2, #0]
 8008646:	3201      	adds	r2, #1
 8008648:	701a      	strb	r2, [r3, #0]
 800864a:	231e      	movs	r3, #30
 800864c:	33ff      	adds	r3, #255	; 0xff
 800864e:	18fb      	adds	r3, r7, r3
 8008650:	781b      	ldrb	r3, [r3, #0]
 8008652:	2b0f      	cmp	r3, #15
 8008654:	d9db      	bls.n	800860e <nmtStateChangedCallback+0x21e>
		}

		pendingVirtualInputMappings = 0;
 8008656:	4b43      	ldr	r3, [pc, #268]	; (8008764 <nmtStateChangedCallback+0x374>)
 8008658:	2200      	movs	r2, #0
 800865a:	701a      	strb	r2, [r3, #0]

		uint8_t valuesChanged = 0;
 800865c:	238e      	movs	r3, #142	; 0x8e
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	18fb      	adds	r3, r7, r3
 8008662:	2200      	movs	r2, #0
 8008664:	701a      	strb	r2, [r3, #0]

		entry = OD_find(OD, 0x6100);
 8008666:	4b3d      	ldr	r3, [pc, #244]	; (800875c <nmtStateChangedCallback+0x36c>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	22c2      	movs	r2, #194	; 0xc2
 800866c:	01d2      	lsls	r2, r2, #7
 800866e:	0011      	movs	r1, r2
 8008670:	0018      	movs	r0, r3
 8008672:	f7f9 fbd6 	bl	8001e22 <OD_find>
 8008676:	0003      	movs	r3, r0
 8008678:	228a      	movs	r2, #138	; 0x8a
 800867a:	0052      	lsls	r2, r2, #1
 800867c:	18ba      	adds	r2, r7, r2
 800867e:	6013      	str	r3, [r2, #0]

		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008680:	231c      	movs	r3, #28
 8008682:	33ff      	adds	r3, #255	; 0xff
 8008684:	18fb      	adds	r3, r7, r3
 8008686:	2201      	movs	r2, #1
 8008688:	701a      	strb	r2, [r3, #0]
 800868a:	e048      	b.n	800871e <nmtStateChangedCallback+0x32e>
		{
			OD_IO_t io;
			{
				OD_getSub(entry, subIndex, &io, false);
 800868c:	2464      	movs	r4, #100	; 0x64
 800868e:	193a      	adds	r2, r7, r4
 8008690:	251c      	movs	r5, #28
 8008692:	35ff      	adds	r5, #255	; 0xff
 8008694:	197b      	adds	r3, r7, r5
 8008696:	7819      	ldrb	r1, [r3, #0]
 8008698:	238a      	movs	r3, #138	; 0x8a
 800869a:	005b      	lsls	r3, r3, #1
 800869c:	18fb      	adds	r3, r7, r3
 800869e:	6818      	ldr	r0, [r3, #0]
 80086a0:	2300      	movs	r3, #0
 80086a2:	f7f9 fc39 	bl	8001f18 <OD_getSub>
			}

			uint8_t identifier[6];

			OD_stream_t ioStreamCopy = io.stream;
 80086a6:	2348      	movs	r3, #72	; 0x48
 80086a8:	18fb      	adds	r3, r7, r3
 80086aa:	193a      	adds	r2, r7, r4
 80086ac:	ca43      	ldmia	r2!, {r0, r1, r6}
 80086ae:	c343      	stmia	r3!, {r0, r1, r6}
 80086b0:	ca03      	ldmia	r2!, {r0, r1}
 80086b2:	c303      	stmia	r3!, {r0, r1}
			{
				OD_size_t bytesRead;
				io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 80086b4:	0022      	movs	r2, r4
 80086b6:	193b      	adds	r3, r7, r4
 80086b8:	695c      	ldr	r4, [r3, #20]
 80086ba:	2344      	movs	r3, #68	; 0x44
 80086bc:	18fb      	adds	r3, r7, r3
 80086be:	265c      	movs	r6, #92	; 0x5c
 80086c0:	19b9      	adds	r1, r7, r6
 80086c2:	18b8      	adds	r0, r7, r2
 80086c4:	2206      	movs	r2, #6
 80086c6:	47a0      	blx	r4
			}
			if(memcmp(identifier, flash_virtualInputOutput.virtualInputs[subIndex-1], 5))
 80086c8:	197b      	adds	r3, r7, r5
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	1e5a      	subs	r2, r3, #1
 80086ce:	0013      	movs	r3, r2
 80086d0:	005b      	lsls	r3, r3, #1
 80086d2:	189b      	adds	r3, r3, r2
 80086d4:	005b      	lsls	r3, r3, #1
 80086d6:	4a20      	ldr	r2, [pc, #128]	; (8008758 <nmtStateChangedCallback+0x368>)
 80086d8:	1899      	adds	r1, r3, r2
 80086da:	19bb      	adds	r3, r7, r6
 80086dc:	2205      	movs	r2, #5
 80086de:	0018      	movs	r0, r3
 80086e0:	f008 ff8e 	bl	8011600 <memcmp>
 80086e4:	1e03      	subs	r3, r0, #0
 80086e6:	d004      	beq.n	80086f2 <nmtStateChangedCallback+0x302>
			{
				valuesChanged = 1;
 80086e8:	238e      	movs	r3, #142	; 0x8e
 80086ea:	005b      	lsls	r3, r3, #1
 80086ec:	18fb      	adds	r3, r7, r3
 80086ee:	2201      	movs	r2, #1
 80086f0:	701a      	strb	r2, [r3, #0]
			}

			memcpy(flash_virtualInputOutput.virtualInputs[subIndex-1], identifier, 5);	// save input function
 80086f2:	241c      	movs	r4, #28
 80086f4:	34ff      	adds	r4, #255	; 0xff
 80086f6:	193b      	adds	r3, r7, r4
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	1e5a      	subs	r2, r3, #1
 80086fc:	0013      	movs	r3, r2
 80086fe:	005b      	lsls	r3, r3, #1
 8008700:	189b      	adds	r3, r3, r2
 8008702:	005b      	lsls	r3, r3, #1
 8008704:	4a14      	ldr	r2, [pc, #80]	; (8008758 <nmtStateChangedCallback+0x368>)
 8008706:	189b      	adds	r3, r3, r2
 8008708:	225c      	movs	r2, #92	; 0x5c
 800870a:	18b9      	adds	r1, r7, r2
 800870c:	2205      	movs	r2, #5
 800870e:	0018      	movs	r0, r3
 8008710:	f008 ff84 	bl	801161c <memcpy>
		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008714:	193b      	adds	r3, r7, r4
 8008716:	193a      	adds	r2, r7, r4
 8008718:	7812      	ldrb	r2, [r2, #0]
 800871a:	3201      	adds	r2, #1
 800871c:	701a      	strb	r2, [r3, #0]
 800871e:	231c      	movs	r3, #28
 8008720:	33ff      	adds	r3, #255	; 0xff
 8008722:	18fb      	adds	r3, r7, r3
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	2b10      	cmp	r3, #16
 8008728:	d9b0      	bls.n	800868c <nmtStateChangedCallback+0x29c>
		}

		entry = OD_find(OD, 0x6200);
 800872a:	4b0c      	ldr	r3, [pc, #48]	; (800875c <nmtStateChangedCallback+0x36c>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	22c4      	movs	r2, #196	; 0xc4
 8008730:	01d2      	lsls	r2, r2, #7
 8008732:	0011      	movs	r1, r2
 8008734:	0018      	movs	r0, r3
 8008736:	f7f9 fb74 	bl	8001e22 <OD_find>
 800873a:	0003      	movs	r3, r0
 800873c:	228a      	movs	r2, #138	; 0x8a
 800873e:	0052      	lsls	r2, r2, #1
 8008740:	18ba      	adds	r2, r7, r2
 8008742:	6013      	str	r3, [r2, #0]

		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008744:	238d      	movs	r3, #141	; 0x8d
 8008746:	005b      	lsls	r3, r3, #1
 8008748:	18fb      	adds	r3, r7, r3
 800874a:	2201      	movs	r2, #1
 800874c:	701a      	strb	r2, [r3, #0]
 800874e:	e05c      	b.n	800880a <nmtStateChangedCallback+0x41a>
 8008750:	fffffee7 	.word	0xfffffee7
 8008754:	200055a0 	.word	0x200055a0
 8008758:	20000734 	.word	0x20000734
 800875c:	20000338 	.word	0x20000338
 8008760:	20005530 	.word	0x20005530
 8008764:	20005528 	.word	0x20005528
		{
			OD_IO_t io;
			{
				OD_getSub(entry, subIndex, &io, false);
 8008768:	2428      	movs	r4, #40	; 0x28
 800876a:	193a      	adds	r2, r7, r4
 800876c:	258d      	movs	r5, #141	; 0x8d
 800876e:	006d      	lsls	r5, r5, #1
 8008770:	197b      	adds	r3, r7, r5
 8008772:	7819      	ldrb	r1, [r3, #0]
 8008774:	238a      	movs	r3, #138	; 0x8a
 8008776:	005b      	lsls	r3, r3, #1
 8008778:	18fb      	adds	r3, r7, r3
 800877a:	6818      	ldr	r0, [r3, #0]
 800877c:	2300      	movs	r3, #0
 800877e:	f7f9 fbcb 	bl	8001f18 <OD_getSub>
			}

			uint8_t identifier[6];

			OD_stream_t ioStreamCopy = io.stream;
 8008782:	4b34      	ldr	r3, [pc, #208]	; (8008854 <nmtStateChangedCallback+0x464>)
 8008784:	2290      	movs	r2, #144	; 0x90
 8008786:	0052      	lsls	r2, r2, #1
 8008788:	4694      	mov	ip, r2
 800878a:	44bc      	add	ip, r7
 800878c:	4463      	add	r3, ip
 800878e:	193a      	adds	r2, r7, r4
 8008790:	ca43      	ldmia	r2!, {r0, r1, r6}
 8008792:	c343      	stmia	r3!, {r0, r1, r6}
 8008794:	ca03      	ldmia	r2!, {r0, r1}
 8008796:	c303      	stmia	r3!, {r0, r1}
			{
				OD_size_t bytesRead;
				io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008798:	0022      	movs	r2, r4
 800879a:	193b      	adds	r3, r7, r4
 800879c:	695c      	ldr	r4, [r3, #20]
 800879e:	2308      	movs	r3, #8
 80087a0:	18fb      	adds	r3, r7, r3
 80087a2:	2620      	movs	r6, #32
 80087a4:	19b9      	adds	r1, r7, r6
 80087a6:	18b8      	adds	r0, r7, r2
 80087a8:	2206      	movs	r2, #6
 80087aa:	47a0      	blx	r4
			}
			if(memcmp(identifier, flash_virtualInputOutput.virtualOutputs[subIndex-1], 5))
 80087ac:	197b      	adds	r3, r7, r5
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	1e5a      	subs	r2, r3, #1
 80087b2:	0013      	movs	r3, r2
 80087b4:	005b      	lsls	r3, r3, #1
 80087b6:	189b      	adds	r3, r3, r2
 80087b8:	005b      	lsls	r3, r3, #1
 80087ba:	3360      	adds	r3, #96	; 0x60
 80087bc:	001a      	movs	r2, r3
 80087be:	4b26      	ldr	r3, [pc, #152]	; (8008858 <nmtStateChangedCallback+0x468>)
 80087c0:	18d1      	adds	r1, r2, r3
 80087c2:	19bb      	adds	r3, r7, r6
 80087c4:	2205      	movs	r2, #5
 80087c6:	0018      	movs	r0, r3
 80087c8:	f008 ff1a 	bl	8011600 <memcmp>
 80087cc:	1e03      	subs	r3, r0, #0
 80087ce:	d004      	beq.n	80087da <nmtStateChangedCallback+0x3ea>
			{
				valuesChanged = 1;
 80087d0:	238e      	movs	r3, #142	; 0x8e
 80087d2:	005b      	lsls	r3, r3, #1
 80087d4:	18fb      	adds	r3, r7, r3
 80087d6:	2201      	movs	r2, #1
 80087d8:	701a      	strb	r2, [r3, #0]
			}

			memcpy(flash_virtualInputOutput.virtualOutputs[subIndex-1], identifier, 5);	// save input function
 80087da:	248d      	movs	r4, #141	; 0x8d
 80087dc:	0064      	lsls	r4, r4, #1
 80087de:	193b      	adds	r3, r7, r4
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	1e5a      	subs	r2, r3, #1
 80087e4:	0013      	movs	r3, r2
 80087e6:	005b      	lsls	r3, r3, #1
 80087e8:	189b      	adds	r3, r3, r2
 80087ea:	005b      	lsls	r3, r3, #1
 80087ec:	3360      	adds	r3, #96	; 0x60
 80087ee:	001a      	movs	r2, r3
 80087f0:	4b19      	ldr	r3, [pc, #100]	; (8008858 <nmtStateChangedCallback+0x468>)
 80087f2:	18d3      	adds	r3, r2, r3
 80087f4:	2220      	movs	r2, #32
 80087f6:	18b9      	adds	r1, r7, r2
 80087f8:	2205      	movs	r2, #5
 80087fa:	0018      	movs	r0, r3
 80087fc:	f008 ff0e 	bl	801161c <memcpy>
		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008800:	193b      	adds	r3, r7, r4
 8008802:	193a      	adds	r2, r7, r4
 8008804:	7812      	ldrb	r2, [r2, #0]
 8008806:	3201      	adds	r2, #1
 8008808:	701a      	strb	r2, [r3, #0]
 800880a:	238d      	movs	r3, #141	; 0x8d
 800880c:	005b      	lsls	r3, r3, #1
 800880e:	18fb      	adds	r3, r7, r3
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	2b10      	cmp	r3, #16
 8008814:	d9a8      	bls.n	8008768 <nmtStateChangedCallback+0x378>
		}

		if(valuesChanged)
 8008816:	238e      	movs	r3, #142	; 0x8e
 8008818:	005b      	lsls	r3, r3, #1
 800881a:	18fb      	adds	r3, r7, r3
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d007      	beq.n	8008832 <nmtStateChangedCallback+0x442>
		{
			Flash_ErasePage(FLASH_PAGE);
 8008822:	20ff      	movs	r0, #255	; 0xff
 8008824:	f000 fdb6 	bl	8009394 <Flash_ErasePage>
			Flash_WriteStruct(FLASH_PAGE, &flash_virtualInputOutput);
 8008828:	4b0b      	ldr	r3, [pc, #44]	; (8008858 <nmtStateChangedCallback+0x468>)
 800882a:	0019      	movs	r1, r3
 800882c:	20ff      	movs	r0, #255	; 0xff
 800882e:	f000 fddc 	bl	80093ea <Flash_WriteStruct>
		}

	}

	CO_UNLOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 8008832:	4b0a      	ldr	r3, [pc, #40]	; (800885c <nmtStateChangedCallback+0x46c>)
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800883a:	1c7a      	adds	r2, r7, #1
 800883c:	32ff      	adds	r2, #255	; 0xff
 800883e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008840:	1c7b      	adds	r3, r7, #1
 8008842:	33ff      	adds	r3, #255	; 0xff
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f383 8810 	msr	PRIMASK, r3
}
 800884a:	46c0      	nop			; (mov r8, r8)
}
 800884c:	46bd      	mov	sp, r7
 800884e:	b049      	add	sp, #292	; 0x124
 8008850:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008852:	46c0      	nop			; (mov r8, r8)
 8008854:	fffffeec 	.word	0xfffffeec
 8008858:	20000734 	.word	0x20000734
 800885c:	200055a0 	.word	0x200055a0

08008860 <OD_getFlagsPDO>:
static inline uint8_t *OD_getFlagsPDO(OD_entry_t *entry) {
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
    if (entry != NULL && entry->extension != NULL) {
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d007      	beq.n	800887e <OD_getFlagsPDO+0x1e>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d003      	beq.n	800887e <OD_getFlagsPDO+0x1e>
        return &entry->extension->flagsPDO[0];
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	330c      	adds	r3, #12
 800887c:	e000      	b.n	8008880 <OD_getFlagsPDO+0x20>
    return 0;
 800887e:	2300      	movs	r3, #0
}
 8008880:	0018      	movs	r0, r3
 8008882:	46bd      	mov	sp, r7
 8008884:	b002      	add	sp, #8
 8008886:	bd80      	pop	{r7, pc}

08008888 <OD_requestTPDO>:
static inline void OD_requestTPDO(uint8_t *flagsPDO, uint8_t subIndex) {
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	000a      	movs	r2, r1
 8008892:	1cfb      	adds	r3, r7, #3
 8008894:	701a      	strb	r2, [r3, #0]
    if (flagsPDO != NULL && subIndex < (OD_FLAGS_PDO_SIZE * 8)) {
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d023      	beq.n	80088e4 <OD_requestTPDO+0x5c>
 800889c:	1cfb      	adds	r3, r7, #3
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	2b1f      	cmp	r3, #31
 80088a2:	d81f      	bhi.n	80088e4 <OD_requestTPDO+0x5c>
        uint8_t mask = ~(1 << (subIndex & 0x07));
 80088a4:	1cfb      	adds	r3, r7, #3
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	2207      	movs	r2, #7
 80088aa:	4013      	ands	r3, r2
 80088ac:	2201      	movs	r2, #1
 80088ae:	409a      	lsls	r2, r3
 80088b0:	0013      	movs	r3, r2
 80088b2:	b2da      	uxtb	r2, r3
 80088b4:	200f      	movs	r0, #15
 80088b6:	183b      	adds	r3, r7, r0
 80088b8:	43d2      	mvns	r2, r2
 80088ba:	701a      	strb	r2, [r3, #0]
        flagsPDO[subIndex >> 3] &= mask;
 80088bc:	1cfb      	adds	r3, r7, #3
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	08db      	lsrs	r3, r3, #3
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	001a      	movs	r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	189b      	adds	r3, r3, r2
 80088ca:	781a      	ldrb	r2, [r3, #0]
 80088cc:	1cfb      	adds	r3, r7, #3
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	08db      	lsrs	r3, r3, #3
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	0019      	movs	r1, r3
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	185b      	adds	r3, r3, r1
 80088da:	1839      	adds	r1, r7, r0
 80088dc:	7809      	ldrb	r1, [r1, #0]
 80088de:	400a      	ands	r2, r1
 80088e0:	b2d2      	uxtb	r2, r2
 80088e2:	701a      	strb	r2, [r3, #0]
}
 80088e4:	46c0      	nop			; (mov r8, r8)
 80088e6:	46bd      	mov	sp, r7
 80088e8:	b004      	add	sp, #16
 80088ea:	bd80      	pop	{r7, pc}

080088ec <OD_TPDOtransmitted>:
static inline bool_t OD_TPDOtransmitted(uint8_t *flagsPDO, uint8_t subIndex) {
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	000a      	movs	r2, r1
 80088f6:	1cfb      	adds	r3, r7, #3
 80088f8:	701a      	strb	r2, [r3, #0]
    if (flagsPDO != NULL && subIndex < (OD_FLAGS_PDO_SIZE * 8)) {
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d01c      	beq.n	800893a <OD_TPDOtransmitted+0x4e>
 8008900:	1cfb      	adds	r3, r7, #3
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2b1f      	cmp	r3, #31
 8008906:	d818      	bhi.n	800893a <OD_TPDOtransmitted+0x4e>
        uint8_t mask = 1 << (subIndex & 0x07);
 8008908:	1cfb      	adds	r3, r7, #3
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	2207      	movs	r2, #7
 800890e:	4013      	ands	r3, r2
 8008910:	2201      	movs	r2, #1
 8008912:	409a      	lsls	r2, r3
 8008914:	210f      	movs	r1, #15
 8008916:	187b      	adds	r3, r7, r1
 8008918:	701a      	strb	r2, [r3, #0]
        if ((flagsPDO[subIndex >> 3] & mask) != 0) {
 800891a:	1cfb      	adds	r3, r7, #3
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	08db      	lsrs	r3, r3, #3
 8008920:	b2db      	uxtb	r3, r3
 8008922:	001a      	movs	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	189b      	adds	r3, r3, r2
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	187a      	adds	r2, r7, r1
 800892c:	7812      	ldrb	r2, [r2, #0]
 800892e:	4013      	ands	r3, r2
 8008930:	b2db      	uxtb	r3, r3
 8008932:	2b00      	cmp	r3, #0
 8008934:	d001      	beq.n	800893a <OD_TPDOtransmitted+0x4e>
            return true;
 8008936:	2301      	movs	r3, #1
 8008938:	e000      	b.n	800893c <OD_TPDOtransmitted+0x50>
    return false;
 800893a:	2300      	movs	r3, #0
}
 800893c:	0018      	movs	r0, r3
 800893e:	46bd      	mov	sp, r7
 8008940:	b004      	add	sp, #16
 8008942:	bd80      	pop	{r7, pc}

08008944 <OD_extension_init>:
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d101      	bne.n	8008958 <OD_extension_init+0x14>
 8008954:	2305      	movs	r3, #5
 8008956:	e003      	b.n	8008960 <OD_extension_init+0x1c>
    entry->extension = extension;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	683a      	ldr	r2, [r7, #0]
 800895c:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 800895e:	2300      	movs	r3, #0
}
 8008960:	0018      	movs	r0, r3
 8008962:	46bd      	mov	sp, r7
 8008964:	b002      	add	sp, #8
 8008966:	bd80      	pop	{r7, pc}

08008968 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800896c:	46c0      	nop			; (mov r8, r8)
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8008972:	b580      	push	{r7, lr}
 8008974:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8008976:	46c0      	nop			; (mov r8, r8)
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8008986:	46c0      	nop			; (mov r8, r8)
 8008988:	46bd      	mov	sp, r7
 800898a:	b002      	add	sp, #8
 800898c:	bd80      	pop	{r7, pc}

0800898e <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800898e:	b580      	push	{r7, lr}
 8008990:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8008992:	46c0      	nop			; (mov r8, r8)
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	af00      	add	r7, sp, #0
}
 800899c:	46c0      	nop			; (mov r8, r8)
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
	...

080089a4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80089a4:	b580      	push	{r7, lr}
 80089a6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of tpdoRequesterT */
  tpdoRequesterTHandle = osThreadNew(tpdoRequester, NULL, &tpdoRequesterT_attributes);
 80089a8:	4a0e      	ldr	r2, [pc, #56]	; (80089e4 <MX_FREERTOS_Init+0x40>)
 80089aa:	4b0f      	ldr	r3, [pc, #60]	; (80089e8 <MX_FREERTOS_Init+0x44>)
 80089ac:	2100      	movs	r1, #0
 80089ae:	0018      	movs	r0, r3
 80089b0:	f006 f926 	bl	800ec00 <osThreadNew>
 80089b4:	0002      	movs	r2, r0
 80089b6:	4b0d      	ldr	r3, [pc, #52]	; (80089ec <MX_FREERTOS_Init+0x48>)
 80089b8:	601a      	str	r2, [r3, #0]

  /* creation of CanOpenMenagerT */
  CanOpenMenagerTHandle = osThreadNew(CanOpenMenager, NULL, &CanOpenMenagerT_attributes);
 80089ba:	4a0d      	ldr	r2, [pc, #52]	; (80089f0 <MX_FREERTOS_Init+0x4c>)
 80089bc:	4b0d      	ldr	r3, [pc, #52]	; (80089f4 <MX_FREERTOS_Init+0x50>)
 80089be:	2100      	movs	r1, #0
 80089c0:	0018      	movs	r0, r3
 80089c2:	f006 f91d 	bl	800ec00 <osThreadNew>
 80089c6:	0002      	movs	r2, r0
 80089c8:	4b0b      	ldr	r3, [pc, #44]	; (80089f8 <MX_FREERTOS_Init+0x54>)
 80089ca:	601a      	str	r2, [r3, #0]

  /* creation of InputCheckT */
  InputCheckTHandle = osThreadNew(InputCheck, NULL, &InputCheckT_attributes);
 80089cc:	4a0b      	ldr	r2, [pc, #44]	; (80089fc <MX_FREERTOS_Init+0x58>)
 80089ce:	4b0c      	ldr	r3, [pc, #48]	; (8008a00 <MX_FREERTOS_Init+0x5c>)
 80089d0:	2100      	movs	r1, #0
 80089d2:	0018      	movs	r0, r3
 80089d4:	f006 f914 	bl	800ec00 <osThreadNew>
 80089d8:	0002      	movs	r2, r0
 80089da:	4b0a      	ldr	r3, [pc, #40]	; (8008a04 <MX_FREERTOS_Init+0x60>)
 80089dc:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80089de:	46c0      	nop			; (mov r8, r8)
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	08012b74 	.word	0x08012b74
 80089e8:	08008a09 	.word	0x08008a09
 80089ec:	200055c0 	.word	0x200055c0
 80089f0:	08012b98 	.word	0x08012b98
 80089f4:	08008a8d 	.word	0x08008a8d
 80089f8:	200055c4 	.word	0x200055c4
 80089fc:	08012bbc 	.word	0x08012bbc
 8008a00:	08008c49 	.word	0x08008c49
 8008a04:	200055c8 	.word	0x200055c8

08008a08 <tpdoRequester>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_tpdoRequester */
void tpdoRequester(void *argument)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tpdoRequester */
	uint8_t *flags6010 = OD_getFlagsPDO(OD_find(OD,0x6010));
 8008a10:	4b19      	ldr	r3, [pc, #100]	; (8008a78 <tpdoRequester+0x70>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a19      	ldr	r2, [pc, #100]	; (8008a7c <tpdoRequester+0x74>)
 8008a16:	0011      	movs	r1, r2
 8008a18:	0018      	movs	r0, r3
 8008a1a:	f7f9 fa02 	bl	8001e22 <OD_find>
 8008a1e:	0003      	movs	r3, r0
 8008a20:	0018      	movs	r0, r3
 8008a22:	f7ff ff1d 	bl	8008860 <OD_getFlagsPDO>
 8008a26:	0003      	movs	r3, r0
 8008a28:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  HAL_IWDG_Refresh(&hiwdg);
 8008a2a:	4b15      	ldr	r3, [pc, #84]	; (8008a80 <tpdoRequester+0x78>)
 8008a2c:	0018      	movs	r0, r3
 8008a2e:	f002 ffd9 	bl	800b9e4 <HAL_IWDG_Refresh>
	  osDelay(pdMS_TO_TICKS(TPDO_REQUESTER_TASK_DELAY_MS));
 8008a32:	2001      	movs	r0, #1
 8008a34:	f006 f97a 	bl	800ed2c <osDelay>

	  if(pendingVirtualInputMappings == 0) //check if there is any virtual input mapping pending
 8008a38:	4b12      	ldr	r3, [pc, #72]	; (8008a84 <tpdoRequester+0x7c>)
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d015      	beq.n	8008a6c <tpdoRequester+0x64>
	  {
		  continue;
	  }

	  if(OD_TPDOtransmitted(flags6010, 0) == false) //check if there is any 6010 Od tpdo transmited
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2100      	movs	r1, #0
 8008a44:	0018      	movs	r0, r3
 8008a46:	f7ff ff51 	bl	80088ec <OD_TPDOtransmitted>
 8008a4a:	1e03      	subs	r3, r0, #0
 8008a4c:	d010      	beq.n	8008a70 <tpdoRequester+0x68>
	  {
		  continue;
	  }

	  if(canOpenNodeSTM32.canOpenStack->TPDO[0].CANtxBuff->bufferFull == true)
 8008a4e:	4b0e      	ldr	r3, [pc, #56]	; (8008a88 <tpdoRequester+0x80>)
 8008a50:	695b      	ldr	r3, [r3, #20]
 8008a52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a54:	238c      	movs	r3, #140	; 0x8c
 8008a56:	005b      	lsls	r3, r3, #1
 8008a58:	58d3      	ldr	r3, [r2, r3]
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d009      	beq.n	8008a74 <tpdoRequester+0x6c>
	  {
		  continue;
	  }

	  OD_requestTPDO(flags6010, 0);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2100      	movs	r1, #0
 8008a64:	0018      	movs	r0, r3
 8008a66:	f7ff ff0f 	bl	8008888 <OD_requestTPDO>
 8008a6a:	e7de      	b.n	8008a2a <tpdoRequester+0x22>
		  continue;
 8008a6c:	46c0      	nop			; (mov r8, r8)
 8008a6e:	e7dc      	b.n	8008a2a <tpdoRequester+0x22>
		  continue;
 8008a70:	46c0      	nop			; (mov r8, r8)
 8008a72:	e7da      	b.n	8008a2a <tpdoRequester+0x22>
		  continue;
 8008a74:	46c0      	nop			; (mov r8, r8)
	  HAL_IWDG_Refresh(&hiwdg);
 8008a76:	e7d8      	b.n	8008a2a <tpdoRequester+0x22>
 8008a78:	20000338 	.word	0x20000338
 8008a7c:	00006010 	.word	0x00006010
 8008a80:	200056d8 	.word	0x200056d8
 8008a84:	20005528 	.word	0x20005528
 8008a88:	200055a0 	.word	0x200055a0

08008a8c <CanOpenMenager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CanOpenMenager */
void CanOpenMenager(void *argument)
{
 8008a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a8e:	b09b      	sub	sp, #108	; 0x6c
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CanOpenMenager */
  setCanOpenID();
 8008a94:	f000 f9dc 	bl	8008e50 <setCanOpenID>

  OD_extension_t virtualInputMappingExtension = {0, virtualInputMappingRead, OD_writeOriginal, 0};
 8008a98:	2648      	movs	r6, #72	; 0x48
 8008a9a:	19bb      	adds	r3, r7, r6
 8008a9c:	4a5d      	ldr	r2, [pc, #372]	; (8008c14 <CanOpenMenager+0x188>)
 8008a9e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008aa0:	c313      	stmia	r3!, {r0, r1, r4}
 8008aa2:	6812      	ldr	r2, [r2, #0]
 8008aa4:	601a      	str	r2, [r3, #0]
  ODR_t result = OD_extension_init(OD_find(OD, 0x6010), &virtualInputMappingExtension);
 8008aa6:	4b5c      	ldr	r3, [pc, #368]	; (8008c18 <CanOpenMenager+0x18c>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a5c      	ldr	r2, [pc, #368]	; (8008c1c <CanOpenMenager+0x190>)
 8008aac:	0011      	movs	r1, r2
 8008aae:	0018      	movs	r0, r3
 8008ab0:	f7f9 f9b7 	bl	8001e22 <OD_find>
 8008ab4:	0002      	movs	r2, r0
 8008ab6:	2567      	movs	r5, #103	; 0x67
 8008ab8:	197c      	adds	r4, r7, r5
 8008aba:	19bb      	adds	r3, r7, r6
 8008abc:	0019      	movs	r1, r3
 8008abe:	0010      	movs	r0, r2
 8008ac0:	f7ff ff40 	bl	8008944 <OD_extension_init>
 8008ac4:	0003      	movs	r3, r0
 8008ac6:	7023      	strb	r3, [r4, #0]

  OD_extension_t virtualOutputMappingExtension = {0, OD_readOriginal, virtualOutputMappingWrite, 0};
 8008ac8:	2638      	movs	r6, #56	; 0x38
 8008aca:	19bb      	adds	r3, r7, r6
 8008acc:	4a54      	ldr	r2, [pc, #336]	; (8008c20 <CanOpenMenager+0x194>)
 8008ace:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008ad0:	c313      	stmia	r3!, {r0, r1, r4}
 8008ad2:	6812      	ldr	r2, [r2, #0]
 8008ad4:	601a      	str	r2, [r3, #0]
  result = OD_extension_init(OD_find(OD, 0x6011), &virtualOutputMappingExtension);
 8008ad6:	4b50      	ldr	r3, [pc, #320]	; (8008c18 <CanOpenMenager+0x18c>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a52      	ldr	r2, [pc, #328]	; (8008c24 <CanOpenMenager+0x198>)
 8008adc:	0011      	movs	r1, r2
 8008ade:	0018      	movs	r0, r3
 8008ae0:	f7f9 f99f 	bl	8001e22 <OD_find>
 8008ae4:	0002      	movs	r2, r0
 8008ae6:	197c      	adds	r4, r7, r5
 8008ae8:	19bb      	adds	r3, r7, r6
 8008aea:	0019      	movs	r1, r3
 8008aec:	0010      	movs	r0, r2
 8008aee:	f7ff ff29 	bl	8008944 <OD_extension_init>
 8008af2:	0003      	movs	r3, r0
 8008af4:	7023      	strb	r3, [r4, #0]

  OD_extension_t outputGroupExtension = {0, OD_readOriginal, outputGroupWrite, 0};
 8008af6:	2628      	movs	r6, #40	; 0x28
 8008af8:	19bb      	adds	r3, r7, r6
 8008afa:	4a4b      	ldr	r2, [pc, #300]	; (8008c28 <CanOpenMenager+0x19c>)
 8008afc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008afe:	c313      	stmia	r3!, {r0, r1, r4}
 8008b00:	6812      	ldr	r2, [r2, #0]
 8008b02:	601a      	str	r2, [r3, #0]
  result  = OD_extension_init(OD_find(OD, 0x6200), &outputGroupExtension);
 8008b04:	4b44      	ldr	r3, [pc, #272]	; (8008c18 <CanOpenMenager+0x18c>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	22c4      	movs	r2, #196	; 0xc4
 8008b0a:	01d2      	lsls	r2, r2, #7
 8008b0c:	0011      	movs	r1, r2
 8008b0e:	0018      	movs	r0, r3
 8008b10:	f7f9 f987 	bl	8001e22 <OD_find>
 8008b14:	0002      	movs	r2, r0
 8008b16:	197c      	adds	r4, r7, r5
 8008b18:	19bb      	adds	r3, r7, r6
 8008b1a:	0019      	movs	r1, r3
 8008b1c:	0010      	movs	r0, r2
 8008b1e:	f7ff ff11 	bl	8008944 <OD_extension_init>
 8008b22:	0003      	movs	r3, r0
 8008b24:	7023      	strb	r3, [r4, #0]

  canOpenNodeSTM32.CANHandle = &hfdcan2;
 8008b26:	4b41      	ldr	r3, [pc, #260]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008b28:	4a41      	ldr	r2, [pc, #260]	; (8008c30 <CanOpenMenager+0x1a4>)
 8008b2a:	609a      	str	r2, [r3, #8]
  canOpenNodeSTM32.HWInitFunction = MX_FDCAN2_Init;
 8008b2c:	4b3f      	ldr	r3, [pc, #252]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008b2e:	4a41      	ldr	r2, [pc, #260]	; (8008c34 <CanOpenMenager+0x1a8>)
 8008b30:	60da      	str	r2, [r3, #12]
  canOpenNodeSTM32.timerHandle = &htim14;
 8008b32:	4b3e      	ldr	r3, [pc, #248]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008b34:	4a40      	ldr	r2, [pc, #256]	; (8008c38 <CanOpenMenager+0x1ac>)
 8008b36:	605a      	str	r2, [r3, #4]
  canOpenNodeSTM32.desiredNodeID = getCanOpenID();
 8008b38:	f000 fa1e 	bl	8008f78 <getCanOpenID>
 8008b3c:	0003      	movs	r3, r0
 8008b3e:	001a      	movs	r2, r3
 8008b40:	4b3a      	ldr	r3, [pc, #232]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008b42:	701a      	strb	r2, [r3, #0]

  if(getCanOpenBaudRate() == CANOPEN_BAUDRATE_125)
 8008b44:	f000 fa22 	bl	8008f8c <getCanOpenBaudRate>
 8008b48:	1e03      	subs	r3, r0, #0
 8008b4a:	d103      	bne.n	8008b54 <CanOpenMenager+0xc8>
  {
	  canOpenNodeSTM32.baudrate = 125;
 8008b4c:	4b37      	ldr	r3, [pc, #220]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008b4e:	227d      	movs	r2, #125	; 0x7d
 8008b50:	805a      	strh	r2, [r3, #2]
 8008b52:	e002      	b.n	8008b5a <CanOpenMenager+0xce>
  }
  else
  {
	  canOpenNodeSTM32.baudrate = 250;
 8008b54:	4b35      	ldr	r3, [pc, #212]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008b56:	22fa      	movs	r2, #250	; 0xfa
 8008b58:	805a      	strh	r2, [r3, #2]
  }

  uint32_t correctTpdo1CobId = COB_ID_ZERO + getCanOpenID();
 8008b5a:	f000 fa0d 	bl	8008f78 <getCanOpenID>
 8008b5e:	0003      	movs	r3, r0
 8008b60:	2290      	movs	r2, #144	; 0x90
 8008b62:	00d2      	lsls	r2, r2, #3
 8008b64:	4694      	mov	ip, r2
 8008b66:	4463      	add	r3, ip
 8008b68:	663b      	str	r3, [r7, #96]	; 0x60

  //Set COB-ID for TPDO
  OD_entry_t *tpdoCommEntry = OD_find(OD, TPDO_INDEX);
 8008b6a:	4b2b      	ldr	r3, [pc, #172]	; (8008c18 <CanOpenMenager+0x18c>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	22c0      	movs	r2, #192	; 0xc0
 8008b70:	0152      	lsls	r2, r2, #5
 8008b72:	0011      	movs	r1, r2
 8008b74:	0018      	movs	r0, r3
 8008b76:	f7f9 f954 	bl	8001e22 <OD_find>
 8008b7a:	0003      	movs	r3, r0
 8008b7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (tpdoCommEntry != NULL) {
 8008b7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d01b      	beq.n	8008bbc <CanOpenMenager+0x130>
      OD_IO_t io;

      // Get subindex 1  COB-ID
      if (OD_getSub(tpdoCommEntry, 1, &io, 0) == ODR_OK) {
 8008b84:	240c      	movs	r4, #12
 8008b86:	193a      	adds	r2, r7, r4
 8008b88:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	2101      	movs	r1, #1
 8008b8e:	f7f9 f9c3 	bl	8001f18 <OD_getSub>
 8008b92:	1e03      	subs	r3, r0, #0
 8008b94:	d112      	bne.n	8008bbc <CanOpenMenager+0x130>
          uint32_t *cobIdPtr = (uint32_t *)io.stream.dataOrig;
 8008b96:	193b      	adds	r3, r7, r4
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	65bb      	str	r3, [r7, #88]	; 0x58

          // Disable PDO temporarily (set bit 31)
          *cobIdPtr |= 0x80000000;
 8008b9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2280      	movs	r2, #128	; 0x80
 8008ba2:	0612      	lsls	r2, r2, #24
 8008ba4:	431a      	orrs	r2, r3
 8008ba6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008ba8:	601a      	str	r2, [r3, #0]

          // Update COB-ID
          *cobIdPtr = correctTpdo1CobId;
 8008baa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008bac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008bae:	601a      	str	r2, [r3, #0]

          // Re-enable PDO (clear bit 31)
          *cobIdPtr &= ~0x80000000;
 8008bb0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	005b      	lsls	r3, r3, #1
 8008bb6:	085a      	lsrs	r2, r3, #1
 8008bb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008bba:	601a      	str	r2, [r3, #0]
      }
  }

  canopen_app_init(&canOpenNodeSTM32);
 8008bbc:	4b1b      	ldr	r3, [pc, #108]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008bbe:	0018      	movs	r0, r3
 8008bc0:	f7fe fa52 	bl	8007068 <canopen_app_init>
  CO_NMT_initCallbackChanged(canOpenNodeSTM32.canOpenStack->NMT, nmtStateChangedCallback);
 8008bc4:	4b19      	ldr	r3, [pc, #100]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008bc6:	695b      	ldr	r3, [r3, #20]
 8008bc8:	691b      	ldr	r3, [r3, #16]
 8008bca:	4a1c      	ldr	r2, [pc, #112]	; (8008c3c <CanOpenMenager+0x1b0>)
 8008bcc:	0011      	movs	r1, r2
 8008bce:	0018      	movs	r0, r3
 8008bd0:	f7f8 ff0c 	bl	80019ec <CO_NMT_initCallbackChanged>
  initializeDisplayTimer();
 8008bd4:	f000 fa0a 	bl	8008fec <initializeDisplayTimer>
  /* Infinite loop */
  for(;;)
  {
    HAL_IWDG_Refresh(&hiwdg);
 8008bd8:	4b19      	ldr	r3, [pc, #100]	; (8008c40 <CanOpenMenager+0x1b4>)
 8008bda:	0018      	movs	r0, r3
 8008bdc:	f002 ff02 	bl	800b9e4 <HAL_IWDG_Refresh>
	HAL_GPIO_WritePin(CAN_OK_GPIO_Port, CAN_OK_Pin , canOpenNodeSTM32.outStatusLEDGreen);
 8008be0:	4b12      	ldr	r3, [pc, #72]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008be2:	7c1b      	ldrb	r3, [r3, #16]
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	4817      	ldr	r0, [pc, #92]	; (8008c44 <CanOpenMenager+0x1b8>)
 8008be8:	001a      	movs	r2, r3
 8008bea:	2104      	movs	r1, #4
 8008bec:	f002 fe77 	bl	800b8de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_FAULT_GPIO_Port, CAN_FAULT_Pin, canOpenNodeSTM32.outStatusLEDRed);
 8008bf0:	4b0e      	ldr	r3, [pc, #56]	; (8008c2c <CanOpenMenager+0x1a0>)
 8008bf2:	7c5b      	ldrb	r3, [r3, #17]
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	4813      	ldr	r0, [pc, #76]	; (8008c44 <CanOpenMenager+0x1b8>)
 8008bf8:	001a      	movs	r2, r3
 8008bfa:	2108      	movs	r1, #8
 8008bfc:	f002 fe6f 	bl	800b8de <HAL_GPIO_WritePin>

	canopen_app_interrupt();
 8008c00:	f7fe fc1a 	bl	8007438 <canopen_app_interrupt>
	canopen_app_process();
 8008c04:	f7fe fb9a 	bl	800733c <canopen_app_process>

	ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(CANOPEN_TASK_DELAY_MS));
 8008c08:	2101      	movs	r1, #1
 8008c0a:	2001      	movs	r0, #1
 8008c0c:	f007 fbbc 	bl	8010388 <ulTaskNotifyTake>
    HAL_IWDG_Refresh(&hiwdg);
 8008c10:	e7e2      	b.n	8008bd8 <CanOpenMenager+0x14c>
 8008c12:	46c0      	nop			; (mov r8, r8)
 8008c14:	0801252c 	.word	0x0801252c
 8008c18:	20000338 	.word	0x20000338
 8008c1c:	00006010 	.word	0x00006010
 8008c20:	0801253c 	.word	0x0801253c
 8008c24:	00006011 	.word	0x00006011
 8008c28:	0801254c 	.word	0x0801254c
 8008c2c:	200055a0 	.word	0x200055a0
 8008c30:	20005674 	.word	0x20005674
 8008c34:	0800909d 	.word	0x0800909d
 8008c38:	20005780 	.word	0x20005780
 8008c3c:	080083f1 	.word	0x080083f1
 8008c40:	200056d8 	.word	0x200056d8
 8008c44:	50001000 	.word	0x50001000

08008c48 <InputCheck>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InputCheck */
void InputCheck(void *argument)
{
 8008c48:	b5b0      	push	{r4, r5, r7, lr}
 8008c4a:	b08e      	sub	sp, #56	; 0x38
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InputCheck */
  /* Infinite loop */
  const OD_entry_t *entry = OD_find(OD, 0x6100);
 8008c50:	4b77      	ldr	r3, [pc, #476]	; (8008e30 <InputCheck+0x1e8>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	22c2      	movs	r2, #194	; 0xc2
 8008c56:	01d2      	lsls	r2, r2, #7
 8008c58:	0011      	movs	r1, r2
 8008c5a:	0018      	movs	r0, r3
 8008c5c:	f7f9 f8e1 	bl	8001e22 <OD_find>
 8008c60:	0003      	movs	r3, r0
 8008c62:	633b      	str	r3, [r7, #48]	; 0x30
  static uint16_t buzzer_counter = 0;

  for(;;)
  {
	HAL_IWDG_Refresh(&hiwdg);
 8008c64:	4b73      	ldr	r3, [pc, #460]	; (8008e34 <InputCheck+0x1ec>)
 8008c66:	0018      	movs	r0, r3
 8008c68:	f002 febc 	bl	800b9e4 <HAL_IWDG_Refresh>
	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008c6c:	2337      	movs	r3, #55	; 0x37
 8008c6e:	18fb      	adds	r3, r7, r3
 8008c70:	2201      	movs	r2, #1
 8008c72:	701a      	strb	r2, [r3, #0]
 8008c74:	e0d2      	b.n	8008e1c <InputCheck+0x1d4>
	{
		if(!buzzer_counter)
 8008c76:	4b70      	ldr	r3, [pc, #448]	; (8008e38 <InputCheck+0x1f0>)
 8008c78:	881b      	ldrh	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d10c      	bne.n	8008c98 <InputCheck+0x50>
		{
			HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8008c7e:	4b6f      	ldr	r3, [pc, #444]	; (8008e3c <InputCheck+0x1f4>)
 8008c80:	2100      	movs	r1, #0
 8008c82:	0018      	movs	r0, r3
 8008c84:	f004 f8b8 	bl	800cdf8 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(BUZZER_OUT_GPIO_Port, BUZZER_OUT_Pin, 0);
 8008c88:	2380      	movs	r3, #128	; 0x80
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	486c      	ldr	r0, [pc, #432]	; (8008e40 <InputCheck+0x1f8>)
 8008c8e:	2200      	movs	r2, #0
 8008c90:	0019      	movs	r1, r3
 8008c92:	f002 fe24 	bl	800b8de <HAL_GPIO_WritePin>
 8008c96:	e005      	b.n	8008ca4 <InputCheck+0x5c>
		}
		else
		{
			buzzer_counter--;
 8008c98:	4b67      	ldr	r3, [pc, #412]	; (8008e38 <InputCheck+0x1f0>)
 8008c9a:	881b      	ldrh	r3, [r3, #0]
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	b29a      	uxth	r2, r3
 8008ca0:	4b65      	ldr	r3, [pc, #404]	; (8008e38 <InputCheck+0x1f0>)
 8008ca2:	801a      	strh	r2, [r3, #0]
		}

		OD_IO_t io;
		{
			ODR_t result = OD_getSub(entry, subIndex, &io, 0);
 8008ca4:	232f      	movs	r3, #47	; 0x2f
 8008ca6:	18fc      	adds	r4, r7, r3
 8008ca8:	2508      	movs	r5, #8
 8008caa:	197a      	adds	r2, r7, r5
 8008cac:	2337      	movs	r3, #55	; 0x37
 8008cae:	18fb      	adds	r3, r7, r3
 8008cb0:	7819      	ldrb	r1, [r3, #0]
 8008cb2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	f7f9 f92f 	bl	8001f18 <OD_getSub>
 8008cba:	0003      	movs	r3, r0
 8008cbc:	7023      	strb	r3, [r4, #0]
		}

		//check if input is enabled
		uint8_t enabledInput = 0;
 8008cbe:	2336      	movs	r3, #54	; 0x36
 8008cc0:	18fb      	adds	r3, r7, r3
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	701a      	strb	r2, [r3, #0]
		uint8_t *identifier = (uint8_t *)io.stream.dataOrig;
 8008cc6:	197b      	adds	r3, r7, r5
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	62bb      	str	r3, [r7, #40]	; 0x28
		uint8_t state = 0;
 8008ccc:	2335      	movs	r3, #53	; 0x35
 8008cce:	18fb      	adds	r3, r7, r3
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 0; i < 5; ++i)
 8008cd4:	2334      	movs	r3, #52	; 0x34
 8008cd6:	18fb      	adds	r3, r7, r3
 8008cd8:	2200      	movs	r2, #0
 8008cda:	701a      	strb	r2, [r3, #0]
 8008cdc:	e012      	b.n	8008d04 <InputCheck+0xbc>
		{
			if(identifier[i])
 8008cde:	2334      	movs	r3, #52	; 0x34
 8008ce0:	18fb      	adds	r3, r7, r3
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ce6:	18d3      	adds	r3, r2, r3
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d004      	beq.n	8008cf8 <InputCheck+0xb0>
			{
				enabledInput = 1;
 8008cee:	2336      	movs	r3, #54	; 0x36
 8008cf0:	18fb      	adds	r3, r7, r3
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	701a      	strb	r2, [r3, #0]
				break;
 8008cf6:	e00a      	b.n	8008d0e <InputCheck+0xc6>
		for(uint8_t i = 0; i < 5; ++i)
 8008cf8:	2234      	movs	r2, #52	; 0x34
 8008cfa:	18bb      	adds	r3, r7, r2
 8008cfc:	18ba      	adds	r2, r7, r2
 8008cfe:	7812      	ldrb	r2, [r2, #0]
 8008d00:	3201      	adds	r2, #1
 8008d02:	701a      	strb	r2, [r3, #0]
 8008d04:	2334      	movs	r3, #52	; 0x34
 8008d06:	18fb      	adds	r3, r7, r3
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	2b04      	cmp	r3, #4
 8008d0c:	d9e7      	bls.n	8008cde <InputCheck+0x96>
			}
		}

		if(enabledInput)
 8008d0e:	2336      	movs	r3, #54	; 0x36
 8008d10:	18fb      	adds	r3, r7, r3
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d01a      	beq.n	8008d4e <InputCheck+0x106>
		{
			state = HAL_GPIO_ReadPin(digitalInput[subIndex - 1].port, digitalInput[subIndex - 1].pin);
 8008d18:	2137      	movs	r1, #55	; 0x37
 8008d1a:	187b      	adds	r3, r7, r1
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	1e5a      	subs	r2, r3, #1
 8008d20:	4b48      	ldr	r3, [pc, #288]	; (8008e44 <InputCheck+0x1fc>)
 8008d22:	00d2      	lsls	r2, r2, #3
 8008d24:	58d0      	ldr	r0, [r2, r3]
 8008d26:	187b      	adds	r3, r7, r1
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	3b01      	subs	r3, #1
 8008d2c:	4a45      	ldr	r2, [pc, #276]	; (8008e44 <InputCheck+0x1fc>)
 8008d2e:	00db      	lsls	r3, r3, #3
 8008d30:	18d3      	adds	r3, r2, r3
 8008d32:	3304      	adds	r3, #4
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	2535      	movs	r5, #53	; 0x35
 8008d38:	197c      	adds	r4, r7, r5
 8008d3a:	0019      	movs	r1, r3
 8008d3c:	f002 fdb2 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008d40:	0003      	movs	r3, r0
 8008d42:	7023      	strb	r3, [r4, #0]
			identifier[5] = state;
 8008d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d46:	3305      	adds	r3, #5
 8008d48:	197a      	adds	r2, r7, r5
 8008d4a:	7812      	ldrb	r2, [r2, #0]
 8008d4c:	701a      	strb	r2, [r3, #0]
		}

		// check if input has changed
		uint8_t inputChanged = memcmp(virtualInputMapping[subIndex - 1].InputFunctionID, identifier, sizeof(virtualInputMapping[subIndex - 1].InputFunctionID)) == 0;
 8008d4e:	2437      	movs	r4, #55	; 0x37
 8008d50:	193b      	adds	r3, r7, r4
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	1e5a      	subs	r2, r3, #1
 8008d56:	0013      	movs	r3, r2
 8008d58:	00db      	lsls	r3, r3, #3
 8008d5a:	1a9b      	subs	r3, r3, r2
 8008d5c:	4a3a      	ldr	r2, [pc, #232]	; (8008e48 <InputCheck+0x200>)
 8008d5e:	189b      	adds	r3, r3, r2
 8008d60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d62:	2206      	movs	r2, #6
 8008d64:	0018      	movs	r0, r3
 8008d66:	f008 fc4b 	bl	8011600 <memcmp>
 8008d6a:	0003      	movs	r3, r0
 8008d6c:	425a      	negs	r2, r3
 8008d6e:	4153      	adcs	r3, r2
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	2127      	movs	r1, #39	; 0x27
 8008d74:	187b      	adds	r3, r7, r1
 8008d76:	701a      	strb	r2, [r3, #0]

		if(inputChanged)
 8008d78:	187b      	adds	r3, r7, r1
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d144      	bne.n	8008e0a <InputCheck+0x1c2>
		{
			continue;
		}

		memcpy(virtualInputMapping[subIndex - 1].InputFunctionID, identifier, sizeof(virtualInputMapping[subIndex - 1].InputFunctionID));
 8008d80:	193b      	adds	r3, r7, r4
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	1e5a      	subs	r2, r3, #1
 8008d86:	0013      	movs	r3, r2
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	1a9b      	subs	r3, r3, r2
 8008d8c:	4a2e      	ldr	r2, [pc, #184]	; (8008e48 <InputCheck+0x200>)
 8008d8e:	189b      	adds	r3, r3, r2
 8008d90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d92:	2206      	movs	r2, #6
 8008d94:	0018      	movs	r0, r3
 8008d96:	f008 fc41 	bl	801161c <memcpy>

		if((subIndex == 1 || subIndex == 2) && getBuzzerOnOff() && state)
 8008d9a:	193b      	adds	r3, r7, r4
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d003      	beq.n	8008daa <InputCheck+0x162>
 8008da2:	193b      	adds	r3, r7, r4
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d110      	bne.n	8008dcc <InputCheck+0x184>
 8008daa:	f000 f915 	bl	8008fd8 <getBuzzerOnOff>
 8008dae:	1e03      	subs	r3, r0, #0
 8008db0:	d00c      	beq.n	8008dcc <InputCheck+0x184>
 8008db2:	2335      	movs	r3, #53	; 0x35
 8008db4:	18fb      	adds	r3, r7, r3
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d007      	beq.n	8008dcc <InputCheck+0x184>
		{
			HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8008dbc:	4b1f      	ldr	r3, [pc, #124]	; (8008e3c <InputCheck+0x1f4>)
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	f003 ff29 	bl	800cc18 <HAL_TIM_PWM_Start>
			buzzer_counter = BUZZER_TIME;
 8008dc6:	4b1c      	ldr	r3, [pc, #112]	; (8008e38 <InputCheck+0x1f0>)
 8008dc8:	2264      	movs	r2, #100	; 0x64
 8008dca:	801a      	strh	r2, [r3, #0]
		}

		if(virtualInputMapping[subIndex - 1].pending) //check if already pending
 8008dcc:	2037      	movs	r0, #55	; 0x37
 8008dce:	183b      	adds	r3, r7, r0
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	1e5a      	subs	r2, r3, #1
 8008dd4:	491c      	ldr	r1, [pc, #112]	; (8008e48 <InputCheck+0x200>)
 8008dd6:	0013      	movs	r3, r2
 8008dd8:	00db      	lsls	r3, r3, #3
 8008dda:	1a9b      	subs	r3, r3, r2
 8008ddc:	18cb      	adds	r3, r1, r3
 8008dde:	3306      	adds	r3, #6
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d113      	bne.n	8008e0e <InputCheck+0x1c6>
		{
			continue;
		}

		virtualInputMapping[subIndex - 1].pending = 1;
 8008de6:	183b      	adds	r3, r7, r0
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	1e5a      	subs	r2, r3, #1
 8008dec:	4916      	ldr	r1, [pc, #88]	; (8008e48 <InputCheck+0x200>)
 8008dee:	0013      	movs	r3, r2
 8008df0:	00db      	lsls	r3, r3, #3
 8008df2:	1a9b      	subs	r3, r3, r2
 8008df4:	18cb      	adds	r3, r1, r3
 8008df6:	3306      	adds	r3, #6
 8008df8:	2201      	movs	r2, #1
 8008dfa:	701a      	strb	r2, [r3, #0]
		++pendingVirtualInputMappings;
 8008dfc:	4b13      	ldr	r3, [pc, #76]	; (8008e4c <InputCheck+0x204>)
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	3301      	adds	r3, #1
 8008e02:	b2da      	uxtb	r2, r3
 8008e04:	4b11      	ldr	r3, [pc, #68]	; (8008e4c <InputCheck+0x204>)
 8008e06:	701a      	strb	r2, [r3, #0]
 8008e08:	e002      	b.n	8008e10 <InputCheck+0x1c8>
			continue;
 8008e0a:	46c0      	nop			; (mov r8, r8)
 8008e0c:	e000      	b.n	8008e10 <InputCheck+0x1c8>
			continue;
 8008e0e:	46c0      	nop			; (mov r8, r8)
	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008e10:	2237      	movs	r2, #55	; 0x37
 8008e12:	18bb      	adds	r3, r7, r2
 8008e14:	18ba      	adds	r2, r7, r2
 8008e16:	7812      	ldrb	r2, [r2, #0]
 8008e18:	3201      	adds	r2, #1
 8008e1a:	701a      	strb	r2, [r3, #0]
 8008e1c:	2337      	movs	r3, #55	; 0x37
 8008e1e:	18fb      	adds	r3, r7, r3
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	2b10      	cmp	r3, #16
 8008e24:	d800      	bhi.n	8008e28 <InputCheck+0x1e0>
 8008e26:	e726      	b.n	8008c76 <InputCheck+0x2e>

	}

    osDelay(pdMS_TO_TICKS(INPUT_CHECK_TASK_DELAY_MS));
 8008e28:	2014      	movs	r0, #20
 8008e2a:	f005 ff7f 	bl	800ed2c <osDelay>
	HAL_IWDG_Refresh(&hiwdg);
 8008e2e:	e719      	b.n	8008c64 <InputCheck+0x1c>
 8008e30:	20000338 	.word	0x20000338
 8008e34:	200056d8 	.word	0x200056d8
 8008e38:	20000728 	.word	0x20000728
 8008e3c:	20005734 	.word	0x20005734
 8008e40:	50000400 	.word	0x50000400
 8008e44:	2000033c 	.word	0x2000033c
 8008e48:	20005530 	.word	0x20005530
 8008e4c:	20005528 	.word	0x20005528

08008e50 <setCanOpenID>:
static CanOpenNodeID canOpenNodeID;
static uint8_t buzzerOnOff;


void setCanOpenID(void)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	af00      	add	r7, sp, #0
	canOpenNodeID.id_0 = !HAL_GPIO_ReadPin(ADD_S0_GPIO_Port, ADD_S0_Pin);
 8008e54:	4b44      	ldr	r3, [pc, #272]	; (8008f68 <setCanOpenID+0x118>)
 8008e56:	2108      	movs	r1, #8
 8008e58:	0018      	movs	r0, r3
 8008e5a:	f002 fd23 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008e5e:	0003      	movs	r3, r0
 8008e60:	425a      	negs	r2, r3
 8008e62:	4153      	adcs	r3, r2
 8008e64:	b2da      	uxtb	r2, r3
 8008e66:	4b41      	ldr	r3, [pc, #260]	; (8008f6c <setCanOpenID+0x11c>)
 8008e68:	2101      	movs	r1, #1
 8008e6a:	400a      	ands	r2, r1
 8008e6c:	0010      	movs	r0, r2
 8008e6e:	781a      	ldrb	r2, [r3, #0]
 8008e70:	2101      	movs	r1, #1
 8008e72:	438a      	bics	r2, r1
 8008e74:	1c11      	adds	r1, r2, #0
 8008e76:	1c02      	adds	r2, r0, #0
 8008e78:	430a      	orrs	r2, r1
 8008e7a:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_1 = !HAL_GPIO_ReadPin(ADD_S1_GPIO_Port, ADD_S1_Pin);
 8008e7c:	2380      	movs	r3, #128	; 0x80
 8008e7e:	021b      	lsls	r3, r3, #8
 8008e80:	4a3b      	ldr	r2, [pc, #236]	; (8008f70 <setCanOpenID+0x120>)
 8008e82:	0019      	movs	r1, r3
 8008e84:	0010      	movs	r0, r2
 8008e86:	f002 fd0d 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008e8a:	0003      	movs	r3, r0
 8008e8c:	425a      	negs	r2, r3
 8008e8e:	4153      	adcs	r3, r2
 8008e90:	b2da      	uxtb	r2, r3
 8008e92:	4b36      	ldr	r3, [pc, #216]	; (8008f6c <setCanOpenID+0x11c>)
 8008e94:	2101      	movs	r1, #1
 8008e96:	400a      	ands	r2, r1
 8008e98:	1890      	adds	r0, r2, r2
 8008e9a:	781a      	ldrb	r2, [r3, #0]
 8008e9c:	2102      	movs	r1, #2
 8008e9e:	438a      	bics	r2, r1
 8008ea0:	1c11      	adds	r1, r2, #0
 8008ea2:	1c02      	adds	r2, r0, #0
 8008ea4:	430a      	orrs	r2, r1
 8008ea6:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_2 = !HAL_GPIO_ReadPin(ADD_S2_GPIO_Port, ADD_S2_Pin);
 8008ea8:	2380      	movs	r3, #128	; 0x80
 8008eaa:	01db      	lsls	r3, r3, #7
 8008eac:	4a30      	ldr	r2, [pc, #192]	; (8008f70 <setCanOpenID+0x120>)
 8008eae:	0019      	movs	r1, r3
 8008eb0:	0010      	movs	r0, r2
 8008eb2:	f002 fcf7 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008eb6:	0003      	movs	r3, r0
 8008eb8:	425a      	negs	r2, r3
 8008eba:	4153      	adcs	r3, r2
 8008ebc:	b2da      	uxtb	r2, r3
 8008ebe:	4b2b      	ldr	r3, [pc, #172]	; (8008f6c <setCanOpenID+0x11c>)
 8008ec0:	2101      	movs	r1, #1
 8008ec2:	400a      	ands	r2, r1
 8008ec4:	0090      	lsls	r0, r2, #2
 8008ec6:	781a      	ldrb	r2, [r3, #0]
 8008ec8:	2104      	movs	r1, #4
 8008eca:	438a      	bics	r2, r1
 8008ecc:	1c11      	adds	r1, r2, #0
 8008ece:	1c02      	adds	r2, r0, #0
 8008ed0:	430a      	orrs	r2, r1
 8008ed2:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_3 = !HAL_GPIO_ReadPin(ADD_S3_GPIO_Port, ADD_S3_Pin);
 8008ed4:	2380      	movs	r3, #128	; 0x80
 8008ed6:	019b      	lsls	r3, r3, #6
 8008ed8:	4a25      	ldr	r2, [pc, #148]	; (8008f70 <setCanOpenID+0x120>)
 8008eda:	0019      	movs	r1, r3
 8008edc:	0010      	movs	r0, r2
 8008ede:	f002 fce1 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008ee2:	0003      	movs	r3, r0
 8008ee4:	425a      	negs	r2, r3
 8008ee6:	4153      	adcs	r3, r2
 8008ee8:	b2da      	uxtb	r2, r3
 8008eea:	4b20      	ldr	r3, [pc, #128]	; (8008f6c <setCanOpenID+0x11c>)
 8008eec:	2101      	movs	r1, #1
 8008eee:	400a      	ands	r2, r1
 8008ef0:	00d0      	lsls	r0, r2, #3
 8008ef2:	781a      	ldrb	r2, [r3, #0]
 8008ef4:	2108      	movs	r1, #8
 8008ef6:	438a      	bics	r2, r1
 8008ef8:	1c11      	adds	r1, r2, #0
 8008efa:	1c02      	adds	r2, r0, #0
 8008efc:	430a      	orrs	r2, r1
 8008efe:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_4 = !HAL_GPIO_ReadPin(ADD_S4_GPIO_Port, ADD_S4_Pin);
 8008f00:	2380      	movs	r3, #128	; 0x80
 8008f02:	015b      	lsls	r3, r3, #5
 8008f04:	4a1a      	ldr	r2, [pc, #104]	; (8008f70 <setCanOpenID+0x120>)
 8008f06:	0019      	movs	r1, r3
 8008f08:	0010      	movs	r0, r2
 8008f0a:	f002 fccb 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008f0e:	0003      	movs	r3, r0
 8008f10:	425a      	negs	r2, r3
 8008f12:	4153      	adcs	r3, r2
 8008f14:	b2da      	uxtb	r2, r3
 8008f16:	4b15      	ldr	r3, [pc, #84]	; (8008f6c <setCanOpenID+0x11c>)
 8008f18:	2101      	movs	r1, #1
 8008f1a:	400a      	ands	r2, r1
 8008f1c:	0110      	lsls	r0, r2, #4
 8008f1e:	781a      	ldrb	r2, [r3, #0]
 8008f20:	2110      	movs	r1, #16
 8008f22:	438a      	bics	r2, r1
 8008f24:	1c11      	adds	r1, r2, #0
 8008f26:	1c02      	adds	r2, r0, #0
 8008f28:	430a      	orrs	r2, r1
 8008f2a:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_5 = !HAL_GPIO_ReadPin(ADD_S5_GPIO_Port, ADD_S5_Pin);
 8008f2c:	4b11      	ldr	r3, [pc, #68]	; (8008f74 <setCanOpenID+0x124>)
 8008f2e:	2140      	movs	r1, #64	; 0x40
 8008f30:	0018      	movs	r0, r3
 8008f32:	f002 fcb7 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008f36:	0003      	movs	r3, r0
 8008f38:	425a      	negs	r2, r3
 8008f3a:	4153      	adcs	r3, r2
 8008f3c:	b2da      	uxtb	r2, r3
 8008f3e:	4b0b      	ldr	r3, [pc, #44]	; (8008f6c <setCanOpenID+0x11c>)
 8008f40:	2101      	movs	r1, #1
 8008f42:	400a      	ands	r2, r1
 8008f44:	0150      	lsls	r0, r2, #5
 8008f46:	781a      	ldrb	r2, [r3, #0]
 8008f48:	2120      	movs	r1, #32
 8008f4a:	438a      	bics	r2, r1
 8008f4c:	1c11      	adds	r1, r2, #0
 8008f4e:	1c02      	adds	r2, r0, #0
 8008f50:	430a      	orrs	r2, r1
 8008f52:	701a      	strb	r2, [r3, #0]

	canOpenNodeID.nodeID += DEFAULT_NODE_ID;
 8008f54:	4b05      	ldr	r3, [pc, #20]	; (8008f6c <setCanOpenID+0x11c>)
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	3315      	adds	r3, #21
 8008f5a:	b2da      	uxtb	r2, r3
 8008f5c:	4b03      	ldr	r3, [pc, #12]	; (8008f6c <setCanOpenID+0x11c>)
 8008f5e:	701a      	strb	r2, [r3, #0]
}
 8008f60:	46c0      	nop			; (mov r8, r8)
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	46c0      	nop			; (mov r8, r8)
 8008f68:	50001400 	.word	0x50001400
 8008f6c:	2000072c 	.word	0x2000072c
 8008f70:	50000800 	.word	0x50000800
 8008f74:	50001000 	.word	0x50001000

08008f78 <getCanOpenID>:
 *
 * \return canOpenID
 */

uint8_t getCanOpenID(void)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	af00      	add	r7, sp, #0
	return canOpenNodeID.nodeID;
 8008f7c:	4b02      	ldr	r3, [pc, #8]	; (8008f88 <getCanOpenID+0x10>)
 8008f7e:	781b      	ldrb	r3, [r3, #0]
}
 8008f80:	0018      	movs	r0, r3
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	46c0      	nop			; (mov r8, r8)
 8008f88:	2000072c 	.word	0x2000072c

08008f8c <getCanOpenBaudRate>:

uint8_t getCanOpenBaudRate(void)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	af00      	add	r7, sp, #0
	return !HAL_GPIO_ReadPin(CAN_BUAD_RATE_GPIO_Port, CAN_BUAD_RATE_Pin);
 8008f90:	4b05      	ldr	r3, [pc, #20]	; (8008fa8 <getCanOpenBaudRate+0x1c>)
 8008f92:	2120      	movs	r1, #32
 8008f94:	0018      	movs	r0, r3
 8008f96:	f002 fc85 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008f9a:	0003      	movs	r3, r0
 8008f9c:	425a      	negs	r2, r3
 8008f9e:	4153      	adcs	r3, r2
 8008fa0:	b2db      	uxtb	r3, r3
}
 8008fa2:	0018      	movs	r0, r3
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	50001000 	.word	0x50001000

08008fac <readBuzzerInput>:

void readBuzzerInput(void)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	af00      	add	r7, sp, #0
	buzzerOnOff = !HAL_GPIO_ReadPin(BUZZER_IN_GPIO_Port, BUZZER_IN_Pin);
 8008fb0:	4b07      	ldr	r3, [pc, #28]	; (8008fd0 <readBuzzerInput+0x24>)
 8008fb2:	2110      	movs	r1, #16
 8008fb4:	0018      	movs	r0, r3
 8008fb6:	f002 fc75 	bl	800b8a4 <HAL_GPIO_ReadPin>
 8008fba:	0003      	movs	r3, r0
 8008fbc:	425a      	negs	r2, r3
 8008fbe:	4153      	adcs	r3, r2
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	001a      	movs	r2, r3
 8008fc4:	4b03      	ldr	r3, [pc, #12]	; (8008fd4 <readBuzzerInput+0x28>)
 8008fc6:	701a      	strb	r2, [r3, #0]
}
 8008fc8:	46c0      	nop			; (mov r8, r8)
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	46c0      	nop			; (mov r8, r8)
 8008fd0:	50001000 	.word	0x50001000
 8008fd4:	2000072d 	.word	0x2000072d

08008fd8 <getBuzzerOnOff>:

uint8_t getBuzzerOnOff(void)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	af00      	add	r7, sp, #0
	return buzzerOnOff;
 8008fdc:	4b02      	ldr	r3, [pc, #8]	; (8008fe8 <getBuzzerOnOff+0x10>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
}
 8008fe0:	0018      	movs	r0, r3
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	46c0      	nop			; (mov r8, r8)
 8008fe8:	2000072d 	.word	0x2000072d

08008fec <initializeDisplayTimer>:

volatile uint8_t currentFloorNumber = 0;
volatile uint8_t inputsState = 0;

void initializeDisplayTimer(void)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af02      	add	r7, sp, #8
	initSoftwareTimer(&displayTimer, USART_TIMER_MS, displayCommunicationTimerHandler, 1, 0);
 8008ff2:	4a07      	ldr	r2, [pc, #28]	; (8009010 <initializeDisplayTimer+0x24>)
 8008ff4:	4807      	ldr	r0, [pc, #28]	; (8009014 <initializeDisplayTimer+0x28>)
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	9300      	str	r3, [sp, #0]
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	2164      	movs	r1, #100	; 0x64
 8008ffe:	f000 fcad 	bl	800995c <initSoftwareTimer>
	startSoftwareTimer(&displayTimer);
 8009002:	4b04      	ldr	r3, [pc, #16]	; (8009014 <initializeDisplayTimer+0x28>)
 8009004:	0018      	movs	r0, r3
 8009006:	f000 fd43 	bl	8009a90 <startSoftwareTimer>
}
 800900a:	46c0      	nop			; (mov r8, r8)
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	08009019 	.word	0x08009019
 8009014:	200055cc 	.word	0x200055cc

08009018 <displayCommunicationTimerHandler>:

void displayCommunicationTimerHandler(void)
{
 8009018:	b590      	push	{r4, r7, lr}
 800901a:	b087      	sub	sp, #28
 800901c:	af00      	add	r7, sp, #0
	char floorMsg[] = {'A', 'T', '+', 'F', 'L', 'O', 'O', 'R', '=', 0x00};
 800901e:	210c      	movs	r1, #12
 8009020:	187b      	adds	r3, r7, r1
 8009022:	4a19      	ldr	r2, [pc, #100]	; (8009088 <displayCommunicationTimerHandler+0x70>)
 8009024:	ca11      	ldmia	r2!, {r0, r4}
 8009026:	c311      	stmia	r3!, {r0, r4}
 8009028:	8812      	ldrh	r2, [r2, #0]
 800902a:	801a      	strh	r2, [r3, #0]
	char inpuMsg[] = {'A', 'T', '+', 'B', 'I', 'T', '=', 0x00};
 800902c:	1d3b      	adds	r3, r7, #4
 800902e:	4a17      	ldr	r2, [pc, #92]	; (800908c <displayCommunicationTimerHandler+0x74>)
 8009030:	ca11      	ldmia	r2!, {r0, r4}
 8009032:	c311      	stmia	r3!, {r0, r4}

	uint8_t sendStatus = 0;
 8009034:	2417      	movs	r4, #23
 8009036:	193b      	adds	r3, r7, r4
 8009038:	2200      	movs	r2, #0
 800903a:	701a      	strb	r2, [r3, #0]

	floorMsg[9] = currentFloorNumber;
 800903c:	4b14      	ldr	r3, [pc, #80]	; (8009090 <displayCommunicationTimerHandler+0x78>)
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	b2da      	uxtb	r2, r3
 8009042:	187b      	adds	r3, r7, r1
 8009044:	725a      	strb	r2, [r3, #9]
	inpuMsg[7] = inputsState;
 8009046:	4b13      	ldr	r3, [pc, #76]	; (8009094 <displayCommunicationTimerHandler+0x7c>)
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	b2da      	uxtb	r2, r3
 800904c:	1d3b      	adds	r3, r7, #4
 800904e:	71da      	strb	r2, [r3, #7]

	if(HAL_UART_Transmit(&huart1, (uint8_t *)floorMsg, sizeof(floorMsg), 100))
 8009050:	1879      	adds	r1, r7, r1
 8009052:	4811      	ldr	r0, [pc, #68]	; (8009098 <displayCommunicationTimerHandler+0x80>)
 8009054:	2364      	movs	r3, #100	; 0x64
 8009056:	220a      	movs	r2, #10
 8009058:	f004 fe28 	bl	800dcac <HAL_UART_Transmit>
 800905c:	1e03      	subs	r3, r0, #0
 800905e:	d002      	beq.n	8009066 <displayCommunicationTimerHandler+0x4e>
	{
		sendStatus = 1;
 8009060:	193b      	adds	r3, r7, r4
 8009062:	2201      	movs	r2, #1
 8009064:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_UART_Transmit(&huart1, (uint8_t *)inpuMsg, sizeof(inpuMsg), 100))
 8009066:	1d39      	adds	r1, r7, #4
 8009068:	480b      	ldr	r0, [pc, #44]	; (8009098 <displayCommunicationTimerHandler+0x80>)
 800906a:	2364      	movs	r3, #100	; 0x64
 800906c:	2208      	movs	r2, #8
 800906e:	f004 fe1d 	bl	800dcac <HAL_UART_Transmit>
 8009072:	1e03      	subs	r3, r0, #0
 8009074:	d003      	beq.n	800907e <displayCommunicationTimerHandler+0x66>
	{
		sendStatus = 1;
 8009076:	2317      	movs	r3, #23
 8009078:	18fb      	adds	r3, r7, r3
 800907a:	2201      	movs	r2, #1
 800907c:	701a      	strb	r2, [r3, #0]
	}

}
 800907e:	46c0      	nop			; (mov r8, r8)
 8009080:	46bd      	mov	sp, r7
 8009082:	b007      	add	sp, #28
 8009084:	bd90      	pop	{r4, r7, pc}
 8009086:	46c0      	nop			; (mov r8, r8)
 8009088:	0801255c 	.word	0x0801255c
 800908c:	08012568 	.word	0x08012568
 8009090:	2000072e 	.word	0x2000072e
 8009094:	2000072f 	.word	0x2000072f
 8009098:	200057cc 	.word	0x200057cc

0800909c <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN1_Init 2 */

}
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80090a0:	4b4a      	ldr	r3, [pc, #296]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090a2:	4a4b      	ldr	r2, [pc, #300]	; (80091d0 <MX_FDCAN2_Init+0x134>)
 80090a4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80090a6:	4b49      	ldr	r3, [pc, #292]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090a8:	2200      	movs	r2, #0
 80090aa:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80090ac:	4b47      	ldr	r3, [pc, #284]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090ae:	2200      	movs	r2, #0
 80090b0:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80090b2:	4b46      	ldr	r3, [pc, #280]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090b4:	2201      	movs	r2, #1
 80090b6:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = ENABLE;
 80090b8:	4b44      	ldr	r3, [pc, #272]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090ba:	2201      	movs	r2, #1
 80090bc:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 80090be:	4b43      	ldr	r3, [pc, #268]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090c0:	2201      	movs	r2, #1
 80090c2:	749a      	strb	r2, [r3, #18]

  if(getCanOpenBaudRate() == CANOPEN_BAUDRATE_125)
 80090c4:	f7ff ff62 	bl	8008f8c <getCanOpenBaudRate>
 80090c8:	1e03      	subs	r3, r0, #0
 80090ca:	d103      	bne.n	80090d4 <MX_FDCAN2_Init+0x38>
  {
	  hfdcan2.Init.NominalPrescaler = 32;
 80090cc:	4b3f      	ldr	r3, [pc, #252]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090ce:	2220      	movs	r2, #32
 80090d0:	615a      	str	r2, [r3, #20]
 80090d2:	e002      	b.n	80090da <MX_FDCAN2_Init+0x3e>
  }
  else
  {
	  hfdcan2.Init.NominalPrescaler = 16;
 80090d4:	4b3d      	ldr	r3, [pc, #244]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090d6:	2210      	movs	r2, #16
 80090d8:	615a      	str	r2, [r3, #20]
  }

  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80090da:	4b3c      	ldr	r3, [pc, #240]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090dc:	2201      	movs	r2, #1
 80090de:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 80090e0:	4b3a      	ldr	r3, [pc, #232]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090e2:	220d      	movs	r2, #13
 80090e4:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80090e6:	4b39      	ldr	r3, [pc, #228]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090e8:	2202      	movs	r2, #2
 80090ea:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 32;
 80090ec:	4b37      	ldr	r3, [pc, #220]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090ee:	2220      	movs	r2, #32
 80090f0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80090f2:	4b36      	ldr	r3, [pc, #216]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090f4:	2201      	movs	r2, #1
 80090f6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80090f8:	4b34      	ldr	r3, [pc, #208]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80090fa:	220d      	movs	r2, #13
 80090fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80090fe:	4b33      	ldr	r3, [pc, #204]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009100:	2202      	movs	r2, #2
 8009102:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8009104:	4b31      	ldr	r3, [pc, #196]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009106:	2200      	movs	r2, #0
 8009108:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 800910a:	4b30      	ldr	r3, [pc, #192]	; (80091cc <MX_FDCAN2_Init+0x130>)
 800910c:	2200      	movs	r2, #0
 800910e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8009110:	4b2e      	ldr	r3, [pc, #184]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009112:	2200      	movs	r2, #0
 8009114:	63da      	str	r2, [r3, #60]	; 0x3c

  hfdcan2.msgRam.StandardFilterSA = 0x000;  // 112 bytes
 8009116:	4b2d      	ldr	r3, [pc, #180]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009118:	2200      	movs	r2, #0
 800911a:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.msgRam.ExtendedFilterSA = 0x070;  // 64 bytes
 800911c:	4b2b      	ldr	r3, [pc, #172]	; (80091cc <MX_FDCAN2_Init+0x130>)
 800911e:	2270      	movs	r2, #112	; 0x70
 8009120:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.msgRam.RxFIFO0SA        = 0x0B0;  // 216 bytes
 8009122:	4b2a      	ldr	r3, [pc, #168]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009124:	22b0      	movs	r2, #176	; 0xb0
 8009126:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.msgRam.RxFIFO1SA        = 0x188;  // 216 bytes
 8009128:	4b28      	ldr	r3, [pc, #160]	; (80091cc <MX_FDCAN2_Init+0x130>)
 800912a:	22c4      	movs	r2, #196	; 0xc4
 800912c:	0052      	lsls	r2, r2, #1
 800912e:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.msgRam.TxEventFIFOSA    = 0x1F0;  // 24 bytes
 8009130:	4b26      	ldr	r3, [pc, #152]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009132:	22f8      	movs	r2, #248	; 0xf8
 8009134:	0052      	lsls	r2, r2, #1
 8009136:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.msgRam.TxFIFOQSA        = 0x208;  // 216 bytes
 8009138:	4b24      	ldr	r3, [pc, #144]	; (80091cc <MX_FDCAN2_Init+0x130>)
 800913a:	2282      	movs	r2, #130	; 0x82
 800913c:	0092      	lsls	r2, r2, #2
 800913e:	655a      	str	r2, [r3, #84]	; 0x54

  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8009140:	4b22      	ldr	r3, [pc, #136]	; (80091cc <MX_FDCAN2_Init+0x130>)
 8009142:	0018      	movs	r0, r3
 8009144:	f001 f98e 	bl	800a464 <HAL_FDCAN_Init>
 8009148:	1e03      	subs	r3, r0, #0
 800914a:	d001      	beq.n	8009150 <MX_FDCAN2_Init+0xb4>
  {
    Error_Handler();
 800914c:	f000 fc00 	bl	8009950 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  // Create a filter that rejects all extended ID messages
  extFilter.IdType = FDCAN_EXTENDED_ID;          // 29-bit ID filter
 8009150:	4b20      	ldr	r3, [pc, #128]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 8009152:	2280      	movs	r2, #128	; 0x80
 8009154:	05d2      	lsls	r2, r2, #23
 8009156:	601a      	str	r2, [r3, #0]
  extFilter.FilterIndex = 0;
 8009158:	4b1e      	ldr	r3, [pc, #120]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 800915a:	2200      	movs	r2, #0
 800915c:	605a      	str	r2, [r3, #4]
  extFilter.FilterType = FDCAN_FILTER_RANGE;     // Range from 0 to max
 800915e:	4b1d      	ldr	r3, [pc, #116]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 8009160:	2200      	movs	r2, #0
 8009162:	609a      	str	r2, [r3, #8]
  extFilter.FilterConfig = FDCAN_FILTER_REJECT;  // Reject everything
 8009164:	4b1b      	ldr	r3, [pc, #108]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 8009166:	2203      	movs	r2, #3
 8009168:	60da      	str	r2, [r3, #12]
  extFilter.FilterID1 = 0x00000000;              // Start of range
 800916a:	4b1a      	ldr	r3, [pc, #104]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 800916c:	2200      	movs	r2, #0
 800916e:	611a      	str	r2, [r3, #16]
  extFilter.FilterID2 = 0x1FFFFFFF;              // End of range
 8009170:	4b18      	ldr	r3, [pc, #96]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 8009172:	4a19      	ldr	r2, [pc, #100]	; (80091d8 <MX_FDCAN2_Init+0x13c>)
 8009174:	615a      	str	r2, [r3, #20]

  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &extFilter) != HAL_OK)
 8009176:	4a17      	ldr	r2, [pc, #92]	; (80091d4 <MX_FDCAN2_Init+0x138>)
 8009178:	4b14      	ldr	r3, [pc, #80]	; (80091cc <MX_FDCAN2_Init+0x130>)
 800917a:	0011      	movs	r1, r2
 800917c:	0018      	movs	r0, r3
 800917e:	f001 fad7 	bl	800a730 <HAL_FDCAN_ConfigFilter>
 8009182:	1e03      	subs	r3, r0, #0
 8009184:	d001      	beq.n	800918a <MX_FDCAN2_Init+0xee>
  {
      Error_Handler();
 8009186:	f000 fbe3 	bl	8009950 <Error_Handler>
  }

  stdFilter.IdType = FDCAN_STANDARD_ID;        // 11-bit ID filter
 800918a:	4b14      	ldr	r3, [pc, #80]	; (80091dc <MX_FDCAN2_Init+0x140>)
 800918c:	2200      	movs	r2, #0
 800918e:	601a      	str	r2, [r3, #0]
  stdFilter.FilterIndex = 1;                   // Next free filter index
 8009190:	4b12      	ldr	r3, [pc, #72]	; (80091dc <MX_FDCAN2_Init+0x140>)
 8009192:	2201      	movs	r2, #1
 8009194:	605a      	str	r2, [r3, #4]
  stdFilter.FilterType = FDCAN_FILTER_RANGE;   // Filter a range of StdID
 8009196:	4b11      	ldr	r3, [pc, #68]	; (80091dc <MX_FDCAN2_Init+0x140>)
 8009198:	2200      	movs	r2, #0
 800919a:	609a      	str	r2, [r3, #8]
  stdFilter.FilterConfig = FDCAN_FILTER_REJECT; // Reject matching IDs
 800919c:	4b0f      	ldr	r3, [pc, #60]	; (80091dc <MX_FDCAN2_Init+0x140>)
 800919e:	2203      	movs	r2, #3
 80091a0:	60da      	str	r2, [r3, #12]
  stdFilter.FilterID1 = 0x180;                 // Start ID
 80091a2:	4b0e      	ldr	r3, [pc, #56]	; (80091dc <MX_FDCAN2_Init+0x140>)
 80091a4:	22c0      	movs	r2, #192	; 0xc0
 80091a6:	0052      	lsls	r2, r2, #1
 80091a8:	611a      	str	r2, [r3, #16]
  stdFilter.FilterID2 = 0x18C;                 // End ID
 80091aa:	4b0c      	ldr	r3, [pc, #48]	; (80091dc <MX_FDCAN2_Init+0x140>)
 80091ac:	22c6      	movs	r2, #198	; 0xc6
 80091ae:	0052      	lsls	r2, r2, #1
 80091b0:	615a      	str	r2, [r3, #20]

  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &stdFilter) != HAL_OK)
 80091b2:	4a0a      	ldr	r2, [pc, #40]	; (80091dc <MX_FDCAN2_Init+0x140>)
 80091b4:	4b05      	ldr	r3, [pc, #20]	; (80091cc <MX_FDCAN2_Init+0x130>)
 80091b6:	0011      	movs	r1, r2
 80091b8:	0018      	movs	r0, r3
 80091ba:	f001 fab9 	bl	800a730 <HAL_FDCAN_ConfigFilter>
 80091be:	1e03      	subs	r3, r0, #0
 80091c0:	d001      	beq.n	80091c6 <MX_FDCAN2_Init+0x12a>
  {
      Error_Handler();
 80091c2:	f000 fbc5 	bl	8009950 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 80091c6:	46c0      	nop			; (mov r8, r8)
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20005674 	.word	0x20005674
 80091d0:	40006800 	.word	0x40006800
 80091d4:	200055e0 	.word	0x200055e0
 80091d8:	1fffffff 	.word	0x1fffffff
 80091dc:	200055f8 	.word	0x200055f8

080091e0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80091e0:	b590      	push	{r4, r7, lr}
 80091e2:	b08d      	sub	sp, #52	; 0x34
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091e8:	231c      	movs	r3, #28
 80091ea:	18fb      	adds	r3, r7, r3
 80091ec:	0018      	movs	r0, r3
 80091ee:	2314      	movs	r3, #20
 80091f0:	001a      	movs	r2, r3
 80091f2:	2100      	movs	r1, #0
 80091f4:	f008 fa2e 	bl	8011654 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a58      	ldr	r2, [pc, #352]	; (8009360 <HAL_FDCAN_MspInit+0x180>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d15c      	bne.n	80092bc <HAL_FDCAN_MspInit+0xdc>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8009202:	4b58      	ldr	r3, [pc, #352]	; (8009364 <HAL_FDCAN_MspInit+0x184>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	1c5a      	adds	r2, r3, #1
 8009208:	4b56      	ldr	r3, [pc, #344]	; (8009364 <HAL_FDCAN_MspInit+0x184>)
 800920a:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800920c:	4b55      	ldr	r3, [pc, #340]	; (8009364 <HAL_FDCAN_MspInit+0x184>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d10d      	bne.n	8009230 <HAL_FDCAN_MspInit+0x50>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8009214:	4b54      	ldr	r3, [pc, #336]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 8009216:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009218:	4b53      	ldr	r3, [pc, #332]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 800921a:	2180      	movs	r1, #128	; 0x80
 800921c:	0149      	lsls	r1, r1, #5
 800921e:	430a      	orrs	r2, r1
 8009220:	63da      	str	r2, [r3, #60]	; 0x3c
 8009222:	4b51      	ldr	r3, [pc, #324]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 8009224:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009226:	2380      	movs	r3, #128	; 0x80
 8009228:	015b      	lsls	r3, r3, #5
 800922a:	4013      	ands	r3, r2
 800922c:	61bb      	str	r3, [r7, #24]
 800922e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009230:	4b4d      	ldr	r3, [pc, #308]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 8009232:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009234:	4b4c      	ldr	r3, [pc, #304]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 8009236:	2104      	movs	r1, #4
 8009238:	430a      	orrs	r2, r1
 800923a:	635a      	str	r2, [r3, #52]	; 0x34
 800923c:	4b4a      	ldr	r3, [pc, #296]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 800923e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009240:	2204      	movs	r2, #4
 8009242:	4013      	ands	r3, r2
 8009244:	617b      	str	r3, [r7, #20]
 8009246:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009248:	4b47      	ldr	r3, [pc, #284]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 800924a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800924c:	4b46      	ldr	r3, [pc, #280]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 800924e:	2108      	movs	r1, #8
 8009250:	430a      	orrs	r2, r1
 8009252:	635a      	str	r2, [r3, #52]	; 0x34
 8009254:	4b44      	ldr	r3, [pc, #272]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 8009256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009258:	2208      	movs	r2, #8
 800925a:	4013      	ands	r3, r2
 800925c:	613b      	str	r3, [r7, #16]
 800925e:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PC4     ------> FDCAN1_RX
    PD13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8009260:	241c      	movs	r4, #28
 8009262:	193b      	adds	r3, r7, r4
 8009264:	2210      	movs	r2, #16
 8009266:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009268:	193b      	adds	r3, r7, r4
 800926a:	2202      	movs	r2, #2
 800926c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800926e:	193b      	adds	r3, r7, r4
 8009270:	2200      	movs	r2, #0
 8009272:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009274:	193b      	adds	r3, r7, r4
 8009276:	2200      	movs	r2, #0
 8009278:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 800927a:	193b      	adds	r3, r7, r4
 800927c:	2203      	movs	r2, #3
 800927e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009280:	193b      	adds	r3, r7, r4
 8009282:	4a3a      	ldr	r2, [pc, #232]	; (800936c <HAL_FDCAN_MspInit+0x18c>)
 8009284:	0019      	movs	r1, r3
 8009286:	0010      	movs	r0, r2
 8009288:	f002 f9a0 	bl	800b5cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800928c:	0021      	movs	r1, r4
 800928e:	187b      	adds	r3, r7, r1
 8009290:	2280      	movs	r2, #128	; 0x80
 8009292:	0192      	lsls	r2, r2, #6
 8009294:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009296:	187b      	adds	r3, r7, r1
 8009298:	2202      	movs	r2, #2
 800929a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800929c:	187b      	adds	r3, r7, r1
 800929e:	2200      	movs	r2, #0
 80092a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092a2:	187b      	adds	r3, r7, r1
 80092a4:	2200      	movs	r2, #0
 80092a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 80092a8:	187b      	adds	r3, r7, r1
 80092aa:	2203      	movs	r2, #3
 80092ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80092ae:	187b      	adds	r3, r7, r1
 80092b0:	4a2f      	ldr	r2, [pc, #188]	; (8009370 <HAL_FDCAN_MspInit+0x190>)
 80092b2:	0019      	movs	r1, r3
 80092b4:	0010      	movs	r0, r2
 80092b6:	f002 f989 	bl	800b5cc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80092ba:	e04d      	b.n	8009358 <HAL_FDCAN_MspInit+0x178>
  else if(fdcanHandle->Instance==FDCAN2)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4a2c      	ldr	r2, [pc, #176]	; (8009374 <HAL_FDCAN_MspInit+0x194>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d148      	bne.n	8009358 <HAL_FDCAN_MspInit+0x178>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80092c6:	4b27      	ldr	r3, [pc, #156]	; (8009364 <HAL_FDCAN_MspInit+0x184>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	1c5a      	adds	r2, r3, #1
 80092cc:	4b25      	ldr	r3, [pc, #148]	; (8009364 <HAL_FDCAN_MspInit+0x184>)
 80092ce:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80092d0:	4b24      	ldr	r3, [pc, #144]	; (8009364 <HAL_FDCAN_MspInit+0x184>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d10d      	bne.n	80092f4 <HAL_FDCAN_MspInit+0x114>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80092d8:	4b23      	ldr	r3, [pc, #140]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 80092da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80092dc:	4b22      	ldr	r3, [pc, #136]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 80092de:	2180      	movs	r1, #128	; 0x80
 80092e0:	0149      	lsls	r1, r1, #5
 80092e2:	430a      	orrs	r2, r1
 80092e4:	63da      	str	r2, [r3, #60]	; 0x3c
 80092e6:	4b20      	ldr	r3, [pc, #128]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 80092e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80092ea:	2380      	movs	r3, #128	; 0x80
 80092ec:	015b      	lsls	r3, r3, #5
 80092ee:	4013      	ands	r3, r2
 80092f0:	60fb      	str	r3, [r7, #12]
 80092f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80092f4:	4b1c      	ldr	r3, [pc, #112]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 80092f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092f8:	4b1b      	ldr	r3, [pc, #108]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 80092fa:	2104      	movs	r1, #4
 80092fc:	430a      	orrs	r2, r1
 80092fe:	635a      	str	r2, [r3, #52]	; 0x34
 8009300:	4b19      	ldr	r3, [pc, #100]	; (8009368 <HAL_FDCAN_MspInit+0x188>)
 8009302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009304:	2204      	movs	r2, #4
 8009306:	4013      	ands	r3, r2
 8009308:	60bb      	str	r3, [r7, #8]
 800930a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800930c:	211c      	movs	r1, #28
 800930e:	187b      	adds	r3, r7, r1
 8009310:	220c      	movs	r2, #12
 8009312:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009314:	187b      	adds	r3, r7, r1
 8009316:	2202      	movs	r2, #2
 8009318:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800931a:	187b      	adds	r3, r7, r1
 800931c:	2200      	movs	r2, #0
 800931e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009320:	187b      	adds	r3, r7, r1
 8009322:	2200      	movs	r2, #0
 8009324:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 8009326:	187b      	adds	r3, r7, r1
 8009328:	2203      	movs	r2, #3
 800932a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800932c:	187b      	adds	r3, r7, r1
 800932e:	4a0f      	ldr	r2, [pc, #60]	; (800936c <HAL_FDCAN_MspInit+0x18c>)
 8009330:	0019      	movs	r1, r3
 8009332:	0010      	movs	r0, r2
 8009334:	f002 f94a 	bl	800b5cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 1, 0);
 8009338:	2200      	movs	r2, #0
 800933a:	2101      	movs	r1, #1
 800933c:	2015      	movs	r0, #21
 800933e:	f001 f867 	bl	800a410 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8009342:	2015      	movs	r0, #21
 8009344:	f001 f879 	bl	800a43a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 1, 0);
 8009348:	2200      	movs	r2, #0
 800934a:	2101      	movs	r1, #1
 800934c:	2016      	movs	r0, #22
 800934e:	f001 f85f 	bl	800a410 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8009352:	2016      	movs	r0, #22
 8009354:	f001 f871 	bl	800a43a <HAL_NVIC_EnableIRQ>
}
 8009358:	46c0      	nop			; (mov r8, r8)
 800935a:	46bd      	mov	sp, r7
 800935c:	b00d      	add	sp, #52	; 0x34
 800935e:	bd90      	pop	{r4, r7, pc}
 8009360:	40006400 	.word	0x40006400
 8009364:	20000730 	.word	0x20000730
 8009368:	40021000 	.word	0x40021000
 800936c:	50000800 	.word	0x50000800
 8009370:	50000c00 	.word	0x50000c00
 8009374:	40006800 	.word	0x40006800

08009378 <Flash_GetPageAddress>:

Flash_virtualInputOutput flash_virtualInputOutput = {};

// Calculate page start address
uint32_t Flash_GetPageAddress(uint32_t pageIndex)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
    return FLASH_BASE_ADDR + (pageIndex * FLASH_PAGE_SIZE);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2280      	movs	r2, #128	; 0x80
 8009384:	0252      	lsls	r2, r2, #9
 8009386:	4694      	mov	ip, r2
 8009388:	4463      	add	r3, ip
 800938a:	02db      	lsls	r3, r3, #11
}
 800938c:	0018      	movs	r0, r3
 800938e:	46bd      	mov	sp, r7
 8009390:	b002      	add	sp, #8
 8009392:	bd80      	pop	{r7, pc}

08009394 <Flash_ErasePage>:

void Flash_ErasePage(uint32_t pageIndex)
{
 8009394:	b590      	push	{r4, r7, lr}
 8009396:	b089      	sub	sp, #36	; 0x24
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 800939c:	f001 ffb8 	bl	800b310 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef eraseInit = {0};
 80093a0:	2410      	movs	r4, #16
 80093a2:	193b      	adds	r3, r7, r4
 80093a4:	0018      	movs	r0, r3
 80093a6:	2310      	movs	r3, #16
 80093a8:	001a      	movs	r2, r3
 80093aa:	2100      	movs	r1, #0
 80093ac:	f008 f952 	bl	8011654 <memset>
    uint32_t pageError = 0;
 80093b0:	2300      	movs	r3, #0
 80093b2:	60fb      	str	r3, [r7, #12]

    eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 80093b4:	0021      	movs	r1, r4
 80093b6:	187b      	adds	r3, r7, r1
 80093b8:	2202      	movs	r2, #2
 80093ba:	601a      	str	r2, [r3, #0]
    eraseInit.Page = pageIndex;
 80093bc:	187b      	adds	r3, r7, r1
 80093be:	687a      	ldr	r2, [r7, #4]
 80093c0:	609a      	str	r2, [r3, #8]
    eraseInit.NbPages = 1;
 80093c2:	187b      	adds	r3, r7, r1
 80093c4:	2201      	movs	r2, #1
 80093c6:	60da      	str	r2, [r3, #12]

    if (HAL_FLASHEx_Erase(&eraseInit, &pageError) != HAL_OK) {
 80093c8:	230c      	movs	r3, #12
 80093ca:	18fa      	adds	r2, r7, r3
 80093cc:	187b      	adds	r3, r7, r1
 80093ce:	0011      	movs	r1, r2
 80093d0:	0018      	movs	r0, r3
 80093d2:	f002 f84b 	bl	800b46c <HAL_FLASHEx_Erase>
 80093d6:	1e03      	subs	r3, r0, #0
 80093d8:	d002      	beq.n	80093e0 <Flash_ErasePage+0x4c>
        // Handle error
        HAL_FLASH_Lock();
 80093da:	f001 ffbd 	bl	800b358 <HAL_FLASH_Lock>
 80093de:	e001      	b.n	80093e4 <Flash_ErasePage+0x50>
        return;
    }

    HAL_FLASH_Lock();
 80093e0:	f001 ffba 	bl	800b358 <HAL_FLASH_Lock>
}
 80093e4:	46bd      	mov	sp, r7
 80093e6:	b009      	add	sp, #36	; 0x24
 80093e8:	bd90      	pop	{r4, r7, pc}

080093ea <Flash_WriteStruct>:

void Flash_WriteStruct(uint32_t pageIndex, const Flash_virtualInputOutput *data)
{
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b088      	sub	sp, #32
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
 80093f2:	6039      	str	r1, [r7, #0]
    HAL_FLASH_Unlock();
 80093f4:	f001 ff8c 	bl	800b310 <HAL_FLASH_Unlock>

    uint32_t address = Flash_GetPageAddress(pageIndex);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	0018      	movs	r0, r3
 80093fc:	f7ff ffbc 	bl	8009378 <Flash_GetPageAddress>
 8009400:	0003      	movs	r3, r0
 8009402:	61bb      	str	r3, [r7, #24]
    const uint8_t *src = (const uint8_t *)data;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < sizeof(Flash_virtualInputOutput); i += 8) {
 8009408:	2300      	movs	r3, #0
 800940a:	61fb      	str	r3, [r7, #28]
 800940c:	e01f      	b.n	800944e <Flash_WriteStruct+0x64>
        uint64_t dword = 0xFFFFFFFFFFFFFFFFULL;
 800940e:	2201      	movs	r2, #1
 8009410:	4252      	negs	r2, r2
 8009412:	17d3      	asrs	r3, r2, #31
 8009414:	60ba      	str	r2, [r7, #8]
 8009416:	60fb      	str	r3, [r7, #12]
        memcpy(&dword, src + i, (sizeof(Flash_virtualInputOutput) - i >= 8) ? 8 : (sizeof(Flash_virtualInputOutput) - i));
 8009418:	697a      	ldr	r2, [r7, #20]
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	18d1      	adds	r1, r2, r3
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	22c0      	movs	r2, #192	; 0xc0
 8009422:	1ad3      	subs	r3, r2, r3
 8009424:	2b08      	cmp	r3, #8
 8009426:	d900      	bls.n	800942a <Flash_WriteStruct+0x40>
 8009428:	2308      	movs	r3, #8
 800942a:	2208      	movs	r2, #8
 800942c:	18b8      	adds	r0, r7, r2
 800942e:	001a      	movs	r2, r3
 8009430:	f008 f8f4 	bl	801161c <memcpy>

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address + i, dword) != HAL_OK) {
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	18d1      	adds	r1, r2, r3
 800943a:	68ba      	ldr	r2, [r7, #8]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2001      	movs	r0, #1
 8009440:	f001 ff18 	bl	800b274 <HAL_FLASH_Program>
 8009444:	1e03      	subs	r3, r0, #0
 8009446:	d106      	bne.n	8009456 <Flash_WriteStruct+0x6c>
    for (uint32_t i = 0; i < sizeof(Flash_virtualInputOutput); i += 8) {
 8009448:	69fb      	ldr	r3, [r7, #28]
 800944a:	3308      	adds	r3, #8
 800944c:	61fb      	str	r3, [r7, #28]
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	2bbf      	cmp	r3, #191	; 0xbf
 8009452:	d9dc      	bls.n	800940e <Flash_WriteStruct+0x24>
 8009454:	e000      	b.n	8009458 <Flash_WriteStruct+0x6e>
            // Handle error
            break;
 8009456:	46c0      	nop			; (mov r8, r8)
        }
    }

    HAL_FLASH_Lock();
 8009458:	f001 ff7e 	bl	800b358 <HAL_FLASH_Lock>
}
 800945c:	46c0      	nop			; (mov r8, r8)
 800945e:	46bd      	mov	sp, r7
 8009460:	b008      	add	sp, #32
 8009462:	bd80      	pop	{r7, pc}

08009464 <Flash_ReadStruct>:

void Flash_ReadStruct(uint32_t pageIndex, Flash_virtualInputOutput *data)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]
    memcpy(data, (const void *)Flash_GetPageAddress(pageIndex), sizeof(Flash_virtualInputOutput));
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	0018      	movs	r0, r3
 8009472:	f7ff ff81 	bl	8009378 <Flash_GetPageAddress>
 8009476:	0003      	movs	r3, r0
 8009478:	0019      	movs	r1, r3
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	22c0      	movs	r2, #192	; 0xc0
 800947e:	0018      	movs	r0, r3
 8009480:	f008 f8cc 	bl	801161c <memcpy>
}
 8009484:	46c0      	nop			; (mov r8, r8)
 8009486:	46bd      	mov	sp, r7
 8009488:	b002      	add	sp, #8
 800948a:	bd80      	pop	{r7, pc}

0800948c <checkStructEmpty>:

uint8_t checkStructEmpty(const Flash_virtualInputOutput *data)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
	const uint8_t *src = (const uint8_t *)data;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	60fb      	str	r3, [r7, #12]

	for(uint16_t i = 0; i < sizeof(*data); ++i)
 8009498:	230a      	movs	r3, #10
 800949a:	18fb      	adds	r3, r7, r3
 800949c:	2200      	movs	r2, #0
 800949e:	801a      	strh	r2, [r3, #0]
 80094a0:	e00e      	b.n	80094c0 <checkStructEmpty+0x34>
	{
		if(*src != 0xFF)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	2bff      	cmp	r3, #255	; 0xff
 80094a8:	d001      	beq.n	80094ae <checkStructEmpty+0x22>
		{
			return 0;
 80094aa:	2300      	movs	r3, #0
 80094ac:	e00e      	b.n	80094cc <checkStructEmpty+0x40>
		}

		src++;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	3301      	adds	r3, #1
 80094b2:	60fb      	str	r3, [r7, #12]
	for(uint16_t i = 0; i < sizeof(*data); ++i)
 80094b4:	220a      	movs	r2, #10
 80094b6:	18bb      	adds	r3, r7, r2
 80094b8:	18ba      	adds	r2, r7, r2
 80094ba:	8812      	ldrh	r2, [r2, #0]
 80094bc:	3201      	adds	r2, #1
 80094be:	801a      	strh	r2, [r3, #0]
 80094c0:	230a      	movs	r3, #10
 80094c2:	18fb      	adds	r3, r7, r3
 80094c4:	881b      	ldrh	r3, [r3, #0]
 80094c6:	2bbf      	cmp	r3, #191	; 0xbf
 80094c8:	d9eb      	bls.n	80094a2 <checkStructEmpty+0x16>
	}
	return 1;
 80094ca:	2301      	movs	r3, #1
}
 80094cc:	0018      	movs	r0, r3
 80094ce:	46bd      	mov	sp, r7
 80094d0:	b004      	add	sp, #16
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80094d4:	b590      	push	{r4, r7, lr}
 80094d6:	b08d      	sub	sp, #52	; 0x34
 80094d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094da:	241c      	movs	r4, #28
 80094dc:	193b      	adds	r3, r7, r4
 80094de:	0018      	movs	r0, r3
 80094e0:	2314      	movs	r3, #20
 80094e2:	001a      	movs	r2, r3
 80094e4:	2100      	movs	r1, #0
 80094e6:	f008 f8b5 	bl	8011654 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80094ea:	4ba9      	ldr	r3, [pc, #676]	; (8009790 <MX_GPIO_Init+0x2bc>)
 80094ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094ee:	4ba8      	ldr	r3, [pc, #672]	; (8009790 <MX_GPIO_Init+0x2bc>)
 80094f0:	2102      	movs	r1, #2
 80094f2:	430a      	orrs	r2, r1
 80094f4:	635a      	str	r2, [r3, #52]	; 0x34
 80094f6:	4ba6      	ldr	r3, [pc, #664]	; (8009790 <MX_GPIO_Init+0x2bc>)
 80094f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094fa:	2202      	movs	r2, #2
 80094fc:	4013      	ands	r3, r2
 80094fe:	61bb      	str	r3, [r7, #24]
 8009500:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009502:	4ba3      	ldr	r3, [pc, #652]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009506:	4ba2      	ldr	r3, [pc, #648]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009508:	2110      	movs	r1, #16
 800950a:	430a      	orrs	r2, r1
 800950c:	635a      	str	r2, [r3, #52]	; 0x34
 800950e:	4ba0      	ldr	r3, [pc, #640]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009512:	2210      	movs	r2, #16
 8009514:	4013      	ands	r3, r2
 8009516:	617b      	str	r3, [r7, #20]
 8009518:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800951a:	4b9d      	ldr	r3, [pc, #628]	; (8009790 <MX_GPIO_Init+0x2bc>)
 800951c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800951e:	4b9c      	ldr	r3, [pc, #624]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009520:	2104      	movs	r1, #4
 8009522:	430a      	orrs	r2, r1
 8009524:	635a      	str	r2, [r3, #52]	; 0x34
 8009526:	4b9a      	ldr	r3, [pc, #616]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800952a:	2204      	movs	r2, #4
 800952c:	4013      	ands	r3, r2
 800952e:	613b      	str	r3, [r7, #16]
 8009530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009532:	4b97      	ldr	r3, [pc, #604]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009534:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009536:	4b96      	ldr	r3, [pc, #600]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009538:	2120      	movs	r1, #32
 800953a:	430a      	orrs	r2, r1
 800953c:	635a      	str	r2, [r3, #52]	; 0x34
 800953e:	4b94      	ldr	r3, [pc, #592]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009542:	2220      	movs	r2, #32
 8009544:	4013      	ands	r3, r2
 8009546:	60fb      	str	r3, [r7, #12]
 8009548:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800954a:	4b91      	ldr	r3, [pc, #580]	; (8009790 <MX_GPIO_Init+0x2bc>)
 800954c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800954e:	4b90      	ldr	r3, [pc, #576]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009550:	2101      	movs	r1, #1
 8009552:	430a      	orrs	r2, r1
 8009554:	635a      	str	r2, [r3, #52]	; 0x34
 8009556:	4b8e      	ldr	r3, [pc, #568]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800955a:	2201      	movs	r2, #1
 800955c:	4013      	ands	r3, r2
 800955e:	60bb      	str	r3, [r7, #8]
 8009560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009562:	4b8b      	ldr	r3, [pc, #556]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009566:	4b8a      	ldr	r3, [pc, #552]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009568:	2108      	movs	r1, #8
 800956a:	430a      	orrs	r2, r1
 800956c:	635a      	str	r2, [r3, #52]	; 0x34
 800956e:	4b88      	ldr	r3, [pc, #544]	; (8009790 <MX_GPIO_Init+0x2bc>)
 8009570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009572:	2208      	movs	r2, #8
 8009574:	4013      	ands	r3, r2
 8009576:	607b      	str	r3, [r7, #4]
 8009578:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin, GPIO_PIN_RESET);
 800957a:	23a0      	movs	r3, #160	; 0xa0
 800957c:	05db      	lsls	r3, r3, #23
 800957e:	2200      	movs	r2, #0
 8009580:	211e      	movs	r1, #30
 8009582:	0018      	movs	r0, r3
 8009584:	f002 f9ab 	bl	800b8de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT8_GPIO_Port, OUT8_Pin, GPIO_PIN_RESET);
 8009588:	4b82      	ldr	r3, [pc, #520]	; (8009794 <MX_GPIO_Init+0x2c0>)
 800958a:	2200      	movs	r2, #0
 800958c:	2120      	movs	r1, #32
 800958e:	0018      	movs	r0, r3
 8009590:	f002 f9a5 	bl	800b8de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT9_Pin|OUT10_Pin|OUT11_Pin|OUT1_Pin
 8009594:	23c8      	movs	r3, #200	; 0xc8
 8009596:	33ff      	adds	r3, #255	; 0xff
 8009598:	487f      	ldr	r0, [pc, #508]	; (8009798 <MX_GPIO_Init+0x2c4>)
 800959a:	2200      	movs	r2, #0
 800959c:	0019      	movs	r1, r3
 800959e:	f002 f99e 	bl	800b8de <HAL_GPIO_WritePin>
                          |OUT2_Pin|OUT3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OUT12_Pin|OUT13_Pin, GPIO_PIN_RESET);
 80095a2:	4b7e      	ldr	r3, [pc, #504]	; (800979c <MX_GPIO_Init+0x2c8>)
 80095a4:	2200      	movs	r2, #0
 80095a6:	21c0      	movs	r1, #192	; 0xc0
 80095a8:	0018      	movs	r0, r3
 80095aa:	f002 f998 	bl	800b8de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OUT14_Pin|OUT15_Pin|OUT16_Pin|CAN_OK_Pin
 80095ae:	23e3      	movs	r3, #227	; 0xe3
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	487b      	ldr	r0, [pc, #492]	; (80097a0 <MX_GPIO_Init+0x2cc>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	0019      	movs	r1, r3
 80095b8:	f002 f991 	bl	800b8de <HAL_GPIO_WritePin>
                          |CAN_FAULT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZZER_IN_Pin;
 80095bc:	193b      	adds	r3, r7, r4
 80095be:	2210      	movs	r2, #16
 80095c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80095c2:	193b      	adds	r3, r7, r4
 80095c4:	2200      	movs	r2, #0
 80095c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095c8:	193b      	adds	r3, r7, r4
 80095ca:	2200      	movs	r2, #0
 80095cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUZZER_IN_GPIO_Port, &GPIO_InitStruct);
 80095ce:	193b      	adds	r3, r7, r4
 80095d0:	4a73      	ldr	r2, [pc, #460]	; (80097a0 <MX_GPIO_Init+0x2cc>)
 80095d2:	0019      	movs	r1, r3
 80095d4:	0010      	movs	r0, r2
 80095d6:	f001 fff9 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CAN_BUAD_RATE_Pin|ADD_S5_Pin|IN1_Pin|IN2_Pin
 80095da:	193b      	adds	r3, r7, r4
 80095dc:	4a71      	ldr	r2, [pc, #452]	; (80097a4 <MX_GPIO_Init+0x2d0>)
 80095de:	601a      	str	r2, [r3, #0]
                          |IN3_Pin|IN4_Pin|IN5_Pin|IN6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80095e0:	193b      	adds	r3, r7, r4
 80095e2:	2200      	movs	r2, #0
 80095e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80095e6:	193b      	adds	r3, r7, r4
 80095e8:	2201      	movs	r2, #1
 80095ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80095ec:	193b      	adds	r3, r7, r4
 80095ee:	4a6c      	ldr	r2, [pc, #432]	; (80097a0 <MX_GPIO_Init+0x2cc>)
 80095f0:	0019      	movs	r1, r3
 80095f2:	0010      	movs	r0, r2
 80095f4:	f001 ffea 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = ADD_S4_Pin|ADD_S3_Pin|ADD_S2_Pin|ADD_S1_Pin
 80095f8:	193b      	adds	r3, r7, r4
 80095fa:	4a6b      	ldr	r2, [pc, #428]	; (80097a8 <MX_GPIO_Init+0x2d4>)
 80095fc:	601a      	str	r2, [r3, #0]
                          |IN12_Pin|IN13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80095fe:	193b      	adds	r3, r7, r4
 8009600:	2200      	movs	r2, #0
 8009602:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009604:	193b      	adds	r3, r7, r4
 8009606:	2201      	movs	r2, #1
 8009608:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800960a:	193b      	adds	r3, r7, r4
 800960c:	4a61      	ldr	r2, [pc, #388]	; (8009794 <MX_GPIO_Init+0x2c0>)
 800960e:	0019      	movs	r1, r3
 8009610:	0010      	movs	r0, r2
 8009612:	f001 ffdb 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADD_S0_Pin;
 8009616:	193b      	adds	r3, r7, r4
 8009618:	2208      	movs	r2, #8
 800961a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800961c:	193b      	adds	r3, r7, r4
 800961e:	2200      	movs	r2, #0
 8009620:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009622:	193b      	adds	r3, r7, r4
 8009624:	2201      	movs	r2, #1
 8009626:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADD_S0_GPIO_Port, &GPIO_InitStruct);
 8009628:	193b      	adds	r3, r7, r4
 800962a:	4a5c      	ldr	r2, [pc, #368]	; (800979c <MX_GPIO_Init+0x2c8>)
 800962c:	0019      	movs	r1, r3
 800962e:	0010      	movs	r0, r2
 8009630:	f001 ffcc 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin;
 8009634:	193b      	adds	r3, r7, r4
 8009636:	221e      	movs	r2, #30
 8009638:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800963a:	193b      	adds	r3, r7, r4
 800963c:	2201      	movs	r2, #1
 800963e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009640:	193b      	adds	r3, r7, r4
 8009642:	2201      	movs	r2, #1
 8009644:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009646:	193b      	adds	r3, r7, r4
 8009648:	2200      	movs	r2, #0
 800964a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800964c:	193a      	adds	r2, r7, r4
 800964e:	23a0      	movs	r3, #160	; 0xa0
 8009650:	05db      	lsls	r3, r3, #23
 8009652:	0011      	movs	r1, r2
 8009654:	0018      	movs	r0, r3
 8009656:	f001 ffb9 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT8_Pin;
 800965a:	193b      	adds	r3, r7, r4
 800965c:	2220      	movs	r2, #32
 800965e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009660:	193b      	adds	r3, r7, r4
 8009662:	2201      	movs	r2, #1
 8009664:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009666:	193b      	adds	r3, r7, r4
 8009668:	2201      	movs	r2, #1
 800966a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800966c:	193b      	adds	r3, r7, r4
 800966e:	2200      	movs	r2, #0
 8009670:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OUT8_GPIO_Port, &GPIO_InitStruct);
 8009672:	193b      	adds	r3, r7, r4
 8009674:	4a47      	ldr	r2, [pc, #284]	; (8009794 <MX_GPIO_Init+0x2c0>)
 8009676:	0019      	movs	r1, r3
 8009678:	0010      	movs	r0, r2
 800967a:	f001 ffa7 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = OUT9_Pin|OUT10_Pin|OUT11_Pin|OUT1_Pin
 800967e:	0021      	movs	r1, r4
 8009680:	187b      	adds	r3, r7, r1
 8009682:	22c8      	movs	r2, #200	; 0xc8
 8009684:	32ff      	adds	r2, #255	; 0xff
 8009686:	601a      	str	r2, [r3, #0]
                          |OUT2_Pin|OUT3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009688:	000c      	movs	r4, r1
 800968a:	193b      	adds	r3, r7, r4
 800968c:	2201      	movs	r2, #1
 800968e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009690:	193b      	adds	r3, r7, r4
 8009692:	2201      	movs	r2, #1
 8009694:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009696:	193b      	adds	r3, r7, r4
 8009698:	2200      	movs	r2, #0
 800969a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800969c:	193b      	adds	r3, r7, r4
 800969e:	4a3e      	ldr	r2, [pc, #248]	; (8009798 <MX_GPIO_Init+0x2c4>)
 80096a0:	0019      	movs	r1, r3
 80096a2:	0010      	movs	r0, r2
 80096a4:	f001 ff92 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OUT12_Pin|OUT13_Pin;
 80096a8:	193b      	adds	r3, r7, r4
 80096aa:	22c0      	movs	r2, #192	; 0xc0
 80096ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096ae:	193b      	adds	r3, r7, r4
 80096b0:	2201      	movs	r2, #1
 80096b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80096b4:	193b      	adds	r3, r7, r4
 80096b6:	2201      	movs	r2, #1
 80096b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096ba:	193b      	adds	r3, r7, r4
 80096bc:	2200      	movs	r2, #0
 80096be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80096c0:	193b      	adds	r3, r7, r4
 80096c2:	4a36      	ldr	r2, [pc, #216]	; (800979c <MX_GPIO_Init+0x2c8>)
 80096c4:	0019      	movs	r1, r3
 80096c6:	0010      	movs	r0, r2
 80096c8:	f001 ff80 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = OUT14_Pin|OUT15_Pin|OUT16_Pin|CAN_FAULT_Pin;
 80096cc:	0021      	movs	r1, r4
 80096ce:	187b      	adds	r3, r7, r1
 80096d0:	22e2      	movs	r2, #226	; 0xe2
 80096d2:	0092      	lsls	r2, r2, #2
 80096d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096d6:	000c      	movs	r4, r1
 80096d8:	193b      	adds	r3, r7, r4
 80096da:	2201      	movs	r2, #1
 80096dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80096de:	193b      	adds	r3, r7, r4
 80096e0:	2201      	movs	r2, #1
 80096e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096e4:	193b      	adds	r3, r7, r4
 80096e6:	2200      	movs	r2, #0
 80096e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80096ea:	193b      	adds	r3, r7, r4
 80096ec:	4a2c      	ldr	r2, [pc, #176]	; (80097a0 <MX_GPIO_Init+0x2cc>)
 80096ee:	0019      	movs	r1, r3
 80096f0:	0010      	movs	r0, r2
 80096f2:	f001 ff6b 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN7_Pin|IN8_Pin|IN9_Pin;
 80096f6:	0021      	movs	r1, r4
 80096f8:	187b      	adds	r3, r7, r1
 80096fa:	22e0      	movs	r2, #224	; 0xe0
 80096fc:	0152      	lsls	r2, r2, #5
 80096fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009700:	000c      	movs	r4, r1
 8009702:	193b      	adds	r3, r7, r4
 8009704:	2200      	movs	r2, #0
 8009706:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009708:	193b      	adds	r3, r7, r4
 800970a:	2201      	movs	r2, #1
 800970c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800970e:	193b      	adds	r3, r7, r4
 8009710:	4a21      	ldr	r2, [pc, #132]	; (8009798 <MX_GPIO_Init+0x2c4>)
 8009712:	0019      	movs	r1, r3
 8009714:	0010      	movs	r0, r2
 8009716:	f001 ff59 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN10_Pin|IN11_Pin;
 800971a:	193b      	adds	r3, r7, r4
 800971c:	22c0      	movs	r2, #192	; 0xc0
 800971e:	0092      	lsls	r2, r2, #2
 8009720:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009722:	193b      	adds	r3, r7, r4
 8009724:	2200      	movs	r2, #0
 8009726:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009728:	193b      	adds	r3, r7, r4
 800972a:	2201      	movs	r2, #1
 800972c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800972e:	193a      	adds	r2, r7, r4
 8009730:	23a0      	movs	r3, #160	; 0xa0
 8009732:	05db      	lsls	r3, r3, #23
 8009734:	0011      	movs	r1, r2
 8009736:	0018      	movs	r0, r3
 8009738:	f001 ff48 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IN14_Pin|IN15_Pin|IN16_Pin;
 800973c:	0021      	movs	r1, r4
 800973e:	187b      	adds	r3, r7, r1
 8009740:	22e0      	movs	r2, #224	; 0xe0
 8009742:	00d2      	lsls	r2, r2, #3
 8009744:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009746:	000c      	movs	r4, r1
 8009748:	193b      	adds	r3, r7, r4
 800974a:	2200      	movs	r2, #0
 800974c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800974e:	193b      	adds	r3, r7, r4
 8009750:	2201      	movs	r2, #1
 8009752:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009754:	193b      	adds	r3, r7, r4
 8009756:	4a15      	ldr	r2, [pc, #84]	; (80097ac <MX_GPIO_Init+0x2d8>)
 8009758:	0019      	movs	r1, r3
 800975a:	0010      	movs	r0, r2
 800975c:	f001 ff36 	bl	800b5cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_OK_Pin;
 8009760:	0021      	movs	r1, r4
 8009762:	187b      	adds	r3, r7, r1
 8009764:	2204      	movs	r2, #4
 8009766:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009768:	187b      	adds	r3, r7, r1
 800976a:	2201      	movs	r2, #1
 800976c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800976e:	187b      	adds	r3, r7, r1
 8009770:	2200      	movs	r2, #0
 8009772:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009774:	187b      	adds	r3, r7, r1
 8009776:	2200      	movs	r2, #0
 8009778:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CAN_OK_GPIO_Port, &GPIO_InitStruct);
 800977a:	187b      	adds	r3, r7, r1
 800977c:	4a08      	ldr	r2, [pc, #32]	; (80097a0 <MX_GPIO_Init+0x2cc>)
 800977e:	0019      	movs	r1, r3
 8009780:	0010      	movs	r0, r2
 8009782:	f001 ff23 	bl	800b5cc <HAL_GPIO_Init>

}
 8009786:	46c0      	nop			; (mov r8, r8)
 8009788:	46bd      	mov	sp, r7
 800978a:	b00d      	add	sp, #52	; 0x34
 800978c:	bd90      	pop	{r4, r7, pc}
 800978e:	46c0      	nop			; (mov r8, r8)
 8009790:	40021000 	.word	0x40021000
 8009794:	50000800 	.word	0x50000800
 8009798:	50000400 	.word	0x50000400
 800979c:	50001400 	.word	0x50001400
 80097a0:	50001000 	.word	0x50001000
 80097a4:	0000fc60 	.word	0x0000fc60
 80097a8:	0000f0c0 	.word	0x0000f0c0
 80097ac:	50000c00 	.word	0x50000c00

080097b0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80097b4:	4b0b      	ldr	r3, [pc, #44]	; (80097e4 <MX_IWDG_Init+0x34>)
 80097b6:	4a0c      	ldr	r2, [pc, #48]	; (80097e8 <MX_IWDG_Init+0x38>)
 80097b8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80097ba:	4b0a      	ldr	r3, [pc, #40]	; (80097e4 <MX_IWDG_Init+0x34>)
 80097bc:	2200      	movs	r2, #0
 80097be:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80097c0:	4b08      	ldr	r3, [pc, #32]	; (80097e4 <MX_IWDG_Init+0x34>)
 80097c2:	4a0a      	ldr	r2, [pc, #40]	; (80097ec <MX_IWDG_Init+0x3c>)
 80097c4:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80097c6:	4b07      	ldr	r3, [pc, #28]	; (80097e4 <MX_IWDG_Init+0x34>)
 80097c8:	4a08      	ldr	r2, [pc, #32]	; (80097ec <MX_IWDG_Init+0x3c>)
 80097ca:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80097cc:	4b05      	ldr	r3, [pc, #20]	; (80097e4 <MX_IWDG_Init+0x34>)
 80097ce:	0018      	movs	r0, r3
 80097d0:	f002 f8be 	bl	800b950 <HAL_IWDG_Init>
 80097d4:	1e03      	subs	r3, r0, #0
 80097d6:	d001      	beq.n	80097dc <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 80097d8:	f000 f8ba 	bl	8009950 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80097dc:	46c0      	nop			; (mov r8, r8)
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
 80097e2:	46c0      	nop			; (mov r8, r8)
 80097e4:	200056d8 	.word	0x200056d8
 80097e8:	40003000 	.word	0x40003000
 80097ec:	00000fff 	.word	0x00000fff

080097f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80097f4:	f000 fd20 	bl	800a238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80097f8:	f000 f816 	bl	8009828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80097fc:	f7ff fe6a 	bl	80094d4 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8009800:	f7ff fc4c 	bl	800909c <MX_FDCAN2_Init>
  MX_TIM14_Init();
 8009804:	f000 fb00 	bl	8009e08 <MX_TIM14_Init>
  MX_IWDG_Init();
 8009808:	f7ff ffd2 	bl	80097b0 <MX_IWDG_Init>
  MX_TIM17_Init();
 800980c:	f000 fb22 	bl	8009e54 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8009810:	f000 fc2c 	bl	800a06c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	readBuzzerInput();
 8009814:	f7ff fbca 	bl	8008fac <readBuzzerInput>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8009818:	f005 f9aa 	bl	800eb70 <osKernelInitialize>
  MX_FREERTOS_Init();
 800981c:	f7ff f8c2 	bl	80089a4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8009820:	f005 f9c8 	bl	800ebb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009824:	e7fe      	b.n	8009824 <main+0x34>
	...

08009828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009828:	b590      	push	{r4, r7, lr}
 800982a:	b0a7      	sub	sp, #156	; 0x9c
 800982c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800982e:	245c      	movs	r4, #92	; 0x5c
 8009830:	193b      	adds	r3, r7, r4
 8009832:	0018      	movs	r0, r3
 8009834:	233c      	movs	r3, #60	; 0x3c
 8009836:	001a      	movs	r2, r3
 8009838:	2100      	movs	r1, #0
 800983a:	f007 ff0b 	bl	8011654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800983e:	234c      	movs	r3, #76	; 0x4c
 8009840:	18fb      	adds	r3, r7, r3
 8009842:	0018      	movs	r0, r3
 8009844:	2310      	movs	r3, #16
 8009846:	001a      	movs	r2, r3
 8009848:	2100      	movs	r1, #0
 800984a:	f007 ff03 	bl	8011654 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800984e:	003b      	movs	r3, r7
 8009850:	0018      	movs	r0, r3
 8009852:	234c      	movs	r3, #76	; 0x4c
 8009854:	001a      	movs	r2, r3
 8009856:	2100      	movs	r1, #0
 8009858:	f007 fefc 	bl	8011654 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800985c:	2380      	movs	r3, #128	; 0x80
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	0018      	movs	r0, r3
 8009862:	f002 f8cf 	bl	800ba04 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8009866:	193b      	adds	r3, r7, r4
 8009868:	2209      	movs	r2, #9
 800986a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800986c:	193b      	adds	r3, r7, r4
 800986e:	2280      	movs	r2, #128	; 0x80
 8009870:	0252      	lsls	r2, r2, #9
 8009872:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009874:	0021      	movs	r1, r4
 8009876:	187b      	adds	r3, r7, r1
 8009878:	2201      	movs	r2, #1
 800987a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800987c:	187b      	adds	r3, r7, r1
 800987e:	2202      	movs	r2, #2
 8009880:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009882:	187b      	adds	r3, r7, r1
 8009884:	2203      	movs	r2, #3
 8009886:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8009888:	187b      	adds	r3, r7, r1
 800988a:	2200      	movs	r2, #0
 800988c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 16;
 800988e:	187b      	adds	r3, r7, r1
 8009890:	2210      	movs	r2, #16
 8009892:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009894:	187b      	adds	r3, r7, r1
 8009896:	2280      	movs	r2, #128	; 0x80
 8009898:	0292      	lsls	r2, r2, #10
 800989a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800989c:	187b      	adds	r3, r7, r1
 800989e:	2280      	movs	r2, #128	; 0x80
 80098a0:	0492      	lsls	r2, r2, #18
 80098a2:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80098a4:	187b      	adds	r3, r7, r1
 80098a6:	2280      	movs	r2, #128	; 0x80
 80098a8:	0592      	lsls	r2, r2, #22
 80098aa:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80098ac:	187b      	adds	r3, r7, r1
 80098ae:	0018      	movs	r0, r3
 80098b0:	f002 f8f4 	bl	800ba9c <HAL_RCC_OscConfig>
 80098b4:	1e03      	subs	r3, r0, #0
 80098b6:	d001      	beq.n	80098bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80098b8:	f000 f84a 	bl	8009950 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80098bc:	214c      	movs	r1, #76	; 0x4c
 80098be:	187b      	adds	r3, r7, r1
 80098c0:	2207      	movs	r2, #7
 80098c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80098c4:	187b      	adds	r3, r7, r1
 80098c6:	2202      	movs	r2, #2
 80098c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80098ca:	187b      	adds	r3, r7, r1
 80098cc:	2200      	movs	r2, #0
 80098ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80098d0:	187b      	adds	r3, r7, r1
 80098d2:	2200      	movs	r2, #0
 80098d4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80098d6:	187b      	adds	r3, r7, r1
 80098d8:	2102      	movs	r1, #2
 80098da:	0018      	movs	r0, r3
 80098dc:	f002 fc44 	bl	800c168 <HAL_RCC_ClockConfig>
 80098e0:	1e03      	subs	r3, r0, #0
 80098e2:	d001      	beq.n	80098e8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80098e4:	f000 f834 	bl	8009950 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN|RCC_PERIPHCLK_USART1;
 80098e8:	003b      	movs	r3, r7
 80098ea:	4a0a      	ldr	r2, [pc, #40]	; (8009914 <SystemClock_Config+0xec>)
 80098ec:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80098ee:	003b      	movs	r3, r7
 80098f0:	2200      	movs	r2, #0
 80098f2:	605a      	str	r2, [r3, #4]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80098f4:	003b      	movs	r3, r7
 80098f6:	2200      	movs	r2, #0
 80098f8:	649a      	str	r2, [r3, #72]	; 0x48

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80098fa:	003b      	movs	r3, r7
 80098fc:	0018      	movs	r0, r3
 80098fe:	f002 fe07 	bl	800c510 <HAL_RCCEx_PeriphCLKConfig>
 8009902:	1e03      	subs	r3, r0, #0
 8009904:	d001      	beq.n	800990a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8009906:	f000 f823 	bl	8009950 <Error_Handler>
  }
}
 800990a:	46c0      	nop			; (mov r8, r8)
 800990c:	46bd      	mov	sp, r7
 800990e:	b027      	add	sp, #156	; 0x9c
 8009910:	bd90      	pop	{r4, r7, pc}
 8009912:	46c0      	nop			; (mov r8, r8)
 8009914:	02000001 	.word	0x02000001

08009918 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b082      	sub	sp, #8
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a08      	ldr	r2, [pc, #32]	; (8009948 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d101      	bne.n	800992e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800992a:	f000 fca5 	bl	800a278 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim == canopenNodeSTM32->timerHandle)
 800992e:	4b07      	ldr	r3, [pc, #28]	; (800994c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	429a      	cmp	r2, r3
 8009938:	d101      	bne.n	800993e <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  timersHandler();
 800993a:	f000 f8b7 	bl	8009aac <timersHandler>
  }

  /* USER CODE END Callback 1 */
}
 800993e:	46c0      	nop			; (mov r8, r8)
 8009940:	46bd      	mov	sp, r7
 8009942:	b002      	add	sp, #8
 8009944:	bd80      	pop	{r7, pc}
 8009946:	46c0      	nop			; (mov r8, r8)
 8009948:	40012c00 	.word	0x40012c00
 800994c:	2000552c 	.word	0x2000552c

08009950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009954:	b672      	cpsid	i
}
 8009956:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009958:	e7fe      	b.n	8009958 <Error_Handler+0x8>
	...

0800995c <initSoftwareTimer>:
}SoftwareTimersObject;

SoftwareTimersObject *timersObjectsList = 0;

void initSoftwareTimer(SoftwareTimerHandler * timer, uint32_t period, void * callback, uint8_t repeat, void *param)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b088      	sub	sp, #32
 8009960:	af00      	add	r7, sp, #0
 8009962:	60f8      	str	r0, [r7, #12]
 8009964:	60b9      	str	r1, [r7, #8]
 8009966:	607a      	str	r2, [r7, #4]
 8009968:	001a      	movs	r2, r3
 800996a:	1cfb      	adds	r3, r7, #3
 800996c:	701a      	strb	r2, [r3, #0]
	SoftwareTimersObject *current = timersObjectsList;
 800996e:	4b24      	ldr	r3, [pc, #144]	; (8009a00 <initSoftwareTimer+0xa4>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	61fb      	str	r3, [r7, #28]

    while (current != NULL)
 8009974:	e007      	b.n	8009986 <initSoftwareTimer+0x2a>
    {
        if (current->timerHandler == timer)
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68fa      	ldr	r2, [r7, #12]
 800997c:	429a      	cmp	r2, r3
 800997e:	d03b      	beq.n	80099f8 <initSoftwareTimer+0x9c>
        {
            return;
        }
        current = current->nextObject;
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	61fb      	str	r3, [r7, #28]
    while (current != NULL)
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1f4      	bne.n	8009976 <initSoftwareTimer+0x1a>
    }

	timer->callback = callback;
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	605a      	str	r2, [r3, #4]
	timer->period = period;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	68ba      	ldr	r2, [r7, #8]
 8009996:	601a      	str	r2, [r3, #0]
	timer->repeat = repeat;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	1cfa      	adds	r2, r7, #3
 800999c:	7812      	ldrb	r2, [r2, #0]
 800999e:	725a      	strb	r2, [r3, #9]
	timer->ticks = 0;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2200      	movs	r2, #0
 80099a4:	60da      	str	r2, [r3, #12]
	timer->param = param;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099aa:	611a      	str	r2, [r3, #16]

	SoftwareTimersObject *timerObject = (SoftwareTimersObject *)malloc(sizeof(SoftwareTimersObject));
 80099ac:	2008      	movs	r0, #8
 80099ae:	f007 fe13 	bl	80115d8 <malloc>
 80099b2:	0003      	movs	r3, r0
 80099b4:	617b      	str	r3, [r7, #20]
	timerObject->timerHandler = timer;
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	601a      	str	r2, [r3, #0]
	timerObject->nextObject = 0;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	2200      	movs	r2, #0
 80099c0:	605a      	str	r2, [r3, #4]

	if(timersObjectsList == 0)
 80099c2:	4b0f      	ldr	r3, [pc, #60]	; (8009a00 <initSoftwareTimer+0xa4>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d107      	bne.n	80099da <initSoftwareTimer+0x7e>
	{
		timersObjectsList = timerObject;
 80099ca:	4b0d      	ldr	r3, [pc, #52]	; (8009a00 <initSoftwareTimer+0xa4>)
 80099cc:	697a      	ldr	r2, [r7, #20]
 80099ce:	601a      	str	r2, [r3, #0]
		timersObjectsList->nextObject = 0;
 80099d0:	4b0b      	ldr	r3, [pc, #44]	; (8009a00 <initSoftwareTimer+0xa4>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2200      	movs	r2, #0
 80099d6:	605a      	str	r2, [r3, #4]
 80099d8:	e00f      	b.n	80099fa <initSoftwareTimer+0x9e>
	}
	else
	{
		SoftwareTimersObject *temp = timersObjectsList;
 80099da:	4b09      	ldr	r3, [pc, #36]	; (8009a00 <initSoftwareTimer+0xa4>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	61bb      	str	r3, [r7, #24]

		while(temp->nextObject != 0)
 80099e0:	e002      	b.n	80099e8 <initSoftwareTimer+0x8c>
		{
			temp = temp->nextObject;
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	61bb      	str	r3, [r7, #24]
		while(temp->nextObject != 0)
 80099e8:	69bb      	ldr	r3, [r7, #24]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1f8      	bne.n	80099e2 <initSoftwareTimer+0x86>
		}

		temp->nextObject = timerObject;
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	605a      	str	r2, [r3, #4]
 80099f6:	e000      	b.n	80099fa <initSoftwareTimer+0x9e>
            return;
 80099f8:	46c0      	nop			; (mov r8, r8)
	}

}
 80099fa:	46bd      	mov	sp, r7
 80099fc:	b008      	add	sp, #32
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	200007f4 	.word	0x200007f4

08009a04 <deInitSoftwareTimer>:

void deInitSoftwareTimer(SoftwareTimerHandler * timer)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
    if (timer == 0 || timersObjectsList == 0)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d036      	beq.n	8009a80 <deInitSoftwareTimer+0x7c>
 8009a12:	4b1e      	ldr	r3, [pc, #120]	; (8009a8c <deInitSoftwareTimer+0x88>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d032      	beq.n	8009a80 <deInitSoftwareTimer+0x7c>
        return;

	timer->callback = 0;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	605a      	str	r2, [r3, #4]
	timer->period = 0;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	601a      	str	r2, [r3, #0]
	timer->repeat = 0;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	725a      	strb	r2, [r3, #9]
	timer->ticks = 0;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	60da      	str	r2, [r3, #12]

	SoftwareTimersObject *temp = timersObjectsList;
 8009a32:	4b16      	ldr	r3, [pc, #88]	; (8009a8c <deInitSoftwareTimer+0x88>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	60fb      	str	r3, [r7, #12]
	SoftwareTimersObject *prev = 0;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	60bb      	str	r3, [r7, #8]

	while(temp != 0 && temp->timerHandler != timer)
 8009a3c:	e004      	b.n	8009a48 <deInitSoftwareTimer+0x44>
	{
		prev = temp;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	60bb      	str	r3, [r7, #8]
		temp = temp->nextObject;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	60fb      	str	r3, [r7, #12]
	while(temp != 0 && temp->timerHandler != timer)
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d004      	beq.n	8009a58 <deInitSoftwareTimer+0x54>
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d1f2      	bne.n	8009a3e <deInitSoftwareTimer+0x3a>
	}

	if(temp == 0) return;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d012      	beq.n	8009a84 <deInitSoftwareTimer+0x80>

	if(prev == 0)
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d104      	bne.n	8009a6e <deInitSoftwareTimer+0x6a>
	{
		timersObjectsList = temp->nextObject;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	4b08      	ldr	r3, [pc, #32]	; (8009a8c <deInitSoftwareTimer+0x88>)
 8009a6a:	601a      	str	r2, [r3, #0]
 8009a6c:	e003      	b.n	8009a76 <deInitSoftwareTimer+0x72>
	}
	else
	{
		prev->nextObject = temp->nextObject;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	685a      	ldr	r2, [r3, #4]
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	605a      	str	r2, [r3, #4]
	}

	free(temp);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	0018      	movs	r0, r3
 8009a7a:	f007 fdb7 	bl	80115ec <free>
 8009a7e:	e002      	b.n	8009a86 <deInitSoftwareTimer+0x82>
        return;
 8009a80:	46c0      	nop			; (mov r8, r8)
 8009a82:	e000      	b.n	8009a86 <deInitSoftwareTimer+0x82>
	if(temp == 0) return;
 8009a84:	46c0      	nop			; (mov r8, r8)

}
 8009a86:	46bd      	mov	sp, r7
 8009a88:	b004      	add	sp, #16
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	200007f4 	.word	0x200007f4

08009a90 <startSoftwareTimer>:

void startSoftwareTimer(SoftwareTimerHandler * timer)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b082      	sub	sp, #8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
	timer->start = 1;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	721a      	strb	r2, [r3, #8]
	timer->ticks = 0;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	60da      	str	r2, [r3, #12]
}
 8009aa4:	46c0      	nop			; (mov r8, r8)
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	b002      	add	sp, #8
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <timersHandler>:
	timer->start = 0;
	timer->ticks = 0;
}

void timersHandler(void)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	af00      	add	r7, sp, #0
	SoftwareTimersObject *temp = timersObjectsList;
 8009ab2:	4b1b      	ldr	r3, [pc, #108]	; (8009b20 <timersHandler+0x74>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	607b      	str	r3, [r7, #4]

	while(temp != 0)
 8009ab8:	e029      	b.n	8009b0e <timersHandler+0x62>
	{
		if(temp->timerHandler->start)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	7a1b      	ldrb	r3, [r3, #8]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d021      	beq.n	8009b08 <timersHandler+0x5c>
		{
			temp->timerHandler->ticks++;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	68da      	ldr	r2, [r3, #12]
 8009aca:	3201      	adds	r2, #1
 8009acc:	60da      	str	r2, [r3, #12]

			if(temp->timerHandler->ticks == temp->timerHandler->period)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68da      	ldr	r2, [r3, #12]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d114      	bne.n	8009b08 <timersHandler+0x5c>
			{
//				((void (*)(void))temp->timerHandler->callback)(temp->timerHandler->param);
				temp->timerHandler->callback(temp->timerHandler->param);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	685a      	ldr	r2, [r3, #4]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	0018      	movs	r0, r3
 8009aec:	4790      	blx	r2

				if(!temp->timerHandler->repeat)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	7a5b      	ldrb	r3, [r3, #9]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d103      	bne.n	8009b00 <timersHandler+0x54>
				{
					temp->timerHandler->start = 0;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2200      	movs	r2, #0
 8009afe:	721a      	strb	r2, [r3, #8]
				}

				temp->timerHandler->ticks = 0;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2200      	movs	r2, #0
 8009b06:	60da      	str	r2, [r3, #12]
			}
		}

		temp = temp->nextObject;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	607b      	str	r3, [r7, #4]
	while(temp != 0)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d1d2      	bne.n	8009aba <timersHandler+0xe>
	}
}
 8009b14:	46c0      	nop			; (mov r8, r8)
 8009b16:	46c0      	nop			; (mov r8, r8)
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	b002      	add	sp, #8
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	46c0      	nop			; (mov r8, r8)
 8009b20:	200007f4 	.word	0x200007f4

08009b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b082      	sub	sp, #8
 8009b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009b2a:	4b15      	ldr	r3, [pc, #84]	; (8009b80 <HAL_MspInit+0x5c>)
 8009b2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b2e:	4b14      	ldr	r3, [pc, #80]	; (8009b80 <HAL_MspInit+0x5c>)
 8009b30:	2101      	movs	r1, #1
 8009b32:	430a      	orrs	r2, r1
 8009b34:	641a      	str	r2, [r3, #64]	; 0x40
 8009b36:	4b12      	ldr	r3, [pc, #72]	; (8009b80 <HAL_MspInit+0x5c>)
 8009b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	4013      	ands	r3, r2
 8009b3e:	607b      	str	r3, [r7, #4]
 8009b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009b42:	4b0f      	ldr	r3, [pc, #60]	; (8009b80 <HAL_MspInit+0x5c>)
 8009b44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b46:	4b0e      	ldr	r3, [pc, #56]	; (8009b80 <HAL_MspInit+0x5c>)
 8009b48:	2180      	movs	r1, #128	; 0x80
 8009b4a:	0549      	lsls	r1, r1, #21
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	63da      	str	r2, [r3, #60]	; 0x3c
 8009b50:	4b0b      	ldr	r3, [pc, #44]	; (8009b80 <HAL_MspInit+0x5c>)
 8009b52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b54:	2380      	movs	r3, #128	; 0x80
 8009b56:	055b      	lsls	r3, r3, #21
 8009b58:	4013      	ands	r3, r2
 8009b5a:	603b      	str	r3, [r7, #0]
 8009b5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8009b5e:	2302      	movs	r3, #2
 8009b60:	425b      	negs	r3, r3
 8009b62:	2200      	movs	r2, #0
 8009b64:	2103      	movs	r1, #3
 8009b66:	0018      	movs	r0, r3
 8009b68:	f000 fc52 	bl	800a410 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8009b6c:	23c0      	movs	r3, #192	; 0xc0
 8009b6e:	00db      	lsls	r3, r3, #3
 8009b70:	0018      	movs	r0, r3
 8009b72:	f000 fb9d 	bl	800a2b0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009b76:	46c0      	nop			; (mov r8, r8)
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	b002      	add	sp, #8
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	46c0      	nop			; (mov r8, r8)
 8009b80:	40021000 	.word	0x40021000

08009b84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b08a      	sub	sp, #40	; 0x28
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	0019      	movs	r1, r3
 8009b9a:	200d      	movs	r0, #13
 8009b9c:	f000 fc38 	bl	800a410 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8009ba0:	200d      	movs	r0, #13
 8009ba2:	f000 fc4a 	bl	800a43a <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8009ba6:	4b21      	ldr	r3, [pc, #132]	; (8009c2c <HAL_InitTick+0xa8>)
 8009ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009baa:	4b20      	ldr	r3, [pc, #128]	; (8009c2c <HAL_InitTick+0xa8>)
 8009bac:	2180      	movs	r1, #128	; 0x80
 8009bae:	0109      	lsls	r1, r1, #4
 8009bb0:	430a      	orrs	r2, r1
 8009bb2:	641a      	str	r2, [r3, #64]	; 0x40
 8009bb4:	4b1d      	ldr	r3, [pc, #116]	; (8009c2c <HAL_InitTick+0xa8>)
 8009bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009bb8:	2380      	movs	r3, #128	; 0x80
 8009bba:	011b      	lsls	r3, r3, #4
 8009bbc:	4013      	ands	r3, r2
 8009bbe:	60bb      	str	r3, [r7, #8]
 8009bc0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009bc2:	230c      	movs	r3, #12
 8009bc4:	18fa      	adds	r2, r7, r3
 8009bc6:	2310      	movs	r3, #16
 8009bc8:	18fb      	adds	r3, r7, r3
 8009bca:	0011      	movs	r1, r2
 8009bcc:	0018      	movs	r0, r3
 8009bce:	f002 fc75 	bl	800c4bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8009bd2:	f002 fc5d 	bl	800c490 <HAL_RCC_GetPCLK1Freq>
 8009bd6:	0003      	movs	r3, r0
 8009bd8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8009bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bdc:	4914      	ldr	r1, [pc, #80]	; (8009c30 <HAL_InitTick+0xac>)
 8009bde:	0018      	movs	r0, r3
 8009be0:	f7f6 faa4 	bl	800012c <__udivsi3>
 8009be4:	0003      	movs	r3, r0
 8009be6:	3b01      	subs	r3, #1
 8009be8:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8009bea:	4b12      	ldr	r3, [pc, #72]	; (8009c34 <HAL_InitTick+0xb0>)
 8009bec:	4a12      	ldr	r2, [pc, #72]	; (8009c38 <HAL_InitTick+0xb4>)
 8009bee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8009bf0:	4b10      	ldr	r3, [pc, #64]	; (8009c34 <HAL_InitTick+0xb0>)
 8009bf2:	4a12      	ldr	r2, [pc, #72]	; (8009c3c <HAL_InitTick+0xb8>)
 8009bf4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8009bf6:	4b0f      	ldr	r3, [pc, #60]	; (8009c34 <HAL_InitTick+0xb0>)
 8009bf8:	6a3a      	ldr	r2, [r7, #32]
 8009bfa:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8009bfc:	4b0d      	ldr	r3, [pc, #52]	; (8009c34 <HAL_InitTick+0xb0>)
 8009bfe:	2200      	movs	r2, #0
 8009c00:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c02:	4b0c      	ldr	r3, [pc, #48]	; (8009c34 <HAL_InitTick+0xb0>)
 8009c04:	2200      	movs	r2, #0
 8009c06:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8009c08:	4b0a      	ldr	r3, [pc, #40]	; (8009c34 <HAL_InitTick+0xb0>)
 8009c0a:	0018      	movs	r0, r3
 8009c0c:	f002 febc 	bl	800c988 <HAL_TIM_Base_Init>
 8009c10:	1e03      	subs	r3, r0, #0
 8009c12:	d105      	bne.n	8009c20 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8009c14:	4b07      	ldr	r3, [pc, #28]	; (8009c34 <HAL_InitTick+0xb0>)
 8009c16:	0018      	movs	r0, r3
 8009c18:	f002 ff0e 	bl	800ca38 <HAL_TIM_Base_Start_IT>
 8009c1c:	0003      	movs	r3, r0
 8009c1e:	e000      	b.n	8009c22 <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
}
 8009c22:	0018      	movs	r0, r3
 8009c24:	46bd      	mov	sp, r7
 8009c26:	b00a      	add	sp, #40	; 0x28
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	46c0      	nop			; (mov r8, r8)
 8009c2c:	40021000 	.word	0x40021000
 8009c30:	000f4240 	.word	0x000f4240
 8009c34:	200056e8 	.word	0x200056e8
 8009c38:	40012c00 	.word	0x40012c00
 8009c3c:	000003e7 	.word	0x000003e7

08009c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8009c44:	e7fe      	b.n	8009c44 <NMI_Handler+0x4>

08009c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009c4a:	e7fe      	b.n	8009c4a <HardFault_Handler+0x4>

08009c4c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009c50:	4b03      	ldr	r3, [pc, #12]	; (8009c60 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8009c52:	0018      	movs	r0, r3
 8009c54:	f003 f95c 	bl	800cf10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8009c58:	46c0      	nop			; (mov r8, r8)
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	46c0      	nop			; (mov r8, r8)
 8009c60:	200056e8 	.word	0x200056e8

08009c64 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8009c68:	4b03      	ldr	r3, [pc, #12]	; (8009c78 <TIM14_IRQHandler+0x14>)
 8009c6a:	0018      	movs	r0, r3
 8009c6c:	f003 f950 	bl	800cf10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8009c70:	46c0      	nop			; (mov r8, r8)
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	46c0      	nop			; (mov r8, r8)
 8009c78:	20005780 	.word	0x20005780

08009c7c <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8009c80:	4b03      	ldr	r3, [pc, #12]	; (8009c90 <TIM16_FDCAN_IT0_IRQHandler+0x14>)
 8009c82:	0018      	movs	r0, r3
 8009c84:	f001 f882 	bl	800ad8c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 8009c88:	46c0      	nop			; (mov r8, r8)
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	46c0      	nop			; (mov r8, r8)
 8009c90:	20005674 	.word	0x20005674

08009c94 <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8009c98:	4b05      	ldr	r3, [pc, #20]	; (8009cb0 <TIM17_FDCAN_IT1_IRQHandler+0x1c>)
 8009c9a:	0018      	movs	r0, r3
 8009c9c:	f003 f938 	bl	800cf10 <HAL_TIM_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8009ca0:	4b04      	ldr	r3, [pc, #16]	; (8009cb4 <TIM17_FDCAN_IT1_IRQHandler+0x20>)
 8009ca2:	0018      	movs	r0, r3
 8009ca4:	f001 f872 	bl	800ad8c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 8009ca8:	46c0      	nop			; (mov r8, r8)
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	46c0      	nop			; (mov r8, r8)
 8009cb0:	20005734 	.word	0x20005734
 8009cb4:	20005674 	.word	0x20005674

08009cb8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b086      	sub	sp, #24
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	617b      	str	r3, [r7, #20]
 8009cc8:	e00a      	b.n	8009ce0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8009cca:	e000      	b.n	8009cce <_read+0x16>
 8009ccc:	bf00      	nop
 8009cce:	0001      	movs	r1, r0
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	1c5a      	adds	r2, r3, #1
 8009cd4:	60ba      	str	r2, [r7, #8]
 8009cd6:	b2ca      	uxtb	r2, r1
 8009cd8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	3301      	adds	r3, #1
 8009cde:	617b      	str	r3, [r7, #20]
 8009ce0:	697a      	ldr	r2, [r7, #20]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	dbf0      	blt.n	8009cca <_read+0x12>
	}

return len;
 8009ce8:	687b      	ldr	r3, [r7, #4]
}
 8009cea:	0018      	movs	r0, r3
 8009cec:	46bd      	mov	sp, r7
 8009cee:	b006      	add	sp, #24
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b086      	sub	sp, #24
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	60f8      	str	r0, [r7, #12]
 8009cfa:	60b9      	str	r1, [r7, #8]
 8009cfc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009cfe:	2300      	movs	r3, #0
 8009d00:	617b      	str	r3, [r7, #20]
 8009d02:	e009      	b.n	8009d18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	1c5a      	adds	r2, r3, #1
 8009d08:	60ba      	str	r2, [r7, #8]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	e000      	b.n	8009d12 <_write+0x20>
 8009d10:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	3301      	adds	r3, #1
 8009d16:	617b      	str	r3, [r7, #20]
 8009d18:	697a      	ldr	r2, [r7, #20]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	dbf1      	blt.n	8009d04 <_write+0x12>
	}
	return len;
 8009d20:	687b      	ldr	r3, [r7, #4]
}
 8009d22:	0018      	movs	r0, r3
 8009d24:	46bd      	mov	sp, r7
 8009d26:	b006      	add	sp, #24
 8009d28:	bd80      	pop	{r7, pc}

08009d2a <_close>:

int _close(int file)
{
 8009d2a:	b580      	push	{r7, lr}
 8009d2c:	b082      	sub	sp, #8
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
	return -1;
 8009d32:	2301      	movs	r3, #1
 8009d34:	425b      	negs	r3, r3
}
 8009d36:	0018      	movs	r0, r3
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	b002      	add	sp, #8
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009d3e:	b580      	push	{r7, lr}
 8009d40:	b082      	sub	sp, #8
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
 8009d46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	2280      	movs	r2, #128	; 0x80
 8009d4c:	0192      	lsls	r2, r2, #6
 8009d4e:	605a      	str	r2, [r3, #4]
	return 0;
 8009d50:	2300      	movs	r3, #0
}
 8009d52:	0018      	movs	r0, r3
 8009d54:	46bd      	mov	sp, r7
 8009d56:	b002      	add	sp, #8
 8009d58:	bd80      	pop	{r7, pc}

08009d5a <_isatty>:

int _isatty(int file)
{
 8009d5a:	b580      	push	{r7, lr}
 8009d5c:	b082      	sub	sp, #8
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
	return 1;
 8009d62:	2301      	movs	r3, #1
}
 8009d64:	0018      	movs	r0, r3
 8009d66:	46bd      	mov	sp, r7
 8009d68:	b002      	add	sp, #8
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
	return 0;
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	0018      	movs	r0, r3
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	b004      	add	sp, #16
 8009d80:	bd80      	pop	{r7, pc}
	...

08009d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b086      	sub	sp, #24
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009d8c:	4a14      	ldr	r2, [pc, #80]	; (8009de0 <_sbrk+0x5c>)
 8009d8e:	4b15      	ldr	r3, [pc, #84]	; (8009de4 <_sbrk+0x60>)
 8009d90:	1ad3      	subs	r3, r2, r3
 8009d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009d98:	4b13      	ldr	r3, [pc, #76]	; (8009de8 <_sbrk+0x64>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d102      	bne.n	8009da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009da0:	4b11      	ldr	r3, [pc, #68]	; (8009de8 <_sbrk+0x64>)
 8009da2:	4a12      	ldr	r2, [pc, #72]	; (8009dec <_sbrk+0x68>)
 8009da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009da6:	4b10      	ldr	r3, [pc, #64]	; (8009de8 <_sbrk+0x64>)
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	18d3      	adds	r3, r2, r3
 8009dae:	693a      	ldr	r2, [r7, #16]
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d207      	bcs.n	8009dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009db4:	f007 f9fe 	bl	80111b4 <__errno>
 8009db8:	0003      	movs	r3, r0
 8009dba:	220c      	movs	r2, #12
 8009dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	425b      	negs	r3, r3
 8009dc2:	e009      	b.n	8009dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009dc4:	4b08      	ldr	r3, [pc, #32]	; (8009de8 <_sbrk+0x64>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009dca:	4b07      	ldr	r3, [pc, #28]	; (8009de8 <_sbrk+0x64>)
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	18d2      	adds	r2, r2, r3
 8009dd2:	4b05      	ldr	r3, [pc, #20]	; (8009de8 <_sbrk+0x64>)
 8009dd4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
}
 8009dd8:	0018      	movs	r0, r3
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	b006      	add	sp, #24
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	20024000 	.word	0x20024000
 8009de4:	00000400 	.word	0x00000400
 8009de8:	200007f8 	.word	0x200007f8
 8009dec:	200058b0 	.word	0x200058b0

08009df0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009df4:	4b03      	ldr	r3, [pc, #12]	; (8009e04 <SystemInit+0x14>)
 8009df6:	2280      	movs	r2, #128	; 0x80
 8009df8:	0512      	lsls	r2, r2, #20
 8009dfa:	609a      	str	r2, [r3, #8]
#endif
}
 8009dfc:	46c0      	nop			; (mov r8, r8)
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	46c0      	nop			; (mov r8, r8)
 8009e04:	e000ed00 	.word	0xe000ed00

08009e08 <MX_TIM14_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim17;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8009e0c:	4b0e      	ldr	r3, [pc, #56]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e0e:	4a0f      	ldr	r2, [pc, #60]	; (8009e4c <MX_TIM14_Init+0x44>)
 8009e10:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 63;
 8009e12:	4b0d      	ldr	r3, [pc, #52]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e14:	223f      	movs	r2, #63	; 0x3f
 8009e16:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e18:	4b0b      	ldr	r3, [pc, #44]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 999;
 8009e1e:	4b0a      	ldr	r3, [pc, #40]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e20:	4a0b      	ldr	r2, [pc, #44]	; (8009e50 <MX_TIM14_Init+0x48>)
 8009e22:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e24:	4b08      	ldr	r3, [pc, #32]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009e2a:	4b07      	ldr	r3, [pc, #28]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e2c:	2280      	movs	r2, #128	; 0x80
 8009e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8009e30:	4b05      	ldr	r3, [pc, #20]	; (8009e48 <MX_TIM14_Init+0x40>)
 8009e32:	0018      	movs	r0, r3
 8009e34:	f002 fda8 	bl	800c988 <HAL_TIM_Base_Init>
 8009e38:	1e03      	subs	r3, r0, #0
 8009e3a:	d001      	beq.n	8009e40 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8009e3c:	f7ff fd88 	bl	8009950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8009e40:	46c0      	nop			; (mov r8, r8)
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	46c0      	nop			; (mov r8, r8)
 8009e48:	20005780 	.word	0x20005780
 8009e4c:	40002000 	.word	0x40002000
 8009e50:	000003e7 	.word	0x000003e7

08009e54 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b094      	sub	sp, #80	; 0x50
 8009e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8009e5a:	2334      	movs	r3, #52	; 0x34
 8009e5c:	18fb      	adds	r3, r7, r3
 8009e5e:	0018      	movs	r0, r3
 8009e60:	231c      	movs	r3, #28
 8009e62:	001a      	movs	r2, r3
 8009e64:	2100      	movs	r1, #0
 8009e66:	f007 fbf5 	bl	8011654 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009e6a:	003b      	movs	r3, r7
 8009e6c:	0018      	movs	r0, r3
 8009e6e:	2334      	movs	r3, #52	; 0x34
 8009e70:	001a      	movs	r2, r3
 8009e72:	2100      	movs	r1, #0
 8009e74:	f007 fbee 	bl	8011654 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8009e78:	4b38      	ldr	r3, [pc, #224]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009e7a:	4a39      	ldr	r2, [pc, #228]	; (8009f60 <MX_TIM17_Init+0x10c>)
 8009e7c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 63;
 8009e7e:	4b37      	ldr	r3, [pc, #220]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009e80:	223f      	movs	r2, #63	; 0x3f
 8009e82:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e84:	4b35      	ldr	r3, [pc, #212]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 369;
 8009e8a:	4b34      	ldr	r3, [pc, #208]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009e8c:	2272      	movs	r2, #114	; 0x72
 8009e8e:	32ff      	adds	r2, #255	; 0xff
 8009e90:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e92:	4b32      	ldr	r3, [pc, #200]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009e94:	2200      	movs	r2, #0
 8009e96:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8009e98:	4b30      	ldr	r3, [pc, #192]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009e9e:	4b2f      	ldr	r3, [pc, #188]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009ea0:	2280      	movs	r2, #128	; 0x80
 8009ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8009ea4:	4b2d      	ldr	r3, [pc, #180]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	f002 fd6e 	bl	800c988 <HAL_TIM_Base_Init>
 8009eac:	1e03      	subs	r3, r0, #0
 8009eae:	d001      	beq.n	8009eb4 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8009eb0:	f7ff fd4e 	bl	8009950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8009eb4:	4b29      	ldr	r3, [pc, #164]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	f002 fe4e 	bl	800cb58 <HAL_TIM_PWM_Init>
 8009ebc:	1e03      	subs	r3, r0, #0
 8009ebe:	d001      	beq.n	8009ec4 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8009ec0:	f7ff fd46 	bl	8009950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009ec4:	2134      	movs	r1, #52	; 0x34
 8009ec6:	187b      	adds	r3, r7, r1
 8009ec8:	2260      	movs	r2, #96	; 0x60
 8009eca:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 185;
 8009ecc:	187b      	adds	r3, r7, r1
 8009ece:	22b9      	movs	r2, #185	; 0xb9
 8009ed0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009ed2:	187b      	adds	r3, r7, r1
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009ed8:	187b      	adds	r3, r7, r1
 8009eda:	2200      	movs	r2, #0
 8009edc:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009ede:	187b      	adds	r3, r7, r1
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009ee4:	187b      	adds	r3, r7, r1
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009eea:	187b      	adds	r3, r7, r1
 8009eec:	2200      	movs	r2, #0
 8009eee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009ef0:	1879      	adds	r1, r7, r1
 8009ef2:	4b1a      	ldr	r3, [pc, #104]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	0018      	movs	r0, r3
 8009ef8:	f003 f93c 	bl	800d174 <HAL_TIM_PWM_ConfigChannel>
 8009efc:	1e03      	subs	r3, r0, #0
 8009efe:	d001      	beq.n	8009f04 <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 8009f00:	f7ff fd26 	bl	8009950 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009f04:	003b      	movs	r3, r7
 8009f06:	2200      	movs	r2, #0
 8009f08:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009f0a:	003b      	movs	r3, r7
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009f10:	003b      	movs	r3, r7
 8009f12:	2200      	movs	r2, #0
 8009f14:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009f16:	003b      	movs	r3, r7
 8009f18:	2200      	movs	r2, #0
 8009f1a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009f1c:	003b      	movs	r3, r7
 8009f1e:	2200      	movs	r2, #0
 8009f20:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009f22:	003b      	movs	r3, r7
 8009f24:	2280      	movs	r2, #128	; 0x80
 8009f26:	0192      	lsls	r2, r2, #6
 8009f28:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009f2a:	003b      	movs	r3, r7
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009f30:	003b      	movs	r3, r7
 8009f32:	2200      	movs	r2, #0
 8009f34:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8009f36:	003a      	movs	r2, r7
 8009f38:	4b08      	ldr	r3, [pc, #32]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009f3a:	0011      	movs	r1, r2
 8009f3c:	0018      	movs	r0, r3
 8009f3e:	f003 fda1 	bl	800da84 <HAL_TIMEx_ConfigBreakDeadTime>
 8009f42:	1e03      	subs	r3, r0, #0
 8009f44:	d001      	beq.n	8009f4a <MX_TIM17_Init+0xf6>
  {
    Error_Handler();
 8009f46:	f7ff fd03 	bl	8009950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8009f4a:	4b04      	ldr	r3, [pc, #16]	; (8009f5c <MX_TIM17_Init+0x108>)
 8009f4c:	0018      	movs	r0, r3
 8009f4e:	f000 f84f 	bl	8009ff0 <HAL_TIM_MspPostInit>

}
 8009f52:	46c0      	nop			; (mov r8, r8)
 8009f54:	46bd      	mov	sp, r7
 8009f56:	b014      	add	sp, #80	; 0x50
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	46c0      	nop			; (mov r8, r8)
 8009f5c:	20005734 	.word	0x20005734
 8009f60:	40014800 	.word	0x40014800

08009f64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a1c      	ldr	r2, [pc, #112]	; (8009fe4 <HAL_TIM_Base_MspInit+0x80>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d116      	bne.n	8009fa4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8009f76:	4b1c      	ldr	r3, [pc, #112]	; (8009fe8 <HAL_TIM_Base_MspInit+0x84>)
 8009f78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009f7a:	4b1b      	ldr	r3, [pc, #108]	; (8009fe8 <HAL_TIM_Base_MspInit+0x84>)
 8009f7c:	2180      	movs	r1, #128	; 0x80
 8009f7e:	0209      	lsls	r1, r1, #8
 8009f80:	430a      	orrs	r2, r1
 8009f82:	641a      	str	r2, [r3, #64]	; 0x40
 8009f84:	4b18      	ldr	r3, [pc, #96]	; (8009fe8 <HAL_TIM_Base_MspInit+0x84>)
 8009f86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009f88:	2380      	movs	r3, #128	; 0x80
 8009f8a:	021b      	lsls	r3, r3, #8
 8009f8c:	4013      	ands	r3, r2
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	68fb      	ldr	r3, [r7, #12]

    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 8009f92:	2200      	movs	r2, #0
 8009f94:	2103      	movs	r1, #3
 8009f96:	2013      	movs	r0, #19
 8009f98:	f000 fa3a 	bl	800a410 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8009f9c:	2013      	movs	r0, #19
 8009f9e:	f000 fa4c 	bl	800a43a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8009fa2:	e01a      	b.n	8009fda <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM17)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a10      	ldr	r2, [pc, #64]	; (8009fec <HAL_TIM_Base_MspInit+0x88>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d115      	bne.n	8009fda <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8009fae:	4b0e      	ldr	r3, [pc, #56]	; (8009fe8 <HAL_TIM_Base_MspInit+0x84>)
 8009fb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009fb2:	4b0d      	ldr	r3, [pc, #52]	; (8009fe8 <HAL_TIM_Base_MspInit+0x84>)
 8009fb4:	2180      	movs	r1, #128	; 0x80
 8009fb6:	02c9      	lsls	r1, r1, #11
 8009fb8:	430a      	orrs	r2, r1
 8009fba:	641a      	str	r2, [r3, #64]	; 0x40
 8009fbc:	4b0a      	ldr	r3, [pc, #40]	; (8009fe8 <HAL_TIM_Base_MspInit+0x84>)
 8009fbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009fc0:	2380      	movs	r3, #128	; 0x80
 8009fc2:	02db      	lsls	r3, r3, #11
 8009fc4:	4013      	ands	r3, r2
 8009fc6:	60bb      	str	r3, [r7, #8]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 3, 0);
 8009fca:	2200      	movs	r2, #0
 8009fcc:	2103      	movs	r1, #3
 8009fce:	2016      	movs	r0, #22
 8009fd0:	f000 fa1e 	bl	800a410 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8009fd4:	2016      	movs	r0, #22
 8009fd6:	f000 fa30 	bl	800a43a <HAL_NVIC_EnableIRQ>
}
 8009fda:	46c0      	nop			; (mov r8, r8)
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	b004      	add	sp, #16
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	46c0      	nop			; (mov r8, r8)
 8009fe4:	40002000 	.word	0x40002000
 8009fe8:	40021000 	.word	0x40021000
 8009fec:	40014800 	.word	0x40014800

08009ff0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009ff0:	b590      	push	{r4, r7, lr}
 8009ff2:	b089      	sub	sp, #36	; 0x24
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ff8:	240c      	movs	r4, #12
 8009ffa:	193b      	adds	r3, r7, r4
 8009ffc:	0018      	movs	r0, r3
 8009ffe:	2314      	movs	r3, #20
 800a000:	001a      	movs	r2, r3
 800a002:	2100      	movs	r1, #0
 800a004:	f007 fb26 	bl	8011654 <memset>
  if(timHandle->Instance==TIM17)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a14      	ldr	r2, [pc, #80]	; (800a060 <HAL_TIM_MspPostInit+0x70>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d122      	bne.n	800a058 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a012:	4b14      	ldr	r3, [pc, #80]	; (800a064 <HAL_TIM_MspPostInit+0x74>)
 800a014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a016:	4b13      	ldr	r3, [pc, #76]	; (800a064 <HAL_TIM_MspPostInit+0x74>)
 800a018:	2102      	movs	r1, #2
 800a01a:	430a      	orrs	r2, r1
 800a01c:	635a      	str	r2, [r3, #52]	; 0x34
 800a01e:	4b11      	ldr	r3, [pc, #68]	; (800a064 <HAL_TIM_MspPostInit+0x74>)
 800a020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a022:	2202      	movs	r2, #2
 800a024:	4013      	ands	r3, r2
 800a026:	60bb      	str	r3, [r7, #8]
 800a028:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = BUZZER_OUT_Pin;
 800a02a:	193b      	adds	r3, r7, r4
 800a02c:	2280      	movs	r2, #128	; 0x80
 800a02e:	0092      	lsls	r2, r2, #2
 800a030:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a032:	0021      	movs	r1, r4
 800a034:	187b      	adds	r3, r7, r1
 800a036:	2202      	movs	r2, #2
 800a038:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a03a:	187b      	adds	r3, r7, r1
 800a03c:	2200      	movs	r2, #0
 800a03e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a040:	187b      	adds	r3, r7, r1
 800a042:	2200      	movs	r2, #0
 800a044:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 800a046:	187b      	adds	r3, r7, r1
 800a048:	2202      	movs	r2, #2
 800a04a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZER_OUT_GPIO_Port, &GPIO_InitStruct);
 800a04c:	187b      	adds	r3, r7, r1
 800a04e:	4a06      	ldr	r2, [pc, #24]	; (800a068 <HAL_TIM_MspPostInit+0x78>)
 800a050:	0019      	movs	r1, r3
 800a052:	0010      	movs	r0, r2
 800a054:	f001 faba 	bl	800b5cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800a058:	46c0      	nop			; (mov r8, r8)
 800a05a:	46bd      	mov	sp, r7
 800a05c:	b009      	add	sp, #36	; 0x24
 800a05e:	bd90      	pop	{r4, r7, pc}
 800a060:	40014800 	.word	0x40014800
 800a064:	40021000 	.word	0x40021000
 800a068:	50000400 	.word	0x50000400

0800a06c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a070:	4b23      	ldr	r3, [pc, #140]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a072:	4a24      	ldr	r2, [pc, #144]	; (800a104 <MX_USART1_UART_Init+0x98>)
 800a074:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 4800;
 800a076:	4b22      	ldr	r3, [pc, #136]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a078:	2296      	movs	r2, #150	; 0x96
 800a07a:	0152      	lsls	r2, r2, #5
 800a07c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a07e:	4b20      	ldr	r3, [pc, #128]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a080:	2200      	movs	r2, #0
 800a082:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a084:	4b1e      	ldr	r3, [pc, #120]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a086:	2200      	movs	r2, #0
 800a088:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a08a:	4b1d      	ldr	r3, [pc, #116]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a08c:	2200      	movs	r2, #0
 800a08e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 800a090:	4b1b      	ldr	r3, [pc, #108]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a092:	2208      	movs	r2, #8
 800a094:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a096:	4b1a      	ldr	r3, [pc, #104]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a098:	2200      	movs	r2, #0
 800a09a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a09c:	4b18      	ldr	r3, [pc, #96]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a09e:	2200      	movs	r2, #0
 800a0a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a0a2:	4b17      	ldr	r3, [pc, #92]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a0a8:	4b15      	ldr	r3, [pc, #84]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a0ae:	4b14      	ldr	r3, [pc, #80]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a0b4:	4b12      	ldr	r3, [pc, #72]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0b6:	0018      	movs	r0, r3
 800a0b8:	f003 fda2 	bl	800dc00 <HAL_UART_Init>
 800a0bc:	1e03      	subs	r3, r0, #0
 800a0be:	d001      	beq.n	800a0c4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800a0c0:	f7ff fc46 	bl	8009950 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a0c4:	4b0e      	ldr	r3, [pc, #56]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0c6:	2100      	movs	r1, #0
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f004 fbdb 	bl	800e884 <HAL_UARTEx_SetTxFifoThreshold>
 800a0ce:	1e03      	subs	r3, r0, #0
 800a0d0:	d001      	beq.n	800a0d6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800a0d2:	f7ff fc3d 	bl	8009950 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a0d6:	4b0a      	ldr	r3, [pc, #40]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0d8:	2100      	movs	r1, #0
 800a0da:	0018      	movs	r0, r3
 800a0dc:	f004 fc12 	bl	800e904 <HAL_UARTEx_SetRxFifoThreshold>
 800a0e0:	1e03      	subs	r3, r0, #0
 800a0e2:	d001      	beq.n	800a0e8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800a0e4:	f7ff fc34 	bl	8009950 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800a0e8:	4b05      	ldr	r3, [pc, #20]	; (800a100 <MX_USART1_UART_Init+0x94>)
 800a0ea:	0018      	movs	r0, r3
 800a0ec:	f004 fb90 	bl	800e810 <HAL_UARTEx_DisableFifoMode>
 800a0f0:	1e03      	subs	r3, r0, #0
 800a0f2:	d001      	beq.n	800a0f8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800a0f4:	f7ff fc2c 	bl	8009950 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a0f8:	46c0      	nop			; (mov r8, r8)
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	46c0      	nop			; (mov r8, r8)
 800a100:	200057cc 	.word	0x200057cc
 800a104:	40013800 	.word	0x40013800

0800a108 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a108:	b590      	push	{r4, r7, lr}
 800a10a:	b08b      	sub	sp, #44	; 0x2c
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a110:	2414      	movs	r4, #20
 800a112:	193b      	adds	r3, r7, r4
 800a114:	0018      	movs	r0, r3
 800a116:	2314      	movs	r3, #20
 800a118:	001a      	movs	r2, r3
 800a11a:	2100      	movs	r1, #0
 800a11c:	f007 fa9a 	bl	8011654 <memset>
  if(uartHandle->Instance==USART1)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a2c      	ldr	r2, [pc, #176]	; (800a1d8 <HAL_UART_MspInit+0xd0>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d152      	bne.n	800a1d0 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a12a:	4b2c      	ldr	r3, [pc, #176]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a12c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a12e:	4b2b      	ldr	r3, [pc, #172]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a130:	2180      	movs	r1, #128	; 0x80
 800a132:	01c9      	lsls	r1, r1, #7
 800a134:	430a      	orrs	r2, r1
 800a136:	641a      	str	r2, [r3, #64]	; 0x40
 800a138:	4b28      	ldr	r3, [pc, #160]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a13a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a13c:	2380      	movs	r3, #128	; 0x80
 800a13e:	01db      	lsls	r3, r3, #7
 800a140:	4013      	ands	r3, r2
 800a142:	613b      	str	r3, [r7, #16]
 800a144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a146:	4b25      	ldr	r3, [pc, #148]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a14a:	4b24      	ldr	r3, [pc, #144]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a14c:	2104      	movs	r1, #4
 800a14e:	430a      	orrs	r2, r1
 800a150:	635a      	str	r2, [r3, #52]	; 0x34
 800a152:	4b22      	ldr	r3, [pc, #136]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a156:	2204      	movs	r2, #4
 800a158:	4013      	ands	r3, r2
 800a15a:	60fb      	str	r3, [r7, #12]
 800a15c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a15e:	4b1f      	ldr	r3, [pc, #124]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a160:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a162:	4b1e      	ldr	r3, [pc, #120]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a164:	2101      	movs	r1, #1
 800a166:	430a      	orrs	r2, r1
 800a168:	635a      	str	r2, [r3, #52]	; 0x34
 800a16a:	4b1c      	ldr	r3, [pc, #112]	; (800a1dc <HAL_UART_MspInit+0xd4>)
 800a16c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a16e:	2201      	movs	r2, #1
 800a170:	4013      	ands	r3, r2
 800a172:	60bb      	str	r3, [r7, #8]
 800a174:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DISPLAY_TX_Pin;
 800a176:	193b      	adds	r3, r7, r4
 800a178:	2210      	movs	r2, #16
 800a17a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a17c:	193b      	adds	r3, r7, r4
 800a17e:	2202      	movs	r2, #2
 800a180:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a182:	193b      	adds	r3, r7, r4
 800a184:	2200      	movs	r2, #0
 800a186:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a188:	193b      	adds	r3, r7, r4
 800a18a:	2200      	movs	r2, #0
 800a18c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800a18e:	193b      	adds	r3, r7, r4
 800a190:	2201      	movs	r2, #1
 800a192:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISPLAY_TX_GPIO_Port, &GPIO_InitStruct);
 800a194:	193b      	adds	r3, r7, r4
 800a196:	4a12      	ldr	r2, [pc, #72]	; (800a1e0 <HAL_UART_MspInit+0xd8>)
 800a198:	0019      	movs	r1, r3
 800a19a:	0010      	movs	r0, r2
 800a19c:	f001 fa16 	bl	800b5cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a1a0:	0021      	movs	r1, r4
 800a1a2:	187b      	adds	r3, r7, r1
 800a1a4:	2280      	movs	r2, #128	; 0x80
 800a1a6:	00d2      	lsls	r2, r2, #3
 800a1a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1aa:	187b      	adds	r3, r7, r1
 800a1ac:	2202      	movs	r2, #2
 800a1ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1b0:	187b      	adds	r3, r7, r1
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1b6:	187b      	adds	r3, r7, r1
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800a1bc:	187b      	adds	r3, r7, r1
 800a1be:	2201      	movs	r2, #1
 800a1c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a1c2:	187a      	adds	r2, r7, r1
 800a1c4:	23a0      	movs	r3, #160	; 0xa0
 800a1c6:	05db      	lsls	r3, r3, #23
 800a1c8:	0011      	movs	r1, r2
 800a1ca:	0018      	movs	r0, r3
 800a1cc:	f001 f9fe 	bl	800b5cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a1d0:	46c0      	nop			; (mov r8, r8)
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	b00b      	add	sp, #44	; 0x2c
 800a1d6:	bd90      	pop	{r4, r7, pc}
 800a1d8:	40013800 	.word	0x40013800
 800a1dc:	40021000 	.word	0x40021000
 800a1e0:	50000800 	.word	0x50000800

0800a1e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a1e4:	480d      	ldr	r0, [pc, #52]	; (800a21c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a1e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800a1e8:	f7ff fe02 	bl	8009df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a1ec:	480c      	ldr	r0, [pc, #48]	; (800a220 <LoopForever+0x6>)
  ldr r1, =_edata
 800a1ee:	490d      	ldr	r1, [pc, #52]	; (800a224 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a1f0:	4a0d      	ldr	r2, [pc, #52]	; (800a228 <LoopForever+0xe>)
  movs r3, #0
 800a1f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a1f4:	e002      	b.n	800a1fc <LoopCopyDataInit>

0800a1f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a1f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a1f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a1fa:	3304      	adds	r3, #4

0800a1fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a1fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a1fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a200:	d3f9      	bcc.n	800a1f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a202:	4a0a      	ldr	r2, [pc, #40]	; (800a22c <LoopForever+0x12>)
  ldr r4, =_ebss
 800a204:	4c0a      	ldr	r4, [pc, #40]	; (800a230 <LoopForever+0x16>)
  movs r3, #0
 800a206:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a208:	e001      	b.n	800a20e <LoopFillZerobss>

0800a20a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a20a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a20c:	3204      	adds	r2, #4

0800a20e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a20e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a210:	d3fb      	bcc.n	800a20a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800a212:	f007 f9b9 	bl	8011588 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800a216:	f7ff faeb 	bl	80097f0 <main>

0800a21a <LoopForever>:

LoopForever:
  b LoopForever
 800a21a:	e7fe      	b.n	800a21a <LoopForever>
  ldr   r0, =_estack
 800a21c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800a220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a224:	20000578 	.word	0x20000578
  ldr r2, =_sidata
 800a228:	08012d8c 	.word	0x08012d8c
  ldr r2, =_sbss
 800a22c:	20000578 	.word	0x20000578
  ldr r4, =_ebss
 800a230:	200058b0 	.word	0x200058b0

0800a234 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a234:	e7fe      	b.n	800a234 <ADC1_COMP_IRQHandler>
	...

0800a238 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a23e:	1dfb      	adds	r3, r7, #7
 800a240:	2200      	movs	r2, #0
 800a242:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a244:	4b0b      	ldr	r3, [pc, #44]	; (800a274 <HAL_Init+0x3c>)
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	4b0a      	ldr	r3, [pc, #40]	; (800a274 <HAL_Init+0x3c>)
 800a24a:	2180      	movs	r1, #128	; 0x80
 800a24c:	0049      	lsls	r1, r1, #1
 800a24e:	430a      	orrs	r2, r1
 800a250:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a252:	2000      	movs	r0, #0
 800a254:	f7ff fc96 	bl	8009b84 <HAL_InitTick>
 800a258:	1e03      	subs	r3, r0, #0
 800a25a:	d003      	beq.n	800a264 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800a25c:	1dfb      	adds	r3, r7, #7
 800a25e:	2201      	movs	r2, #1
 800a260:	701a      	strb	r2, [r3, #0]
 800a262:	e001      	b.n	800a268 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800a264:	f7ff fc5e 	bl	8009b24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a268:	1dfb      	adds	r3, r7, #7
 800a26a:	781b      	ldrb	r3, [r3, #0]
}
 800a26c:	0018      	movs	r0, r3
 800a26e:	46bd      	mov	sp, r7
 800a270:	b002      	add	sp, #8
 800a272:	bd80      	pop	{r7, pc}
 800a274:	40022000 	.word	0x40022000

0800a278 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a27c:	4b05      	ldr	r3, [pc, #20]	; (800a294 <HAL_IncTick+0x1c>)
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	001a      	movs	r2, r3
 800a282:	4b05      	ldr	r3, [pc, #20]	; (800a298 <HAL_IncTick+0x20>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	18d2      	adds	r2, r2, r3
 800a288:	4b03      	ldr	r3, [pc, #12]	; (800a298 <HAL_IncTick+0x20>)
 800a28a:	601a      	str	r2, [r3, #0]
}
 800a28c:	46c0      	nop			; (mov r8, r8)
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	46c0      	nop			; (mov r8, r8)
 800a294:	20000484 	.word	0x20000484
 800a298:	2000585c 	.word	0x2000585c

0800a29c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
  return uwTick;
 800a2a0:	4b02      	ldr	r3, [pc, #8]	; (800a2ac <HAL_GetTick+0x10>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
}
 800a2a4:	0018      	movs	r0, r3
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	46c0      	nop			; (mov r8, r8)
 800a2ac:	2000585c 	.word	0x2000585c

0800a2b0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800a2b8:	4b06      	ldr	r3, [pc, #24]	; (800a2d4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a06      	ldr	r2, [pc, #24]	; (800a2d8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800a2be:	4013      	ands	r3, r2
 800a2c0:	0019      	movs	r1, r3
 800a2c2:	4b04      	ldr	r3, [pc, #16]	; (800a2d4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	430a      	orrs	r2, r1
 800a2c8:	601a      	str	r2, [r3, #0]
}
 800a2ca:	46c0      	nop			; (mov r8, r8)
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	b002      	add	sp, #8
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	46c0      	nop			; (mov r8, r8)
 800a2d4:	40010000 	.word	0x40010000
 800a2d8:	fffff9ff 	.word	0xfffff9ff

0800a2dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	0002      	movs	r2, r0
 800a2e4:	1dfb      	adds	r3, r7, #7
 800a2e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a2e8:	1dfb      	adds	r3, r7, #7
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	2b7f      	cmp	r3, #127	; 0x7f
 800a2ee:	d809      	bhi.n	800a304 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a2f0:	1dfb      	adds	r3, r7, #7
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	001a      	movs	r2, r3
 800a2f6:	231f      	movs	r3, #31
 800a2f8:	401a      	ands	r2, r3
 800a2fa:	4b04      	ldr	r3, [pc, #16]	; (800a30c <__NVIC_EnableIRQ+0x30>)
 800a2fc:	2101      	movs	r1, #1
 800a2fe:	4091      	lsls	r1, r2
 800a300:	000a      	movs	r2, r1
 800a302:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800a304:	46c0      	nop			; (mov r8, r8)
 800a306:	46bd      	mov	sp, r7
 800a308:	b002      	add	sp, #8
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	e000e100 	.word	0xe000e100

0800a310 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a310:	b590      	push	{r4, r7, lr}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	0002      	movs	r2, r0
 800a318:	6039      	str	r1, [r7, #0]
 800a31a:	1dfb      	adds	r3, r7, #7
 800a31c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a31e:	1dfb      	adds	r3, r7, #7
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	2b7f      	cmp	r3, #127	; 0x7f
 800a324:	d828      	bhi.n	800a378 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a326:	4a2f      	ldr	r2, [pc, #188]	; (800a3e4 <__NVIC_SetPriority+0xd4>)
 800a328:	1dfb      	adds	r3, r7, #7
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	b25b      	sxtb	r3, r3
 800a32e:	089b      	lsrs	r3, r3, #2
 800a330:	33c0      	adds	r3, #192	; 0xc0
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	589b      	ldr	r3, [r3, r2]
 800a336:	1dfa      	adds	r2, r7, #7
 800a338:	7812      	ldrb	r2, [r2, #0]
 800a33a:	0011      	movs	r1, r2
 800a33c:	2203      	movs	r2, #3
 800a33e:	400a      	ands	r2, r1
 800a340:	00d2      	lsls	r2, r2, #3
 800a342:	21ff      	movs	r1, #255	; 0xff
 800a344:	4091      	lsls	r1, r2
 800a346:	000a      	movs	r2, r1
 800a348:	43d2      	mvns	r2, r2
 800a34a:	401a      	ands	r2, r3
 800a34c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	019b      	lsls	r3, r3, #6
 800a352:	22ff      	movs	r2, #255	; 0xff
 800a354:	401a      	ands	r2, r3
 800a356:	1dfb      	adds	r3, r7, #7
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	0018      	movs	r0, r3
 800a35c:	2303      	movs	r3, #3
 800a35e:	4003      	ands	r3, r0
 800a360:	00db      	lsls	r3, r3, #3
 800a362:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a364:	481f      	ldr	r0, [pc, #124]	; (800a3e4 <__NVIC_SetPriority+0xd4>)
 800a366:	1dfb      	adds	r3, r7, #7
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	b25b      	sxtb	r3, r3
 800a36c:	089b      	lsrs	r3, r3, #2
 800a36e:	430a      	orrs	r2, r1
 800a370:	33c0      	adds	r3, #192	; 0xc0
 800a372:	009b      	lsls	r3, r3, #2
 800a374:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800a376:	e031      	b.n	800a3dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a378:	4a1b      	ldr	r2, [pc, #108]	; (800a3e8 <__NVIC_SetPriority+0xd8>)
 800a37a:	1dfb      	adds	r3, r7, #7
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	0019      	movs	r1, r3
 800a380:	230f      	movs	r3, #15
 800a382:	400b      	ands	r3, r1
 800a384:	3b08      	subs	r3, #8
 800a386:	089b      	lsrs	r3, r3, #2
 800a388:	3306      	adds	r3, #6
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	18d3      	adds	r3, r2, r3
 800a38e:	3304      	adds	r3, #4
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	1dfa      	adds	r2, r7, #7
 800a394:	7812      	ldrb	r2, [r2, #0]
 800a396:	0011      	movs	r1, r2
 800a398:	2203      	movs	r2, #3
 800a39a:	400a      	ands	r2, r1
 800a39c:	00d2      	lsls	r2, r2, #3
 800a39e:	21ff      	movs	r1, #255	; 0xff
 800a3a0:	4091      	lsls	r1, r2
 800a3a2:	000a      	movs	r2, r1
 800a3a4:	43d2      	mvns	r2, r2
 800a3a6:	401a      	ands	r2, r3
 800a3a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	019b      	lsls	r3, r3, #6
 800a3ae:	22ff      	movs	r2, #255	; 0xff
 800a3b0:	401a      	ands	r2, r3
 800a3b2:	1dfb      	adds	r3, r7, #7
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	0018      	movs	r0, r3
 800a3b8:	2303      	movs	r3, #3
 800a3ba:	4003      	ands	r3, r0
 800a3bc:	00db      	lsls	r3, r3, #3
 800a3be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a3c0:	4809      	ldr	r0, [pc, #36]	; (800a3e8 <__NVIC_SetPriority+0xd8>)
 800a3c2:	1dfb      	adds	r3, r7, #7
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	001c      	movs	r4, r3
 800a3c8:	230f      	movs	r3, #15
 800a3ca:	4023      	ands	r3, r4
 800a3cc:	3b08      	subs	r3, #8
 800a3ce:	089b      	lsrs	r3, r3, #2
 800a3d0:	430a      	orrs	r2, r1
 800a3d2:	3306      	adds	r3, #6
 800a3d4:	009b      	lsls	r3, r3, #2
 800a3d6:	18c3      	adds	r3, r0, r3
 800a3d8:	3304      	adds	r3, #4
 800a3da:	601a      	str	r2, [r3, #0]
}
 800a3dc:	46c0      	nop			; (mov r8, r8)
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	b003      	add	sp, #12
 800a3e2:	bd90      	pop	{r4, r7, pc}
 800a3e4:	e000e100 	.word	0xe000e100
 800a3e8:	e000ed00 	.word	0xe000ed00

0800a3ec <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a3f0:	f3bf 8f4f 	dsb	sy
}
 800a3f4:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a3f6:	4b04      	ldr	r3, [pc, #16]	; (800a408 <__NVIC_SystemReset+0x1c>)
 800a3f8:	4a04      	ldr	r2, [pc, #16]	; (800a40c <__NVIC_SystemReset+0x20>)
 800a3fa:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a3fc:	f3bf 8f4f 	dsb	sy
}
 800a400:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a402:	46c0      	nop			; (mov r8, r8)
 800a404:	e7fd      	b.n	800a402 <__NVIC_SystemReset+0x16>
 800a406:	46c0      	nop			; (mov r8, r8)
 800a408:	e000ed00 	.word	0xe000ed00
 800a40c:	05fa0004 	.word	0x05fa0004

0800a410 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	60b9      	str	r1, [r7, #8]
 800a418:	607a      	str	r2, [r7, #4]
 800a41a:	210f      	movs	r1, #15
 800a41c:	187b      	adds	r3, r7, r1
 800a41e:	1c02      	adds	r2, r0, #0
 800a420:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800a422:	68ba      	ldr	r2, [r7, #8]
 800a424:	187b      	adds	r3, r7, r1
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	b25b      	sxtb	r3, r3
 800a42a:	0011      	movs	r1, r2
 800a42c:	0018      	movs	r0, r3
 800a42e:	f7ff ff6f 	bl	800a310 <__NVIC_SetPriority>
}
 800a432:	46c0      	nop			; (mov r8, r8)
 800a434:	46bd      	mov	sp, r7
 800a436:	b004      	add	sp, #16
 800a438:	bd80      	pop	{r7, pc}

0800a43a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a43a:	b580      	push	{r7, lr}
 800a43c:	b082      	sub	sp, #8
 800a43e:	af00      	add	r7, sp, #0
 800a440:	0002      	movs	r2, r0
 800a442:	1dfb      	adds	r3, r7, #7
 800a444:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a446:	1dfb      	adds	r3, r7, #7
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	b25b      	sxtb	r3, r3
 800a44c:	0018      	movs	r0, r3
 800a44e:	f7ff ff45 	bl	800a2dc <__NVIC_EnableIRQ>
}
 800a452:	46c0      	nop			; (mov r8, r8)
 800a454:	46bd      	mov	sp, r7
 800a456:	b002      	add	sp, #8
 800a458:	bd80      	pop	{r7, pc}

0800a45a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800a45e:	f7ff ffc5 	bl	800a3ec <__NVIC_SystemReset>
	...

0800a464 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d101      	bne.n	800a476 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800a472:	2301      	movs	r3, #1
 800a474:	e14e      	b.n	800a714 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	225c      	movs	r2, #92	; 0x5c
 800a47a:	5c9b      	ldrb	r3, [r3, r2]
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d107      	bne.n	800a492 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	225d      	movs	r2, #93	; 0x5d
 800a486:	2100      	movs	r1, #0
 800a488:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	0018      	movs	r0, r3
 800a48e:	f7fe fea7 	bl	80091e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	699a      	ldr	r2, [r3, #24]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	2110      	movs	r1, #16
 800a49e:	438a      	bics	r2, r1
 800a4a0:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a4a2:	f7ff fefb 	bl	800a29c <HAL_GetTick>
 800a4a6:	0003      	movs	r3, r0
 800a4a8:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a4aa:	e012      	b.n	800a4d2 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800a4ac:	f7ff fef6 	bl	800a29c <HAL_GetTick>
 800a4b0:	0002      	movs	r2, r0
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	1ad3      	subs	r3, r2, r3
 800a4b6:	2b0a      	cmp	r3, #10
 800a4b8:	d90b      	bls.n	800a4d2 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a4be:	2201      	movs	r2, #1
 800a4c0:	431a      	orrs	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	225c      	movs	r2, #92	; 0x5c
 800a4ca:	2103      	movs	r1, #3
 800a4cc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e120      	b.n	800a714 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	699b      	ldr	r3, [r3, #24]
 800a4d8:	2208      	movs	r2, #8
 800a4da:	4013      	ands	r3, r2
 800a4dc:	2b08      	cmp	r3, #8
 800a4de:	d0e5      	beq.n	800a4ac <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	699a      	ldr	r2, [r3, #24]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	2101      	movs	r1, #1
 800a4ec:	430a      	orrs	r2, r1
 800a4ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a4f0:	f7ff fed4 	bl	800a29c <HAL_GetTick>
 800a4f4:	0003      	movs	r3, r0
 800a4f6:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800a4f8:	e012      	b.n	800a520 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800a4fa:	f7ff fecf 	bl	800a29c <HAL_GetTick>
 800a4fe:	0002      	movs	r2, r0
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	1ad3      	subs	r3, r2, r3
 800a504:	2b0a      	cmp	r3, #10
 800a506:	d90b      	bls.n	800a520 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a50c:	2201      	movs	r2, #1
 800a50e:	431a      	orrs	r2, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	225c      	movs	r2, #92	; 0x5c
 800a518:	2103      	movs	r1, #3
 800a51a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800a51c:	2301      	movs	r3, #1
 800a51e:	e0f9      	b.n	800a714 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	699b      	ldr	r3, [r3, #24]
 800a526:	2201      	movs	r2, #1
 800a528:	4013      	ands	r3, r2
 800a52a:	d0e6      	beq.n	800a4fa <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	699a      	ldr	r2, [r3, #24]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	2102      	movs	r1, #2
 800a538:	430a      	orrs	r2, r1
 800a53a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	4a76      	ldr	r2, [pc, #472]	; (800a71c <HAL_FDCAN_Init+0x2b8>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d103      	bne.n	800a54e <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800a546:	4a76      	ldr	r2, [pc, #472]	; (800a720 <HAL_FDCAN_Init+0x2bc>)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	7c1b      	ldrb	r3, [r3, #16]
 800a552:	2b01      	cmp	r3, #1
 800a554:	d108      	bne.n	800a568 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	699a      	ldr	r2, [r3, #24]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2140      	movs	r1, #64	; 0x40
 800a562:	438a      	bics	r2, r1
 800a564:	619a      	str	r2, [r3, #24]
 800a566:	e007      	b.n	800a578 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	699a      	ldr	r2, [r3, #24]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2140      	movs	r1, #64	; 0x40
 800a574:	430a      	orrs	r2, r1
 800a576:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	7c5b      	ldrb	r3, [r3, #17]
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d109      	bne.n	800a594 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	699a      	ldr	r2, [r3, #24]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	2180      	movs	r1, #128	; 0x80
 800a58c:	01c9      	lsls	r1, r1, #7
 800a58e:	430a      	orrs	r2, r1
 800a590:	619a      	str	r2, [r3, #24]
 800a592:	e007      	b.n	800a5a4 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	699a      	ldr	r2, [r3, #24]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4961      	ldr	r1, [pc, #388]	; (800a724 <HAL_FDCAN_Init+0x2c0>)
 800a5a0:	400a      	ands	r2, r1
 800a5a2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	7c9b      	ldrb	r3, [r3, #18]
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d108      	bne.n	800a5be <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	699a      	ldr	r2, [r3, #24]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	495c      	ldr	r1, [pc, #368]	; (800a728 <HAL_FDCAN_Init+0x2c4>)
 800a5b8:	400a      	ands	r2, r1
 800a5ba:	619a      	str	r2, [r3, #24]
 800a5bc:	e008      	b.n	800a5d0 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	699a      	ldr	r2, [r3, #24]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	2180      	movs	r1, #128	; 0x80
 800a5ca:	0149      	lsls	r1, r1, #5
 800a5cc:	430a      	orrs	r2, r1
 800a5ce:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	699b      	ldr	r3, [r3, #24]
 800a5d6:	4a55      	ldr	r2, [pc, #340]	; (800a72c <HAL_FDCAN_Init+0x2c8>)
 800a5d8:	4013      	ands	r3, r2
 800a5da:	0019      	movs	r1, r3
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	689a      	ldr	r2, [r3, #8]
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	430a      	orrs	r2, r1
 800a5e6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	699a      	ldr	r2, [r3, #24]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	21a4      	movs	r1, #164	; 0xa4
 800a5f4:	438a      	bics	r2, r1
 800a5f6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	691a      	ldr	r2, [r3, #16]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	2110      	movs	r1, #16
 800a604:	438a      	bics	r2, r1
 800a606:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d108      	bne.n	800a622 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	699a      	ldr	r2, [r3, #24]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2104      	movs	r1, #4
 800a61c:	430a      	orrs	r2, r1
 800a61e:	619a      	str	r2, [r3, #24]
 800a620:	e02c      	b.n	800a67c <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	68db      	ldr	r3, [r3, #12]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d028      	beq.n	800a67c <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	2b02      	cmp	r3, #2
 800a630:	d01c      	beq.n	800a66c <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	699a      	ldr	r2, [r3, #24]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	2180      	movs	r1, #128	; 0x80
 800a63e:	430a      	orrs	r2, r1
 800a640:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	691a      	ldr	r2, [r3, #16]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	2110      	movs	r1, #16
 800a64e:	430a      	orrs	r2, r1
 800a650:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	68db      	ldr	r3, [r3, #12]
 800a656:	2b03      	cmp	r3, #3
 800a658:	d110      	bne.n	800a67c <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	699a      	ldr	r2, [r3, #24]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2120      	movs	r1, #32
 800a666:	430a      	orrs	r2, r1
 800a668:	619a      	str	r2, [r3, #24]
 800a66a:	e007      	b.n	800a67c <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	699a      	ldr	r2, [r3, #24]
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2120      	movs	r1, #32
 800a678:	430a      	orrs	r2, r1
 800a67a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	699b      	ldr	r3, [r3, #24]
 800a680:	3b01      	subs	r3, #1
 800a682:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	69db      	ldr	r3, [r3, #28]
 800a688:	3b01      	subs	r3, #1
 800a68a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a68c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6a1b      	ldr	r3, [r3, #32]
 800a692:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800a694:	431a      	orrs	r2, r3
 800a696:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	695b      	ldr	r3, [r3, #20]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800a6a4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a6a6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	689a      	ldr	r2, [r3, #8]
 800a6ac:	23c0      	movs	r3, #192	; 0xc0
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d115      	bne.n	800a6e0 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6b8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a6c2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800a6cc:	431a      	orrs	r2, r3
 800a6ce:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6d4:	3b01      	subs	r3, #1
 800a6d6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800a6dc:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a6de:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	22c0      	movs	r2, #192	; 0xc0
 800a6e6:	5899      	ldr	r1, [r3, r2]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	430a      	orrs	r2, r1
 800a6f2:	21c0      	movs	r1, #192	; 0xc0
 800a6f4:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	0018      	movs	r0, r3
 800a6fa:	f000 fcd3 	bl	800b0a4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	225c      	movs	r2, #92	; 0x5c
 800a70e:	2101      	movs	r1, #1
 800a710:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800a712:	2300      	movs	r3, #0
}
 800a714:	0018      	movs	r0, r3
 800a716:	46bd      	mov	sp, r7
 800a718:	b004      	add	sp, #16
 800a71a:	bd80      	pop	{r7, pc}
 800a71c:	40006400 	.word	0x40006400
 800a720:	40006500 	.word	0x40006500
 800a724:	ffffbfff 	.word	0xffffbfff
 800a728:	ffffefff 	.word	0xffffefff
 800a72c:	fffffcff 	.word	0xfffffcff

0800a730 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b086      	sub	sp, #24
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a73a:	2017      	movs	r0, #23
 800a73c:	183b      	adds	r3, r7, r0
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	215c      	movs	r1, #92	; 0x5c
 800a742:	5c52      	ldrb	r2, [r2, r1]
 800a744:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800a746:	0002      	movs	r2, r0
 800a748:	18bb      	adds	r3, r7, r2
 800a74a:	781b      	ldrb	r3, [r3, #0]
 800a74c:	2b01      	cmp	r3, #1
 800a74e:	d003      	beq.n	800a758 <HAL_FDCAN_ConfigFilter+0x28>
 800a750:	18bb      	adds	r3, r7, r2
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	2b02      	cmp	r3, #2
 800a756:	d13d      	bne.n	800a7d4 <HAL_FDCAN_ConfigFilter+0xa4>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d119      	bne.n	800a794 <HAL_FDCAN_ConfigFilter+0x64>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a76c:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	691b      	ldr	r3, [r3, #16]
 800a772:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800a774:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a77a:	4313      	orrs	r3, r2
 800a77c:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	009b      	lsls	r3, r3, #2
 800a788:	18d3      	adds	r3, r2, r3
 800a78a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	693a      	ldr	r2, [r7, #16]
 800a790:	601a      	str	r2, [r3, #0]
 800a792:	e01d      	b.n	800a7d0 <HAL_FDCAN_ConfigFilter+0xa0>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	075a      	lsls	r2, r3, #29
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	691b      	ldr	r3, [r3, #16]
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	689b      	ldr	r3, [r3, #8]
 800a7a6:	079a      	lsls	r2, r3, #30
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	695b      	ldr	r3, [r3, #20]
 800a7ac:	4313      	orrs	r3, r2
 800a7ae:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	00db      	lsls	r3, r3, #3
 800a7ba:	18d3      	adds	r3, r2, r3
 800a7bc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	693a      	ldr	r2, [r7, #16]
 800a7c2:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	3304      	adds	r3, #4
 800a7c8:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	e006      	b.n	800a7e2 <HAL_FDCAN_ConfigFilter+0xb2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7d8:	2202      	movs	r2, #2
 800a7da:	431a      	orrs	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800a7e0:	2301      	movs	r3, #1
  }
}
 800a7e2:	0018      	movs	r0, r3
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	b006      	add	sp, #24
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b084      	sub	sp, #16
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	60f8      	str	r0, [r7, #12]
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	607a      	str	r2, [r7, #4]
 800a7f6:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	225c      	movs	r2, #92	; 0x5c
 800a7fc:	5c9b      	ldrb	r3, [r3, r2]
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2b01      	cmp	r3, #1
 800a802:	d117      	bne.n	800a834 <HAL_FDCAN_ConfigGlobalFilter+0x4a>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	2280      	movs	r2, #128	; 0x80
 800a80a:	589b      	ldr	r3, [r3, r2]
 800a80c:	223f      	movs	r2, #63	; 0x3f
 800a80e:	4393      	bics	r3, r2
 800a810:	0019      	movs	r1, r3
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	011a      	lsls	r2, r3, #4
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	431a      	orrs	r2, r3
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	005b      	lsls	r3, r3, #1
 800a820:	431a      	orrs	r2, r3
 800a822:	69bb      	ldr	r3, [r7, #24]
 800a824:	431a      	orrs	r2, r3
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	430a      	orrs	r2, r1
 800a82c:	2180      	movs	r1, #128	; 0x80
 800a82e:	505a      	str	r2, [r3, r1]
                                         (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                                         (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                                         (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800a830:	2300      	movs	r3, #0
 800a832:	e006      	b.n	800a842 <HAL_FDCAN_ConfigGlobalFilter+0x58>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a838:	2204      	movs	r2, #4
 800a83a:	431a      	orrs	r2, r3
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800a840:	2301      	movs	r3, #1
  }
}
 800a842:	0018      	movs	r0, r3
 800a844:	46bd      	mov	sp, r7
 800a846:	b004      	add	sp, #16
 800a848:	bd80      	pop	{r7, pc}

0800a84a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b082      	sub	sp, #8
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	225c      	movs	r2, #92	; 0x5c
 800a856:	5c9b      	ldrb	r3, [r3, r2]
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d110      	bne.n	800a880 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	225c      	movs	r2, #92	; 0x5c
 800a862:	2102      	movs	r1, #2
 800a864:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	699a      	ldr	r2, [r3, #24]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	2101      	movs	r1, #1
 800a872:	438a      	bics	r2, r1
 800a874:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 800a87c:	2300      	movs	r3, #0
 800a87e:	e006      	b.n	800a88e <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a884:	2204      	movs	r2, #4
 800a886:	431a      	orrs	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800a88c:	2301      	movs	r3, #1
  }
}
 800a88e:	0018      	movs	r0, r3
 800a890:	46bd      	mov	sp, r7
 800a892:	b002      	add	sp, #8
 800a894:	bd80      	pop	{r7, pc}

0800a896 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 800a896:	b580      	push	{r7, lr}
 800a898:	b084      	sub	sp, #16
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	225c      	movs	r2, #92	; 0x5c
 800a8a6:	5c9b      	ldrb	r3, [r3, r2]
 800a8a8:	b2db      	uxtb	r3, r3
 800a8aa:	2b02      	cmp	r3, #2
 800a8ac:	d155      	bne.n	800a95a <HAL_FDCAN_Stop+0xc4>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	699a      	ldr	r2, [r3, #24]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	2101      	movs	r1, #1
 800a8ba:	430a      	orrs	r2, r1
 800a8bc:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800a8be:	e011      	b.n	800a8e4 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2b0a      	cmp	r3, #10
 800a8c4:	d90b      	bls.n	800a8de <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	431a      	orrs	r2, r3
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	225c      	movs	r2, #92	; 0x5c
 800a8d6:	2103      	movs	r1, #3
 800a8d8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e044      	b.n	800a968 <HAL_FDCAN_Stop+0xd2>
      }

      /* Increment counter */
      Counter++;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	699b      	ldr	r3, [r3, #24]
 800a8ea:	2201      	movs	r2, #1
 800a8ec:	4013      	ands	r3, r2
 800a8ee:	d0e7      	beq.n	800a8c0 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	699a      	ldr	r2, [r3, #24]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2110      	movs	r1, #16
 800a900:	438a      	bics	r2, r1
 800a902:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a904:	e011      	b.n	800a92a <HAL_FDCAN_Stop+0x94>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2b0a      	cmp	r3, #10
 800a90a:	d90b      	bls.n	800a924 <HAL_FDCAN_Stop+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a910:	2201      	movs	r2, #1
 800a912:	431a      	orrs	r2, r3
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	225c      	movs	r2, #92	; 0x5c
 800a91c:	2103      	movs	r1, #3
 800a91e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e021      	b.n	800a968 <HAL_FDCAN_Stop+0xd2>
      }

      /* Increment counter */
      Counter++;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	3301      	adds	r3, #1
 800a928:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	699b      	ldr	r3, [r3, #24]
 800a930:	2208      	movs	r2, #8
 800a932:	4013      	ands	r3, r2
 800a934:	2b08      	cmp	r3, #8
 800a936:	d0e6      	beq.n	800a906 <HAL_FDCAN_Stop+0x70>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	699a      	ldr	r2, [r3, #24]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	2102      	movs	r1, #2
 800a944:	430a      	orrs	r2, r1
 800a946:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	225c      	movs	r2, #92	; 0x5c
 800a952:	2101      	movs	r1, #1
 800a954:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_OK;
 800a956:	2300      	movs	r3, #0
 800a958:	e006      	b.n	800a968 <HAL_FDCAN_Stop+0xd2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a95e:	2208      	movs	r2, #8
 800a960:	431a      	orrs	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800a966:	2301      	movs	r3, #1
  }
}
 800a968:	0018      	movs	r0, r3
 800a96a:	46bd      	mov	sp, r7
 800a96c:	b004      	add	sp, #16
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b086      	sub	sp, #24
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	225c      	movs	r2, #92	; 0x5c
 800a980:	5c9b      	ldrb	r3, [r3, r2]
 800a982:	b2db      	uxtb	r3, r3
 800a984:	2b02      	cmp	r3, #2
 800a986:	d12d      	bne.n	800a9e4 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	22c4      	movs	r2, #196	; 0xc4
 800a98e:	589a      	ldr	r2, [r3, r2]
 800a990:	2380      	movs	r3, #128	; 0x80
 800a992:	039b      	lsls	r3, r3, #14
 800a994:	4013      	ands	r3, r2
 800a996:	d008      	beq.n	800a9aa <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a99c:	2280      	movs	r2, #128	; 0x80
 800a99e:	0092      	lsls	r2, r2, #2
 800a9a0:	431a      	orrs	r2, r3
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e023      	b.n	800a9f2 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	22c4      	movs	r2, #196	; 0xc4
 800a9b0:	589b      	ldr	r3, [r3, r2]
 800a9b2:	0c1b      	lsrs	r3, r3, #16
 800a9b4:	2203      	movs	r2, #3
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	68b9      	ldr	r1, [r7, #8]
 800a9c0:	68f8      	ldr	r0, [r7, #12]
 800a9c2:	f000 fbdb 	bl	800b17c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	2101      	movs	r1, #1
 800a9cc:	697a      	ldr	r2, [r7, #20]
 800a9ce:	4091      	lsls	r1, r2
 800a9d0:	000a      	movs	r2, r1
 800a9d2:	21cc      	movs	r1, #204	; 0xcc
 800a9d4:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	409a      	lsls	r2, r3
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	e006      	b.n	800a9f2 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9e8:	2208      	movs	r2, #8
 800a9ea:	431a      	orrs	r2, r3
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
  }
}
 800a9f2:	0018      	movs	r0, r3
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	b006      	add	sp, #24
 800a9f8:	bd80      	pop	{r7, pc}
	...

0800a9fc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b08a      	sub	sp, #40	; 0x28
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	607a      	str	r2, [r7, #4]
 800aa08:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800aa0a:	201b      	movs	r0, #27
 800aa0c:	183b      	adds	r3, r7, r0
 800aa0e:	68fa      	ldr	r2, [r7, #12]
 800aa10:	215c      	movs	r1, #92	; 0x5c
 800aa12:	5c52      	ldrb	r2, [r2, r1]
 800aa14:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800aa16:	183b      	adds	r3, r7, r0
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	2b02      	cmp	r3, #2
 800aa1c:	d000      	beq.n	800aa20 <HAL_FDCAN_GetRxMessage+0x24>
 800aa1e:	e0c1      	b.n	800aba4 <HAL_FDCAN_GetRxMessage+0x1a8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	2b40      	cmp	r3, #64	; 0x40
 800aa24:	d121      	bne.n	800aa6a <HAL_FDCAN_GetRxMessage+0x6e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2290      	movs	r2, #144	; 0x90
 800aa2c:	589b      	ldr	r3, [r3, r2]
 800aa2e:	220f      	movs	r2, #15
 800aa30:	4013      	ands	r3, r2
 800aa32:	d108      	bne.n	800aa46 <HAL_FDCAN_GetRxMessage+0x4a>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa38:	2280      	movs	r2, #128	; 0x80
 800aa3a:	0052      	lsls	r2, r2, #1
 800aa3c:	431a      	orrs	r2, r3
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	e0b5      	b.n	800abb2 <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2290      	movs	r2, #144	; 0x90
 800aa4c:	589b      	ldr	r3, [r3, r2]
 800aa4e:	0a1b      	lsrs	r3, r3, #8
 800aa50:	2203      	movs	r2, #3
 800aa52:	4013      	ands	r3, r2
 800aa54:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800aa5a:	69fa      	ldr	r2, [r7, #28]
 800aa5c:	0013      	movs	r3, r2
 800aa5e:	00db      	lsls	r3, r3, #3
 800aa60:	189b      	adds	r3, r3, r2
 800aa62:	00db      	lsls	r3, r3, #3
 800aa64:	18cb      	adds	r3, r1, r3
 800aa66:	627b      	str	r3, [r7, #36]	; 0x24
 800aa68:	e020      	b.n	800aaac <HAL_FDCAN_GetRxMessage+0xb0>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2298      	movs	r2, #152	; 0x98
 800aa70:	589b      	ldr	r3, [r3, r2]
 800aa72:	220f      	movs	r2, #15
 800aa74:	4013      	ands	r3, r2
 800aa76:	d108      	bne.n	800aa8a <HAL_FDCAN_GetRxMessage+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa7c:	2280      	movs	r2, #128	; 0x80
 800aa7e:	0052      	lsls	r2, r2, #1
 800aa80:	431a      	orrs	r2, r3
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800aa86:	2301      	movs	r3, #1
 800aa88:	e093      	b.n	800abb2 <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2298      	movs	r2, #152	; 0x98
 800aa90:	589b      	ldr	r3, [r3, r2]
 800aa92:	0a1b      	lsrs	r3, r3, #8
 800aa94:	2203      	movs	r2, #3
 800aa96:	4013      	ands	r3, r2
 800aa98:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800aa9e:	69fa      	ldr	r2, [r7, #28]
 800aaa0:	0013      	movs	r3, r2
 800aaa2:	00db      	lsls	r3, r3, #3
 800aaa4:	189b      	adds	r3, r3, r2
 800aaa6:	00db      	lsls	r3, r3, #3
 800aaa8:	18cb      	adds	r3, r1, r3
 800aaaa:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800aaac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	2380      	movs	r3, #128	; 0x80
 800aab2:	05db      	lsls	r3, r3, #23
 800aab4:	401a      	ands	r2, r3
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d107      	bne.n	800aad2 <HAL_FDCAN_GetRxMessage+0xd6>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800aac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	0c9b      	lsrs	r3, r3, #18
 800aac8:	055b      	lsls	r3, r3, #21
 800aaca:	0d5a      	lsrs	r2, r3, #21
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	601a      	str	r2, [r3, #0]
 800aad0:	e005      	b.n	800aade <HAL_FDCAN_GetRxMessage+0xe2>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800aad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	00db      	lsls	r3, r3, #3
 800aad8:	08da      	lsrs	r2, r3, #3
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800aade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	2380      	movs	r3, #128	; 0x80
 800aae4:	059b      	lsls	r3, r3, #22
 800aae6:	401a      	ands	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800aaec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	0fdb      	lsrs	r3, r3, #31
 800aaf2:	07da      	lsls	r2, r3, #31
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800aaf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafa:	3304      	adds	r3, #4
 800aafc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800aafe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	041b      	lsls	r3, r3, #16
 800ab04:	0c1a      	lsrs	r2, r3, #16
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800ab0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	23f0      	movs	r3, #240	; 0xf0
 800ab10:	031b      	lsls	r3, r3, #12
 800ab12:	401a      	ands	r2, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800ab18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	2380      	movs	r3, #128	; 0x80
 800ab1e:	035b      	lsls	r3, r3, #13
 800ab20:	401a      	ands	r2, r3
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800ab26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	2380      	movs	r3, #128	; 0x80
 800ab2c:	039b      	lsls	r3, r3, #14
 800ab2e:	401a      	ands	r2, r3
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800ab34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	0e1b      	lsrs	r3, r3, #24
 800ab3a:	227f      	movs	r2, #127	; 0x7f
 800ab3c:	401a      	ands	r2, r3
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800ab42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	0fda      	lsrs	r2, r3, #31
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800ab4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4e:	3304      	adds	r3, #4
 800ab50:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800ab52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab54:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800ab56:	2300      	movs	r3, #0
 800ab58:	623b      	str	r3, [r7, #32]
 800ab5a:	e00a      	b.n	800ab72 <HAL_FDCAN_GetRxMessage+0x176>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800ab5c:	697a      	ldr	r2, [r7, #20]
 800ab5e:	6a3b      	ldr	r3, [r7, #32]
 800ab60:	18d2      	adds	r2, r2, r3
 800ab62:	6839      	ldr	r1, [r7, #0]
 800ab64:	6a3b      	ldr	r3, [r7, #32]
 800ab66:	18cb      	adds	r3, r1, r3
 800ab68:	7812      	ldrb	r2, [r2, #0]
 800ab6a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800ab6c:	6a3b      	ldr	r3, [r7, #32]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	623b      	str	r3, [r7, #32]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	0c1b      	lsrs	r3, r3, #16
 800ab78:	4a10      	ldr	r2, [pc, #64]	; (800abbc <HAL_FDCAN_GetRxMessage+0x1c0>)
 800ab7a:	5cd3      	ldrb	r3, [r2, r3]
 800ab7c:	001a      	movs	r2, r3
 800ab7e:	6a3b      	ldr	r3, [r7, #32]
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d3eb      	bcc.n	800ab5c <HAL_FDCAN_GetRxMessage+0x160>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	2b40      	cmp	r3, #64	; 0x40
 800ab88:	d105      	bne.n	800ab96 <HAL_FDCAN_GetRxMessage+0x19a>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2194      	movs	r1, #148	; 0x94
 800ab90:	69fa      	ldr	r2, [r7, #28]
 800ab92:	505a      	str	r2, [r3, r1]
 800ab94:	e004      	b.n	800aba0 <HAL_FDCAN_GetRxMessage+0x1a4>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	219c      	movs	r1, #156	; 0x9c
 800ab9c:	69fa      	ldr	r2, [r7, #28]
 800ab9e:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 800aba0:	2300      	movs	r3, #0
 800aba2:	e006      	b.n	800abb2 <HAL_FDCAN_GetRxMessage+0x1b6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aba8:	2208      	movs	r2, #8
 800abaa:	431a      	orrs	r2, r3
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800abb0:	2301      	movs	r3, #1
  }
}
 800abb2:	0018      	movs	r0, r3
 800abb4:	46bd      	mov	sp, r7
 800abb6:	b00a      	add	sp, #40	; 0x28
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	46c0      	nop			; (mov r8, r8)
 800abbc:	08012c40 	.word	0x08012c40

0800abc0 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b084      	sub	sp, #16
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	22c4      	movs	r2, #196	; 0xc4
 800abce:	589b      	ldr	r3, [r3, r2]
 800abd0:	2207      	movs	r2, #7
 800abd2:	4013      	ands	r3, r2
 800abd4:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800abd6:	68fb      	ldr	r3, [r7, #12]
}
 800abd8:	0018      	movs	r0, r3
 800abda:	46bd      	mov	sp, r7
 800abdc:	b004      	add	sp, #16
 800abde:	bd80      	pop	{r7, pc}

0800abe0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b086      	sub	sp, #24
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	60b9      	str	r1, [r7, #8]
 800abea:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800abec:	2017      	movs	r0, #23
 800abee:	183b      	adds	r3, r7, r0
 800abf0:	68fa      	ldr	r2, [r7, #12]
 800abf2:	215c      	movs	r1, #92	; 0x5c
 800abf4:	5c52      	ldrb	r2, [r2, r1]
 800abf6:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800abf8:	0002      	movs	r2, r0
 800abfa:	18bb      	adds	r3, r7, r2
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d004      	beq.n	800ac0c <HAL_FDCAN_ActivateNotification+0x2c>
 800ac02:	18bb      	adds	r3, r7, r2
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d000      	beq.n	800ac0c <HAL_FDCAN_ActivateNotification+0x2c>
 800ac0a:	e0b4      	b.n	800ad76 <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac12:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	2207      	movs	r2, #7
 800ac18:	4013      	ands	r3, r2
 800ac1a:	d003      	beq.n	800ac24 <HAL_FDCAN_ActivateNotification+0x44>
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	4013      	ands	r3, r2
 800ac22:	d034      	beq.n	800ac8e <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	2238      	movs	r2, #56	; 0x38
 800ac28:	4013      	ands	r3, r2
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 800ac2a:	d003      	beq.n	800ac34 <HAL_FDCAN_ActivateNotification+0x54>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800ac2c:	693b      	ldr	r3, [r7, #16]
 800ac2e:	2202      	movs	r2, #2
 800ac30:	4013      	ands	r3, r2
 800ac32:	d02c      	beq.n	800ac8e <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800ac34:	68ba      	ldr	r2, [r7, #8]
 800ac36:	23e0      	movs	r3, #224	; 0xe0
 800ac38:	005b      	lsls	r3, r3, #1
 800ac3a:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800ac3c:	d003      	beq.n	800ac46 <HAL_FDCAN_ActivateNotification+0x66>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800ac3e:	693b      	ldr	r3, [r7, #16]
 800ac40:	2204      	movs	r2, #4
 800ac42:	4013      	ands	r3, r2
 800ac44:	d023      	beq.n	800ac8e <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800ac46:	68ba      	ldr	r2, [r7, #8]
 800ac48:	23f0      	movs	r3, #240	; 0xf0
 800ac4a:	015b      	lsls	r3, r3, #5
 800ac4c:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800ac4e:	d003      	beq.n	800ac58 <HAL_FDCAN_ActivateNotification+0x78>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	2208      	movs	r2, #8
 800ac54:	4013      	ands	r3, r2
 800ac56:	d01a      	beq.n	800ac8e <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800ac58:	68ba      	ldr	r2, [r7, #8]
 800ac5a:	23e0      	movs	r3, #224	; 0xe0
 800ac5c:	021b      	lsls	r3, r3, #8
 800ac5e:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800ac60:	d003      	beq.n	800ac6a <HAL_FDCAN_ActivateNotification+0x8a>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	2210      	movs	r2, #16
 800ac66:	4013      	ands	r3, r2
 800ac68:	d011      	beq.n	800ac8e <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800ac6a:	68ba      	ldr	r2, [r7, #8]
 800ac6c:	23c0      	movs	r3, #192	; 0xc0
 800ac6e:	029b      	lsls	r3, r3, #10
 800ac70:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800ac72:	d003      	beq.n	800ac7c <HAL_FDCAN_ActivateNotification+0x9c>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	2220      	movs	r2, #32
 800ac78:	4013      	ands	r3, r2
 800ac7a:	d008      	beq.n	800ac8e <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800ac7c:	68ba      	ldr	r2, [r7, #8]
 800ac7e:	23fc      	movs	r3, #252	; 0xfc
 800ac80:	041b      	lsls	r3, r3, #16
 800ac82:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800ac84:	d00b      	beq.n	800ac9e <HAL_FDCAN_ActivateNotification+0xbe>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	2240      	movs	r2, #64	; 0x40
 800ac8a:	4013      	ands	r3, r2
 800ac8c:	d107      	bne.n	800ac9e <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2101      	movs	r1, #1
 800ac9a:	430a      	orrs	r2, r1
 800ac9c:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	2207      	movs	r2, #7
 800aca2:	4013      	ands	r3, r2
 800aca4:	d003      	beq.n	800acae <HAL_FDCAN_ActivateNotification+0xce>
 800aca6:	693b      	ldr	r3, [r7, #16]
 800aca8:	2201      	movs	r2, #1
 800acaa:	4013      	ands	r3, r2
 800acac:	d134      	bne.n	800ad18 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	2238      	movs	r2, #56	; 0x38
 800acb2:	4013      	ands	r3, r2
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 800acb4:	d003      	beq.n	800acbe <HAL_FDCAN_ActivateNotification+0xde>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	2202      	movs	r2, #2
 800acba:	4013      	ands	r3, r2
 800acbc:	d12c      	bne.n	800ad18 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	23e0      	movs	r3, #224	; 0xe0
 800acc2:	005b      	lsls	r3, r3, #1
 800acc4:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800acc6:	d003      	beq.n	800acd0 <HAL_FDCAN_ActivateNotification+0xf0>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	2204      	movs	r2, #4
 800accc:	4013      	ands	r3, r2
 800acce:	d123      	bne.n	800ad18 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800acd0:	68ba      	ldr	r2, [r7, #8]
 800acd2:	23f0      	movs	r3, #240	; 0xf0
 800acd4:	015b      	lsls	r3, r3, #5
 800acd6:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800acd8:	d003      	beq.n	800ace2 <HAL_FDCAN_ActivateNotification+0x102>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	2208      	movs	r2, #8
 800acde:	4013      	ands	r3, r2
 800ace0:	d11a      	bne.n	800ad18 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800ace2:	68ba      	ldr	r2, [r7, #8]
 800ace4:	23e0      	movs	r3, #224	; 0xe0
 800ace6:	021b      	lsls	r3, r3, #8
 800ace8:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800acea:	d003      	beq.n	800acf4 <HAL_FDCAN_ActivateNotification+0x114>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	2210      	movs	r2, #16
 800acf0:	4013      	ands	r3, r2
 800acf2:	d111      	bne.n	800ad18 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	23c0      	movs	r3, #192	; 0xc0
 800acf8:	029b      	lsls	r3, r3, #10
 800acfa:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800acfc:	d003      	beq.n	800ad06 <HAL_FDCAN_ActivateNotification+0x126>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	2220      	movs	r2, #32
 800ad02:	4013      	ands	r3, r2
 800ad04:	d108      	bne.n	800ad18 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800ad06:	68ba      	ldr	r2, [r7, #8]
 800ad08:	23fc      	movs	r3, #252	; 0xfc
 800ad0a:	041b      	lsls	r3, r3, #16
 800ad0c:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800ad0e:	d00b      	beq.n	800ad28 <HAL_FDCAN_ActivateNotification+0x148>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	2240      	movs	r2, #64	; 0x40
 800ad14:	4013      	ands	r3, r2
 800ad16:	d007      	beq.n	800ad28 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	2102      	movs	r1, #2
 800ad24:	430a      	orrs	r2, r1
 800ad26:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	2280      	movs	r2, #128	; 0x80
 800ad2c:	4013      	ands	r3, r2
 800ad2e:	d009      	beq.n	800ad44 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	22dc      	movs	r2, #220	; 0xdc
 800ad36:	5899      	ldr	r1, [r3, r2]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	430a      	orrs	r2, r1
 800ad40:	21dc      	movs	r1, #220	; 0xdc
 800ad42:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800ad44:	68ba      	ldr	r2, [r7, #8]
 800ad46:	2380      	movs	r3, #128	; 0x80
 800ad48:	005b      	lsls	r3, r3, #1
 800ad4a:	4013      	ands	r3, r2
 800ad4c:	d009      	beq.n	800ad62 <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	22e0      	movs	r2, #224	; 0xe0
 800ad54:	5899      	ldr	r1, [r3, r2]
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	430a      	orrs	r2, r1
 800ad5e:	21e0      	movs	r1, #224	; 0xe0
 800ad60:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	430a      	orrs	r2, r1
 800ad70:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800ad72:	2300      	movs	r3, #0
 800ad74:	e006      	b.n	800ad84 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad7a:	2202      	movs	r2, #2
 800ad7c:	431a      	orrs	r2, r3
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800ad82:	2301      	movs	r3, #1
  }
}
 800ad84:	0018      	movs	r0, r3
 800ad86:	46bd      	mov	sp, r7
 800ad88:	b006      	add	sp, #24
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b08a      	sub	sp, #40	; 0x28
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ad9a:	23e0      	movs	r3, #224	; 0xe0
 800ad9c:	015b      	lsls	r3, r3, #5
 800ad9e:	4013      	ands	r3, r2
 800ada0:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ada8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adaa:	4013      	ands	r3, r2
 800adac:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adb4:	2207      	movs	r2, #7
 800adb6:	4013      	ands	r3, r2
 800adb8:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800adc0:	6a3b      	ldr	r3, [r7, #32]
 800adc2:	4013      	ands	r3, r2
 800adc4:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adcc:	2238      	movs	r2, #56	; 0x38
 800adce:	4013      	ands	r3, r2
 800add0:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800add8:	69fb      	ldr	r3, [r7, #28]
 800adda:	4013      	ands	r3, r2
 800addc:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ade4:	23f1      	movs	r3, #241	; 0xf1
 800ade6:	041b      	lsls	r3, r3, #16
 800ade8:	4013      	ands	r3, r2
 800adea:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	4013      	ands	r3, r2
 800adf6:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800adfe:	23e0      	movs	r3, #224	; 0xe0
 800ae00:	031b      	lsls	r3, r3, #12
 800ae02:	4013      	ands	r3, r2
 800ae04:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	4013      	ands	r3, r2
 800ae10:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae18:	2240      	movs	r2, #64	; 0x40
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	d00d      	beq.n	800ae3a <HAL_FDCAN_IRQHandler+0xae>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae24:	2240      	movs	r2, #64	; 0x40
 800ae26:	4013      	ands	r3, r2
 800ae28:	d007      	beq.n	800ae3a <HAL_FDCAN_IRQHandler+0xae>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2240      	movs	r2, #64	; 0x40
 800ae30:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	0018      	movs	r0, r3
 800ae36:	f000 f91c 	bl	800b072 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ae40:	2380      	movs	r3, #128	; 0x80
 800ae42:	005b      	lsls	r3, r3, #1
 800ae44:	4013      	ands	r3, r2
 800ae46:	d01d      	beq.n	800ae84 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ae4e:	2380      	movs	r3, #128	; 0x80
 800ae50:	005b      	lsls	r3, r3, #1
 800ae52:	4013      	ands	r3, r2
 800ae54:	d016      	beq.n	800ae84 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	22d8      	movs	r2, #216	; 0xd8
 800ae5c:	589b      	ldr	r3, [r3, r2]
 800ae5e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	22e0      	movs	r2, #224	; 0xe0
 800ae66:	589a      	ldr	r2, [r3, r2]
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	4013      	ands	r3, r2
 800ae6c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	2280      	movs	r2, #128	; 0x80
 800ae74:	0052      	lsls	r2, r2, #1
 800ae76:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800ae78:	693a      	ldr	r2, [r7, #16]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	0011      	movs	r1, r2
 800ae7e:	0018      	movs	r0, r3
 800ae80:	f000 f8de 	bl	800b040 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800ae84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d009      	beq.n	800ae9e <HAL_FDCAN_IRQHandler+0x112>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae90:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800ae92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	0011      	movs	r1, r2
 800ae98:	0018      	movs	r0, r3
 800ae9a:	f000 f8c0 	bl	800b01e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800ae9e:	6a3b      	ldr	r3, [r7, #32]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d009      	beq.n	800aeb8 <HAL_FDCAN_IRQHandler+0x12c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	6a3a      	ldr	r2, [r7, #32]
 800aeaa:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800aeac:	6a3a      	ldr	r2, [r7, #32]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	0011      	movs	r1, r2
 800aeb2:	0018      	movs	r0, r3
 800aeb4:	f7fc ff36 	bl	8007d24 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800aeb8:	69fb      	ldr	r3, [r7, #28]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d009      	beq.n	800aed2 <HAL_FDCAN_IRQHandler+0x146>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	69fa      	ldr	r2, [r7, #28]
 800aec4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800aec6:	69fa      	ldr	r2, [r7, #28]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	0011      	movs	r1, r2
 800aecc:	0018      	movs	r0, r3
 800aece:	f7fc ff51 	bl	8007d74 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aed8:	2380      	movs	r3, #128	; 0x80
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	4013      	ands	r3, r2
 800aede:	d00f      	beq.n	800af00 <HAL_FDCAN_IRQHandler+0x174>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aee6:	2380      	movs	r3, #128	; 0x80
 800aee8:	009b      	lsls	r3, r3, #2
 800aeea:	4013      	ands	r3, r2
 800aeec:	d008      	beq.n	800af00 <HAL_FDCAN_IRQHandler+0x174>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	2280      	movs	r2, #128	; 0x80
 800aef4:	0092      	lsls	r2, r2, #2
 800aef6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	0018      	movs	r0, r3
 800aefc:	f000 f898 	bl	800b030 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af06:	2280      	movs	r2, #128	; 0x80
 800af08:	4013      	ands	r3, r2
 800af0a:	d01b      	beq.n	800af44 <HAL_FDCAN_IRQHandler+0x1b8>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af12:	2280      	movs	r2, #128	; 0x80
 800af14:	4013      	ands	r3, r2
 800af16:	d015      	beq.n	800af44 <HAL_FDCAN_IRQHandler+0x1b8>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	22d4      	movs	r2, #212	; 0xd4
 800af1e:	589b      	ldr	r3, [r3, r2]
 800af20:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	22dc      	movs	r2, #220	; 0xdc
 800af28:	589a      	ldr	r2, [r3, r2]
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	4013      	ands	r3, r2
 800af2e:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	2280      	movs	r2, #128	; 0x80
 800af36:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800af38:	68fa      	ldr	r2, [r7, #12]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	0011      	movs	r1, r2
 800af3e:	0018      	movs	r0, r3
 800af40:	f7fc ff40 	bl	8007dc4 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800af4a:	2380      	movs	r3, #128	; 0x80
 800af4c:	019b      	lsls	r3, r3, #6
 800af4e:	4013      	ands	r3, r2
 800af50:	d00f      	beq.n	800af72 <HAL_FDCAN_IRQHandler+0x1e6>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800af58:	2380      	movs	r3, #128	; 0x80
 800af5a:	019b      	lsls	r3, r3, #6
 800af5c:	4013      	ands	r3, r2
 800af5e:	d008      	beq.n	800af72 <HAL_FDCAN_IRQHandler+0x1e6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2280      	movs	r2, #128	; 0x80
 800af66:	0192      	lsls	r2, r2, #6
 800af68:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	0018      	movs	r0, r3
 800af6e:	f000 f870 	bl	800b052 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800af78:	2380      	movs	r3, #128	; 0x80
 800af7a:	021b      	lsls	r3, r3, #8
 800af7c:	4013      	ands	r3, r2
 800af7e:	d00f      	beq.n	800afa0 <HAL_FDCAN_IRQHandler+0x214>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800af86:	2380      	movs	r3, #128	; 0x80
 800af88:	021b      	lsls	r3, r3, #8
 800af8a:	4013      	ands	r3, r2
 800af8c:	d008      	beq.n	800afa0 <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2280      	movs	r2, #128	; 0x80
 800af94:	0212      	lsls	r2, r2, #8
 800af96:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	0018      	movs	r0, r3
 800af9c:	f000 f861 	bl	800b062 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800afa6:	2380      	movs	r3, #128	; 0x80
 800afa8:	01db      	lsls	r3, r3, #7
 800afaa:	4013      	ands	r3, r2
 800afac:	d011      	beq.n	800afd2 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800afb4:	2380      	movs	r3, #128	; 0x80
 800afb6:	01db      	lsls	r3, r3, #7
 800afb8:	4013      	ands	r3, r2
 800afba:	d00a      	beq.n	800afd2 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2280      	movs	r2, #128	; 0x80
 800afc2:	01d2      	lsls	r2, r2, #7
 800afc4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afca:	2280      	movs	r2, #128	; 0x80
 800afcc:	431a      	orrs	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d009      	beq.n	800afec <HAL_FDCAN_IRQHandler+0x260>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	697a      	ldr	r2, [r7, #20]
 800afde:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
      /* Error Status Callback */
      HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800afe0:	697a      	ldr	r2, [r7, #20]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	0011      	movs	r1, r2
 800afe6:	0018      	movs	r0, r3
 800afe8:	f000 f853 	bl	800b092 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800afec:	69bb      	ldr	r3, [r7, #24]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d009      	beq.n	800b006 <HAL_FDCAN_IRQHandler+0x27a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	69ba      	ldr	r2, [r7, #24]
 800aff8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	431a      	orrs	r2, r3
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <HAL_FDCAN_IRQHandler+0x28a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	0018      	movs	r0, r3
 800b012:	f000 f836 	bl	800b082 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b016:	46c0      	nop			; (mov r8, r8)
 800b018:	46bd      	mov	sp, r7
 800b01a:	b00a      	add	sp, #40	; 0x28
 800b01c:	bd80      	pop	{r7, pc}

0800b01e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b01e:	b580      	push	{r7, lr}
 800b020:	b082      	sub	sp, #8
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
 800b026:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b028:	46c0      	nop			; (mov r8, r8)
 800b02a:	46bd      	mov	sp, r7
 800b02c:	b002      	add	sp, #8
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b038:	46c0      	nop			; (mov r8, r8)
 800b03a:	46bd      	mov	sp, r7
 800b03c:	b002      	add	sp, #8
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b04a:	46c0      	nop			; (mov r8, r8)
 800b04c:	46bd      	mov	sp, r7
 800b04e:	b002      	add	sp, #8
 800b050:	bd80      	pop	{r7, pc}

0800b052 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b052:	b580      	push	{r7, lr}
 800b054:	b082      	sub	sp, #8
 800b056:	af00      	add	r7, sp, #0
 800b058:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800b05a:	46c0      	nop			; (mov r8, r8)
 800b05c:	46bd      	mov	sp, r7
 800b05e:	b002      	add	sp, #8
 800b060:	bd80      	pop	{r7, pc}

0800b062 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b062:	b580      	push	{r7, lr}
 800b064:	b082      	sub	sp, #8
 800b066:	af00      	add	r7, sp, #0
 800b068:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800b06a:	46c0      	nop			; (mov r8, r8)
 800b06c:	46bd      	mov	sp, r7
 800b06e:	b002      	add	sp, #8
 800b070:	bd80      	pop	{r7, pc}

0800b072 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b072:	b580      	push	{r7, lr}
 800b074:	b082      	sub	sp, #8
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800b07a:	46c0      	nop			; (mov r8, r8)
 800b07c:	46bd      	mov	sp, r7
 800b07e:	b002      	add	sp, #8
 800b080:	bd80      	pop	{r7, pc}

0800b082 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b082:	b580      	push	{r7, lr}
 800b084:	b082      	sub	sp, #8
 800b086:	af00      	add	r7, sp, #0
 800b088:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800b08a:	46c0      	nop			; (mov r8, r8)
 800b08c:	46bd      	mov	sp, r7
 800b08e:	b002      	add	sp, #8
 800b090:	bd80      	pop	{r7, pc}

0800b092 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b082      	sub	sp, #8
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
 800b09a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800b09c:	46c0      	nop			; (mov r8, r8)
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	b002      	add	sp, #8
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800b0ac:	4b2f      	ldr	r3, [pc, #188]	; (800b16c <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800b0ae:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a2e      	ldr	r2, [pc, #184]	; (800b170 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d105      	bne.n	800b0c6 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	22d4      	movs	r2, #212	; 0xd4
 800b0be:	0092      	lsls	r2, r2, #2
 800b0c0:	4694      	mov	ip, r2
 800b0c2:	4463      	add	r3, ip
 800b0c4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	68ba      	ldr	r2, [r7, #8]
 800b0ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	2280      	movs	r2, #128	; 0x80
 800b0d2:	589b      	ldr	r3, [r3, r2]
 800b0d4:	4a27      	ldr	r2, [pc, #156]	; (800b174 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800b0d6:	4013      	ands	r3, r2
 800b0d8:	0019      	movs	r1, r3
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0de:	041a      	lsls	r2, r3, #16
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	430a      	orrs	r2, r1
 800b0e6:	2180      	movs	r1, #128	; 0x80
 800b0e8:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	3370      	adds	r3, #112	; 0x70
 800b0ee:	001a      	movs	r2, r3
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2280      	movs	r2, #128	; 0x80
 800b0fa:	589b      	ldr	r3, [r3, r2]
 800b0fc:	4a1e      	ldr	r2, [pc, #120]	; (800b178 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800b0fe:	4013      	ands	r3, r2
 800b100:	0019      	movs	r1, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b106:	061a      	lsls	r2, r3, #24
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	430a      	orrs	r2, r1
 800b10e:	2180      	movs	r1, #128	; 0x80
 800b110:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	33b0      	adds	r3, #176	; 0xb0
 800b116:	001a      	movs	r2, r3
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	3389      	adds	r3, #137	; 0x89
 800b120:	33ff      	adds	r3, #255	; 0xff
 800b122:	001a      	movs	r2, r3
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	2298      	movs	r2, #152	; 0x98
 800b12c:	0092      	lsls	r2, r2, #2
 800b12e:	189a      	adds	r2, r3, r2
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	229e      	movs	r2, #158	; 0x9e
 800b138:	0092      	lsls	r2, r2, #2
 800b13a:	189a      	adds	r2, r3, r2
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	60fb      	str	r3, [r7, #12]
 800b144:	e005      	b.n	800b152 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2200      	movs	r2, #0
 800b14a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	3304      	adds	r3, #4
 800b150:	60fb      	str	r3, [r7, #12]
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	22d4      	movs	r2, #212	; 0xd4
 800b156:	0092      	lsls	r2, r2, #2
 800b158:	4694      	mov	ip, r2
 800b15a:	4463      	add	r3, ip
 800b15c:	68fa      	ldr	r2, [r7, #12]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d3f1      	bcc.n	800b146 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800b162:	46c0      	nop			; (mov r8, r8)
 800b164:	46c0      	nop			; (mov r8, r8)
 800b166:	46bd      	mov	sp, r7
 800b168:	b004      	add	sp, #16
 800b16a:	bd80      	pop	{r7, pc}
 800b16c:	4000b400 	.word	0x4000b400
 800b170:	40006800 	.word	0x40006800
 800b174:	ffe0ffff 	.word	0xffe0ffff
 800b178:	f0ffffff 	.word	0xf0ffffff

0800b17c <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b088      	sub	sp, #32
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	607a      	str	r2, [r7, #4]
 800b188:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	685b      	ldr	r3, [r3, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d10a      	bne.n	800b1a8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b19a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1a2:	4313      	orrs	r3, r2
 800b1a4:	61fb      	str	r3, [r7, #28]
 800b1a6:	e00b      	b.n	800b1c0 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b1b0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b1b6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1b8:	2280      	movs	r2, #128	; 0x80
 800b1ba:	05d2      	lsls	r2, r2, #23
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	6a1b      	ldr	r3, [r3, #32]
 800b1c4:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b1ca:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b1d0:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b1d6:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b1e4:	683a      	ldr	r2, [r7, #0]
 800b1e6:	0013      	movs	r3, r2
 800b1e8:	00db      	lsls	r3, r3, #3
 800b1ea:	189b      	adds	r3, r3, r2
 800b1ec:	00db      	lsls	r3, r3, #3
 800b1ee:	18cb      	adds	r3, r1, r3
 800b1f0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	69fa      	ldr	r2, [r7, #28]
 800b1f6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	3304      	adds	r3, #4
 800b1fc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	693a      	ldr	r2, [r7, #16]
 800b202:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b204:	69bb      	ldr	r3, [r7, #24]
 800b206:	3304      	adds	r3, #4
 800b208:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b20a:	2300      	movs	r3, #0
 800b20c:	617b      	str	r3, [r7, #20]
 800b20e:	e020      	b.n	800b252 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	3303      	adds	r3, #3
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	18d3      	adds	r3, r2, r3
 800b218:	781b      	ldrb	r3, [r3, #0]
 800b21a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	3302      	adds	r3, #2
 800b220:	6879      	ldr	r1, [r7, #4]
 800b222:	18cb      	adds	r3, r1, r3
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b228:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	3301      	adds	r3, #1
 800b22e:	6879      	ldr	r1, [r7, #4]
 800b230:	18cb      	adds	r3, r1, r3
 800b232:	781b      	ldrb	r3, [r3, #0]
 800b234:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b236:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b238:	6879      	ldr	r1, [r7, #4]
 800b23a:	697a      	ldr	r2, [r7, #20]
 800b23c:	188a      	adds	r2, r1, r2
 800b23e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b240:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	3304      	adds	r3, #4
 800b24a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	3304      	adds	r3, #4
 800b250:	617b      	str	r3, [r7, #20]
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	68db      	ldr	r3, [r3, #12]
 800b256:	0c1b      	lsrs	r3, r3, #16
 800b258:	4a05      	ldr	r2, [pc, #20]	; (800b270 <FDCAN_CopyMessageToRAM+0xf4>)
 800b25a:	5cd3      	ldrb	r3, [r2, r3]
 800b25c:	001a      	movs	r2, r3
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	4293      	cmp	r3, r2
 800b262:	d3d5      	bcc.n	800b210 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800b264:	46c0      	nop			; (mov r8, r8)
 800b266:	46c0      	nop			; (mov r8, r8)
 800b268:	46bd      	mov	sp, r7
 800b26a:	b008      	add	sp, #32
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	46c0      	nop			; (mov r8, r8)
 800b270:	08012c40 	.word	0x08012c40

0800b274 <HAL_FLASH_Program>:
  *               are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800b274:	b5b0      	push	{r4, r5, r7, lr}
 800b276:	b086      	sub	sp, #24
 800b278:	af00      	add	r7, sp, #0
 800b27a:	60f8      	str	r0, [r7, #12]
 800b27c:	60b9      	str	r1, [r7, #8]
 800b27e:	603a      	str	r2, [r7, #0]
 800b280:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b282:	4b21      	ldr	r3, [pc, #132]	; (800b308 <HAL_FLASH_Program+0x94>)
 800b284:	781b      	ldrb	r3, [r3, #0]
 800b286:	2b01      	cmp	r3, #1
 800b288:	d101      	bne.n	800b28e <HAL_FLASH_Program+0x1a>
 800b28a:	2302      	movs	r3, #2
 800b28c:	e038      	b.n	800b300 <HAL_FLASH_Program+0x8c>
 800b28e:	4b1e      	ldr	r3, [pc, #120]	; (800b308 <HAL_FLASH_Program+0x94>)
 800b290:	2201      	movs	r2, #1
 800b292:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b294:	4b1c      	ldr	r3, [pc, #112]	; (800b308 <HAL_FLASH_Program+0x94>)
 800b296:	2200      	movs	r2, #0
 800b298:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b29a:	2517      	movs	r5, #23
 800b29c:	197c      	adds	r4, r7, r5
 800b29e:	23fa      	movs	r3, #250	; 0xfa
 800b2a0:	009b      	lsls	r3, r3, #2
 800b2a2:	0018      	movs	r0, r3
 800b2a4:	f000 f874 	bl	800b390 <FLASH_WaitForLastOperation>
 800b2a8:	0003      	movs	r3, r0
 800b2aa:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800b2ac:	197b      	adds	r3, r7, r5
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d11f      	bne.n	800b2f4 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d106      	bne.n	800b2c8 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800b2ba:	683a      	ldr	r2, [r7, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68b9      	ldr	r1, [r7, #8]
 800b2c0:	0008      	movs	r0, r1
 800b2c2:	f000 f8b3 	bl	800b42c <FLASH_Program_DoubleWord>
 800b2c6:	e005      	b.n	800b2d4 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800b2c8:	683a      	ldr	r2, [r7, #0]
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	0011      	movs	r1, r2
 800b2ce:	0018      	movs	r0, r3
 800b2d0:	f007 f82a 	bl	8012328 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b2d4:	2317      	movs	r3, #23
 800b2d6:	18fc      	adds	r4, r7, r3
 800b2d8:	23fa      	movs	r3, #250	; 0xfa
 800b2da:	009b      	lsls	r3, r3, #2
 800b2dc:	0018      	movs	r0, r3
 800b2de:	f000 f857 	bl	800b390 <FLASH_WaitForLastOperation>
 800b2e2:	0003      	movs	r3, r0
 800b2e4:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800b2e6:	4b09      	ldr	r3, [pc, #36]	; (800b30c <HAL_FLASH_Program+0x98>)
 800b2e8:	695a      	ldr	r2, [r3, #20]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	43d9      	mvns	r1, r3
 800b2ee:	4b07      	ldr	r3, [pc, #28]	; (800b30c <HAL_FLASH_Program+0x98>)
 800b2f0:	400a      	ands	r2, r1
 800b2f2:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b2f4:	4b04      	ldr	r3, [pc, #16]	; (800b308 <HAL_FLASH_Program+0x94>)
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800b2fa:	2317      	movs	r3, #23
 800b2fc:	18fb      	adds	r3, r7, r3
 800b2fe:	781b      	ldrb	r3, [r3, #0]
}
 800b300:	0018      	movs	r0, r3
 800b302:	46bd      	mov	sp, r7
 800b304:	b006      	add	sp, #24
 800b306:	bdb0      	pop	{r4, r5, r7, pc}
 800b308:	200007fc 	.word	0x200007fc
 800b30c:	40022000 	.word	0x40022000

0800b310 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800b316:	1dfb      	adds	r3, r7, #7
 800b318:	2200      	movs	r2, #0
 800b31a:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800b31c:	4b0b      	ldr	r3, [pc, #44]	; (800b34c <HAL_FLASH_Unlock+0x3c>)
 800b31e:	695b      	ldr	r3, [r3, #20]
 800b320:	2b00      	cmp	r3, #0
 800b322:	da0c      	bge.n	800b33e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800b324:	4b09      	ldr	r3, [pc, #36]	; (800b34c <HAL_FLASH_Unlock+0x3c>)
 800b326:	4a0a      	ldr	r2, [pc, #40]	; (800b350 <HAL_FLASH_Unlock+0x40>)
 800b328:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800b32a:	4b08      	ldr	r3, [pc, #32]	; (800b34c <HAL_FLASH_Unlock+0x3c>)
 800b32c:	4a09      	ldr	r2, [pc, #36]	; (800b354 <HAL_FLASH_Unlock+0x44>)
 800b32e:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800b330:	4b06      	ldr	r3, [pc, #24]	; (800b34c <HAL_FLASH_Unlock+0x3c>)
 800b332:	695b      	ldr	r3, [r3, #20]
 800b334:	2b00      	cmp	r3, #0
 800b336:	da02      	bge.n	800b33e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 800b338:	1dfb      	adds	r3, r7, #7
 800b33a:	2201      	movs	r2, #1
 800b33c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800b33e:	1dfb      	adds	r3, r7, #7
 800b340:	781b      	ldrb	r3, [r3, #0]
}
 800b342:	0018      	movs	r0, r3
 800b344:	46bd      	mov	sp, r7
 800b346:	b002      	add	sp, #8
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	46c0      	nop			; (mov r8, r8)
 800b34c:	40022000 	.word	0x40022000
 800b350:	45670123 	.word	0x45670123
 800b354:	cdef89ab 	.word	0xcdef89ab

0800b358 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b082      	sub	sp, #8
 800b35c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800b35e:	1dfb      	adds	r3, r7, #7
 800b360:	2201      	movs	r2, #1
 800b362:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800b364:	4b09      	ldr	r3, [pc, #36]	; (800b38c <HAL_FLASH_Lock+0x34>)
 800b366:	695a      	ldr	r2, [r3, #20]
 800b368:	4b08      	ldr	r3, [pc, #32]	; (800b38c <HAL_FLASH_Lock+0x34>)
 800b36a:	2180      	movs	r1, #128	; 0x80
 800b36c:	0609      	lsls	r1, r1, #24
 800b36e:	430a      	orrs	r2, r1
 800b370:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800b372:	4b06      	ldr	r3, [pc, #24]	; (800b38c <HAL_FLASH_Lock+0x34>)
 800b374:	695b      	ldr	r3, [r3, #20]
 800b376:	2b00      	cmp	r3, #0
 800b378:	da02      	bge.n	800b380 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 800b37a:	1dfb      	adds	r3, r7, #7
 800b37c:	2200      	movs	r2, #0
 800b37e:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b380:	1dfb      	adds	r3, r7, #7
 800b382:	781b      	ldrb	r3, [r3, #0]
}
 800b384:	0018      	movs	r0, r3
 800b386:	46bd      	mov	sp, r7
 800b388:	b002      	add	sp, #8
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	40022000 	.word	0x40022000

0800b390 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 800b398:	f7fe ff80 	bl	800a29c <HAL_GetTick>
 800b39c:	0002      	movs	r2, r0
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	189b      	adds	r3, r3, r2
 800b3a2:	60fb      	str	r3, [r7, #12]

  /* Wait if any operation is ongoing */
#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 800b3a4:	23c0      	movs	r3, #192	; 0xc0
 800b3a6:	029b      	lsls	r3, r3, #10
 800b3a8:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif

  while ((FLASH->SR & error) != 0x00U)
 800b3aa:	e007      	b.n	800b3bc <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 800b3ac:	f7fe ff76 	bl	800a29c <HAL_GetTick>
 800b3b0:	0002      	movs	r2, r0
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d801      	bhi.n	800b3bc <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	e02a      	b.n	800b412 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 800b3bc:	4b17      	ldr	r3, [pc, #92]	; (800b41c <FLASH_WaitForLastOperation+0x8c>)
 800b3be:	691b      	ldr	r3, [r3, #16]
 800b3c0:	68ba      	ldr	r2, [r7, #8]
 800b3c2:	4013      	ands	r3, r2
 800b3c4:	d1f2      	bne.n	800b3ac <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800b3c6:	4b15      	ldr	r3, [pc, #84]	; (800b41c <FLASH_WaitForLastOperation+0x8c>)
 800b3c8:	691b      	ldr	r3, [r3, #16]
 800b3ca:	4a15      	ldr	r2, [pc, #84]	; (800b420 <FLASH_WaitForLastOperation+0x90>)
 800b3cc:	4013      	ands	r3, r2
 800b3ce:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800b3d0:	4b12      	ldr	r3, [pc, #72]	; (800b41c <FLASH_WaitForLastOperation+0x8c>)
 800b3d2:	4a14      	ldr	r2, [pc, #80]	; (800b424 <FLASH_WaitForLastOperation+0x94>)
 800b3d4:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d004      	beq.n	800b3e6 <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800b3dc:	4b12      	ldr	r3, [pc, #72]	; (800b428 <FLASH_WaitForLastOperation+0x98>)
 800b3de:	68ba      	ldr	r2, [r7, #8]
 800b3e0:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e015      	b.n	800b412 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 800b3e6:	f7fe ff59 	bl	800a29c <HAL_GetTick>
 800b3ea:	0002      	movs	r2, r0
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	189b      	adds	r3, r3, r2
 800b3f0:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800b3f2:	e007      	b.n	800b404 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 800b3f4:	f7fe ff52 	bl	800a29c <HAL_GetTick>
 800b3f8:	0002      	movs	r2, r0
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	4293      	cmp	r3, r2
 800b3fe:	d801      	bhi.n	800b404 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 800b400:	2303      	movs	r3, #3
 800b402:	e006      	b.n	800b412 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800b404:	4b05      	ldr	r3, [pc, #20]	; (800b41c <FLASH_WaitForLastOperation+0x8c>)
 800b406:	691a      	ldr	r2, [r3, #16]
 800b408:	2380      	movs	r3, #128	; 0x80
 800b40a:	02db      	lsls	r3, r3, #11
 800b40c:	4013      	ands	r3, r2
 800b40e:	d1f1      	bne.n	800b3f4 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	0018      	movs	r0, r3
 800b414:	46bd      	mov	sp, r7
 800b416:	b004      	add	sp, #16
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	46c0      	nop			; (mov r8, r8)
 800b41c:	40022000 	.word	0x40022000
 800b420:	0000c3fa 	.word	0x0000c3fa
 800b424:	0008c3fb 	.word	0x0008c3fb
 800b428:	200007fc 	.word	0x200007fc

0800b42c <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800b42c:	b5b0      	push	{r4, r5, r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	603a      	str	r2, [r7, #0]
 800b436:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800b438:	4b0b      	ldr	r3, [pc, #44]	; (800b468 <FLASH_Program_DoubleWord+0x3c>)
 800b43a:	695a      	ldr	r2, [r3, #20]
 800b43c:	4b0a      	ldr	r3, [pc, #40]	; (800b468 <FLASH_Program_DoubleWord+0x3c>)
 800b43e:	2101      	movs	r1, #1
 800b440:	430a      	orrs	r2, r1
 800b442:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	683a      	ldr	r2, [r7, #0]
 800b448:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800b44a:	f3bf 8f6f 	isb	sy
}
 800b44e:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	001c      	movs	r4, r3
 800b454:	2300      	movs	r3, #0
 800b456:	001d      	movs	r5, r3
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	3304      	adds	r3, #4
 800b45c:	0022      	movs	r2, r4
 800b45e:	601a      	str	r2, [r3, #0]
}
 800b460:	46c0      	nop			; (mov r8, r8)
 800b462:	46bd      	mov	sp, r7
 800b464:	b004      	add	sp, #16
 800b466:	bdb0      	pop	{r4, r5, r7, pc}
 800b468:	40022000 	.word	0x40022000

0800b46c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800b46c:	b5b0      	push	{r4, r5, r7, lr}
 800b46e:	b084      	sub	sp, #16
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
 800b474:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b476:	4b33      	ldr	r3, [pc, #204]	; (800b544 <HAL_FLASHEx_Erase+0xd8>)
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	2b01      	cmp	r3, #1
 800b47c:	d101      	bne.n	800b482 <HAL_FLASHEx_Erase+0x16>
 800b47e:	2302      	movs	r3, #2
 800b480:	e05c      	b.n	800b53c <HAL_FLASHEx_Erase+0xd0>
 800b482:	4b30      	ldr	r3, [pc, #192]	; (800b544 <HAL_FLASHEx_Erase+0xd8>)
 800b484:	2201      	movs	r2, #1
 800b486:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b488:	4b2e      	ldr	r3, [pc, #184]	; (800b544 <HAL_FLASHEx_Erase+0xd8>)
 800b48a:	2200      	movs	r2, #0
 800b48c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b48e:	250f      	movs	r5, #15
 800b490:	197c      	adds	r4, r7, r5
 800b492:	23fa      	movs	r3, #250	; 0xfa
 800b494:	009b      	lsls	r3, r3, #2
 800b496:	0018      	movs	r0, r3
 800b498:	f7ff ff7a 	bl	800b390 <FLASH_WaitForLastOperation>
 800b49c:	0003      	movs	r3, r0
 800b49e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800b4a0:	002c      	movs	r4, r5
 800b4a2:	193b      	adds	r3, r7, r4
 800b4a4:	781b      	ldrb	r3, [r3, #0]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d142      	bne.n	800b530 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b04      	cmp	r3, #4
 800b4b0:	d10d      	bne.n	800b4ce <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	0018      	movs	r0, r3
 800b4b8:	f000 f848 	bl	800b54c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b4bc:	193c      	adds	r4, r7, r4
 800b4be:	23fa      	movs	r3, #250	; 0xfa
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	0018      	movs	r0, r3
 800b4c4:	f7ff ff64 	bl	800b390 <FLASH_WaitForLastOperation>
 800b4c8:	0003      	movs	r3, r0
 800b4ca:	7023      	strb	r3, [r4, #0]
 800b4cc:	e030      	b.n	800b530 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	4252      	negs	r2, r2
 800b4d4:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	60bb      	str	r3, [r7, #8]
 800b4dc:	e01a      	b.n	800b514 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	685b      	ldr	r3, [r3, #4]
 800b4e2:	68ba      	ldr	r2, [r7, #8]
 800b4e4:	0011      	movs	r1, r2
 800b4e6:	0018      	movs	r0, r3
 800b4e8:	f000 f844 	bl	800b574 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b4ec:	250f      	movs	r5, #15
 800b4ee:	197c      	adds	r4, r7, r5
 800b4f0:	23fa      	movs	r3, #250	; 0xfa
 800b4f2:	009b      	lsls	r3, r3, #2
 800b4f4:	0018      	movs	r0, r3
 800b4f6:	f7ff ff4b 	bl	800b390 <FLASH_WaitForLastOperation>
 800b4fa:	0003      	movs	r3, r0
 800b4fc:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800b4fe:	197b      	adds	r3, r7, r5
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d003      	beq.n	800b50e <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	68ba      	ldr	r2, [r7, #8]
 800b50a:	601a      	str	r2, [r3, #0]
          break;
 800b50c:	e00a      	b.n	800b524 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	3301      	adds	r3, #1
 800b512:	60bb      	str	r3, [r7, #8]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	689a      	ldr	r2, [r3, #8]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	68db      	ldr	r3, [r3, #12]
 800b51c:	18d3      	adds	r3, r2, r3
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	429a      	cmp	r2, r3
 800b522:	d3dc      	bcc.n	800b4de <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800b524:	4b08      	ldr	r3, [pc, #32]	; (800b548 <HAL_FLASHEx_Erase+0xdc>)
 800b526:	695a      	ldr	r2, [r3, #20]
 800b528:	4b07      	ldr	r3, [pc, #28]	; (800b548 <HAL_FLASHEx_Erase+0xdc>)
 800b52a:	2102      	movs	r1, #2
 800b52c:	438a      	bics	r2, r1
 800b52e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b530:	4b04      	ldr	r3, [pc, #16]	; (800b544 <HAL_FLASHEx_Erase+0xd8>)
 800b532:	2200      	movs	r2, #0
 800b534:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800b536:	230f      	movs	r3, #15
 800b538:	18fb      	adds	r3, r7, r3
 800b53a:	781b      	ldrb	r3, [r3, #0]
}
 800b53c:	0018      	movs	r0, r3
 800b53e:	46bd      	mov	sp, r7
 800b540:	b004      	add	sp, #16
 800b542:	bdb0      	pop	{r4, r5, r7, pc}
 800b544:	200007fc 	.word	0x200007fc
 800b548:	40022000 	.word	0x40022000

0800b54c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b082      	sub	sp, #8
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800b554:	4b06      	ldr	r3, [pc, #24]	; (800b570 <FLASH_MassErase+0x24>)
 800b556:	695a      	ldr	r2, [r3, #20]
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	431a      	orrs	r2, r3
 800b55c:	4b04      	ldr	r3, [pc, #16]	; (800b570 <FLASH_MassErase+0x24>)
 800b55e:	2180      	movs	r1, #128	; 0x80
 800b560:	0249      	lsls	r1, r1, #9
 800b562:	430a      	orrs	r2, r1
 800b564:	615a      	str	r2, [r3, #20]
}
 800b566:	46c0      	nop			; (mov r8, r8)
 800b568:	46bd      	mov	sp, r7
 800b56a:	b002      	add	sp, #8
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	46c0      	nop			; (mov r8, r8)
 800b570:	40022000 	.word	0x40022000

0800b574 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800b57e:	4b0f      	ldr	r3, [pc, #60]	; (800b5bc <FLASH_PageErase+0x48>)
 800b580:	695b      	ldr	r3, [r3, #20]
 800b582:	4a0f      	ldr	r2, [pc, #60]	; (800b5c0 <FLASH_PageErase+0x4c>)
 800b584:	4013      	ands	r3, r2
 800b586:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if(Banks != FLASH_BANK_1)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2b04      	cmp	r3, #4
 800b58c:	d005      	beq.n	800b59a <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2280      	movs	r2, #128	; 0x80
 800b592:	0192      	lsls	r2, r2, #6
 800b594:	4313      	orrs	r3, r2
 800b596:	60fb      	str	r3, [r7, #12]
 800b598:	e003      	b.n	800b5a2 <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	4a09      	ldr	r2, [pc, #36]	; (800b5c4 <FLASH_PageErase+0x50>)
 800b59e:	4013      	ands	r3, r2
 800b5a0:	60fb      	str	r3, [r7, #12]
  }
#endif

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	00da      	lsls	r2, r3, #3
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	431a      	orrs	r2, r3
 800b5aa:	4b04      	ldr	r3, [pc, #16]	; (800b5bc <FLASH_PageErase+0x48>)
 800b5ac:	4906      	ldr	r1, [pc, #24]	; (800b5c8 <FLASH_PageErase+0x54>)
 800b5ae:	430a      	orrs	r2, r1
 800b5b0:	615a      	str	r2, [r3, #20]
}
 800b5b2:	46c0      	nop			; (mov r8, r8)
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	b004      	add	sp, #16
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	46c0      	nop			; (mov r8, r8)
 800b5bc:	40022000 	.word	0x40022000
 800b5c0:	fffffc07 	.word	0xfffffc07
 800b5c4:	ffffdfff 	.word	0xffffdfff
 800b5c8:	00010002 	.word	0x00010002

0800b5cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b086      	sub	sp, #24
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b5da:	e14d      	b.n	800b878 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2101      	movs	r1, #1
 800b5e2:	697a      	ldr	r2, [r7, #20]
 800b5e4:	4091      	lsls	r1, r2
 800b5e6:	000a      	movs	r2, r1
 800b5e8:	4013      	ands	r3, r2
 800b5ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d100      	bne.n	800b5f4 <HAL_GPIO_Init+0x28>
 800b5f2:	e13e      	b.n	800b872 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d00b      	beq.n	800b614 <HAL_GPIO_Init+0x48>
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	2b02      	cmp	r3, #2
 800b602:	d007      	beq.n	800b614 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b608:	2b11      	cmp	r3, #17
 800b60a:	d003      	beq.n	800b614 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	2b12      	cmp	r3, #18
 800b612:	d130      	bne.n	800b676 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	005b      	lsls	r3, r3, #1
 800b61e:	2203      	movs	r2, #3
 800b620:	409a      	lsls	r2, r3
 800b622:	0013      	movs	r3, r2
 800b624:	43da      	mvns	r2, r3
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	4013      	ands	r3, r2
 800b62a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	68da      	ldr	r2, [r3, #12]
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	005b      	lsls	r3, r3, #1
 800b634:	409a      	lsls	r2, r3
 800b636:	0013      	movs	r3, r2
 800b638:	693a      	ldr	r2, [r7, #16]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	693a      	ldr	r2, [r7, #16]
 800b642:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	685b      	ldr	r3, [r3, #4]
 800b648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b64a:	2201      	movs	r2, #1
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	409a      	lsls	r2, r3
 800b650:	0013      	movs	r3, r2
 800b652:	43da      	mvns	r2, r3
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	4013      	ands	r3, r2
 800b658:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	091b      	lsrs	r3, r3, #4
 800b660:	2201      	movs	r2, #1
 800b662:	401a      	ands	r2, r3
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	409a      	lsls	r2, r3
 800b668:	0013      	movs	r3, r2
 800b66a:	693a      	ldr	r2, [r7, #16]
 800b66c:	4313      	orrs	r3, r2
 800b66e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	693a      	ldr	r2, [r7, #16]
 800b674:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	68db      	ldr	r3, [r3, #12]
 800b67a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	005b      	lsls	r3, r3, #1
 800b680:	2203      	movs	r2, #3
 800b682:	409a      	lsls	r2, r3
 800b684:	0013      	movs	r3, r2
 800b686:	43da      	mvns	r2, r3
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	4013      	ands	r3, r2
 800b68c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	689a      	ldr	r2, [r3, #8]
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	005b      	lsls	r3, r3, #1
 800b696:	409a      	lsls	r2, r3
 800b698:	0013      	movs	r3, r2
 800b69a:	693a      	ldr	r2, [r7, #16]
 800b69c:	4313      	orrs	r3, r2
 800b69e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	693a      	ldr	r2, [r7, #16]
 800b6a4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	2b02      	cmp	r3, #2
 800b6ac:	d003      	beq.n	800b6b6 <HAL_GPIO_Init+0xea>
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	685b      	ldr	r3, [r3, #4]
 800b6b2:	2b12      	cmp	r3, #18
 800b6b4:	d123      	bne.n	800b6fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	08da      	lsrs	r2, r3, #3
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	3208      	adds	r2, #8
 800b6be:	0092      	lsls	r2, r2, #2
 800b6c0:	58d3      	ldr	r3, [r2, r3]
 800b6c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	2207      	movs	r2, #7
 800b6c8:	4013      	ands	r3, r2
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	220f      	movs	r2, #15
 800b6ce:	409a      	lsls	r2, r3
 800b6d0:	0013      	movs	r3, r2
 800b6d2:	43da      	mvns	r2, r3
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	691a      	ldr	r2, [r3, #16]
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	2107      	movs	r1, #7
 800b6e2:	400b      	ands	r3, r1
 800b6e4:	009b      	lsls	r3, r3, #2
 800b6e6:	409a      	lsls	r2, r3
 800b6e8:	0013      	movs	r3, r2
 800b6ea:	693a      	ldr	r2, [r7, #16]
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	08da      	lsrs	r2, r3, #3
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	3208      	adds	r2, #8
 800b6f8:	0092      	lsls	r2, r2, #2
 800b6fa:	6939      	ldr	r1, [r7, #16]
 800b6fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	005b      	lsls	r3, r3, #1
 800b708:	2203      	movs	r2, #3
 800b70a:	409a      	lsls	r2, r3
 800b70c:	0013      	movs	r3, r2
 800b70e:	43da      	mvns	r2, r3
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	4013      	ands	r3, r2
 800b714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	2203      	movs	r2, #3
 800b71c:	401a      	ands	r2, r3
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	005b      	lsls	r3, r3, #1
 800b722:	409a      	lsls	r2, r3
 800b724:	0013      	movs	r3, r2
 800b726:	693a      	ldr	r2, [r7, #16]
 800b728:	4313      	orrs	r3, r2
 800b72a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	693a      	ldr	r2, [r7, #16]
 800b730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	685a      	ldr	r2, [r3, #4]
 800b736:	2380      	movs	r3, #128	; 0x80
 800b738:	055b      	lsls	r3, r3, #21
 800b73a:	4013      	ands	r3, r2
 800b73c:	d100      	bne.n	800b740 <HAL_GPIO_Init+0x174>
 800b73e:	e098      	b.n	800b872 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800b740:	4a53      	ldr	r2, [pc, #332]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	089b      	lsrs	r3, r3, #2
 800b746:	3318      	adds	r3, #24
 800b748:	009b      	lsls	r3, r3, #2
 800b74a:	589b      	ldr	r3, [r3, r2]
 800b74c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	2203      	movs	r2, #3
 800b752:	4013      	ands	r3, r2
 800b754:	00db      	lsls	r3, r3, #3
 800b756:	220f      	movs	r2, #15
 800b758:	409a      	lsls	r2, r3
 800b75a:	0013      	movs	r3, r2
 800b75c:	43da      	mvns	r2, r3
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	4013      	ands	r3, r2
 800b762:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	23a0      	movs	r3, #160	; 0xa0
 800b768:	05db      	lsls	r3, r3, #23
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d019      	beq.n	800b7a2 <HAL_GPIO_Init+0x1d6>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	4a48      	ldr	r2, [pc, #288]	; (800b894 <HAL_GPIO_Init+0x2c8>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d013      	beq.n	800b79e <HAL_GPIO_Init+0x1d2>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	4a47      	ldr	r2, [pc, #284]	; (800b898 <HAL_GPIO_Init+0x2cc>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d00d      	beq.n	800b79a <HAL_GPIO_Init+0x1ce>
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	4a46      	ldr	r2, [pc, #280]	; (800b89c <HAL_GPIO_Init+0x2d0>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d007      	beq.n	800b796 <HAL_GPIO_Init+0x1ca>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	4a45      	ldr	r2, [pc, #276]	; (800b8a0 <HAL_GPIO_Init+0x2d4>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d101      	bne.n	800b792 <HAL_GPIO_Init+0x1c6>
 800b78e:	2304      	movs	r3, #4
 800b790:	e008      	b.n	800b7a4 <HAL_GPIO_Init+0x1d8>
 800b792:	2305      	movs	r3, #5
 800b794:	e006      	b.n	800b7a4 <HAL_GPIO_Init+0x1d8>
 800b796:	2303      	movs	r3, #3
 800b798:	e004      	b.n	800b7a4 <HAL_GPIO_Init+0x1d8>
 800b79a:	2302      	movs	r3, #2
 800b79c:	e002      	b.n	800b7a4 <HAL_GPIO_Init+0x1d8>
 800b79e:	2301      	movs	r3, #1
 800b7a0:	e000      	b.n	800b7a4 <HAL_GPIO_Init+0x1d8>
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	697a      	ldr	r2, [r7, #20]
 800b7a6:	2103      	movs	r1, #3
 800b7a8:	400a      	ands	r2, r1
 800b7aa:	00d2      	lsls	r2, r2, #3
 800b7ac:	4093      	lsls	r3, r2
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800b7b4:	4936      	ldr	r1, [pc, #216]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	089b      	lsrs	r3, r3, #2
 800b7ba:	3318      	adds	r3, #24
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	693a      	ldr	r2, [r7, #16]
 800b7c0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b7c2:	4a33      	ldr	r2, [pc, #204]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b7c4:	2380      	movs	r3, #128	; 0x80
 800b7c6:	58d3      	ldr	r3, [r2, r3]
 800b7c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	43da      	mvns	r2, r3
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	4013      	ands	r3, r2
 800b7d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	685a      	ldr	r2, [r3, #4]
 800b7d8:	2380      	movs	r3, #128	; 0x80
 800b7da:	025b      	lsls	r3, r3, #9
 800b7dc:	4013      	ands	r3, r2
 800b7de:	d003      	beq.n	800b7e8 <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b7e8:	4929      	ldr	r1, [pc, #164]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b7ea:	2280      	movs	r2, #128	; 0x80
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 800b7f0:	4a27      	ldr	r2, [pc, #156]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b7f2:	2384      	movs	r3, #132	; 0x84
 800b7f4:	58d3      	ldr	r3, [r2, r3]
 800b7f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	43da      	mvns	r2, r3
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	4013      	ands	r3, r2
 800b800:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	685a      	ldr	r2, [r3, #4]
 800b806:	2380      	movs	r3, #128	; 0x80
 800b808:	029b      	lsls	r3, r3, #10
 800b80a:	4013      	ands	r3, r2
 800b80c:	d003      	beq.n	800b816 <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 800b80e:	693a      	ldr	r2, [r7, #16]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	4313      	orrs	r3, r2
 800b814:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b816:	491e      	ldr	r1, [pc, #120]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b818:	2284      	movs	r2, #132	; 0x84
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b81e:	4b1c      	ldr	r3, [pc, #112]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	43da      	mvns	r2, r3
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	4013      	ands	r3, r2
 800b82c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	685a      	ldr	r2, [r3, #4]
 800b832:	2380      	movs	r3, #128	; 0x80
 800b834:	035b      	lsls	r3, r3, #13
 800b836:	4013      	ands	r3, r2
 800b838:	d003      	beq.n	800b842 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800b83a:	693a      	ldr	r2, [r7, #16]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	4313      	orrs	r3, r2
 800b840:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b842:	4b13      	ldr	r3, [pc, #76]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b844:	693a      	ldr	r2, [r7, #16]
 800b846:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800b848:	4b11      	ldr	r3, [pc, #68]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	43da      	mvns	r2, r3
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	4013      	ands	r3, r2
 800b856:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	685a      	ldr	r2, [r3, #4]
 800b85c:	2380      	movs	r3, #128	; 0x80
 800b85e:	039b      	lsls	r3, r3, #14
 800b860:	4013      	ands	r3, r2
 800b862:	d003      	beq.n	800b86c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 800b864:	693a      	ldr	r2, [r7, #16]
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	4313      	orrs	r3, r2
 800b86a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b86c:	4b08      	ldr	r3, [pc, #32]	; (800b890 <HAL_GPIO_Init+0x2c4>)
 800b86e:	693a      	ldr	r2, [r7, #16]
 800b870:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	3301      	adds	r3, #1
 800b876:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	681a      	ldr	r2, [r3, #0]
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	40da      	lsrs	r2, r3
 800b880:	1e13      	subs	r3, r2, #0
 800b882:	d000      	beq.n	800b886 <HAL_GPIO_Init+0x2ba>
 800b884:	e6aa      	b.n	800b5dc <HAL_GPIO_Init+0x10>
  }
}
 800b886:	46c0      	nop			; (mov r8, r8)
 800b888:	46c0      	nop			; (mov r8, r8)
 800b88a:	46bd      	mov	sp, r7
 800b88c:	b006      	add	sp, #24
 800b88e:	bd80      	pop	{r7, pc}
 800b890:	40021800 	.word	0x40021800
 800b894:	50000400 	.word	0x50000400
 800b898:	50000800 	.word	0x50000800
 800b89c:	50000c00 	.word	0x50000c00
 800b8a0:	50001000 	.word	0x50001000

0800b8a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	000a      	movs	r2, r1
 800b8ae:	1cbb      	adds	r3, r7, #2
 800b8b0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	691b      	ldr	r3, [r3, #16]
 800b8b6:	1cba      	adds	r2, r7, #2
 800b8b8:	8812      	ldrh	r2, [r2, #0]
 800b8ba:	4013      	ands	r3, r2
 800b8bc:	d004      	beq.n	800b8c8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800b8be:	230f      	movs	r3, #15
 800b8c0:	18fb      	adds	r3, r7, r3
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	701a      	strb	r2, [r3, #0]
 800b8c6:	e003      	b.n	800b8d0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b8c8:	230f      	movs	r3, #15
 800b8ca:	18fb      	adds	r3, r7, r3
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800b8d0:	230f      	movs	r3, #15
 800b8d2:	18fb      	adds	r3, r7, r3
 800b8d4:	781b      	ldrb	r3, [r3, #0]
}
 800b8d6:	0018      	movs	r0, r3
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	b004      	add	sp, #16
 800b8dc:	bd80      	pop	{r7, pc}

0800b8de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b082      	sub	sp, #8
 800b8e2:	af00      	add	r7, sp, #0
 800b8e4:	6078      	str	r0, [r7, #4]
 800b8e6:	0008      	movs	r0, r1
 800b8e8:	0011      	movs	r1, r2
 800b8ea:	1cbb      	adds	r3, r7, #2
 800b8ec:	1c02      	adds	r2, r0, #0
 800b8ee:	801a      	strh	r2, [r3, #0]
 800b8f0:	1c7b      	adds	r3, r7, #1
 800b8f2:	1c0a      	adds	r2, r1, #0
 800b8f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b8f6:	1c7b      	adds	r3, r7, #1
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d004      	beq.n	800b908 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b8fe:	1cbb      	adds	r3, r7, #2
 800b900:	881a      	ldrh	r2, [r3, #0]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b906:	e003      	b.n	800b910 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b908:	1cbb      	adds	r3, r7, #2
 800b90a:	881a      	ldrh	r2, [r3, #0]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b910:	46c0      	nop			; (mov r8, r8)
 800b912:	46bd      	mov	sp, r7
 800b914:	b002      	add	sp, #8
 800b916:	bd80      	pop	{r7, pc}

0800b918 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
 800b920:	000a      	movs	r2, r1
 800b922:	1cbb      	adds	r3, r7, #2
 800b924:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	695b      	ldr	r3, [r3, #20]
 800b92a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b92c:	1cbb      	adds	r3, r7, #2
 800b92e:	881b      	ldrh	r3, [r3, #0]
 800b930:	68fa      	ldr	r2, [r7, #12]
 800b932:	4013      	ands	r3, r2
 800b934:	041a      	lsls	r2, r3, #16
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	43db      	mvns	r3, r3
 800b93a:	1cb9      	adds	r1, r7, #2
 800b93c:	8809      	ldrh	r1, [r1, #0]
 800b93e:	400b      	ands	r3, r1
 800b940:	431a      	orrs	r2, r3
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	619a      	str	r2, [r3, #24]
}
 800b946:	46c0      	nop			; (mov r8, r8)
 800b948:	46bd      	mov	sp, r7
 800b94a:	b004      	add	sp, #16
 800b94c:	bd80      	pop	{r7, pc}
	...

0800b950 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d101      	bne.n	800b962 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800b95e:	2301      	movs	r3, #1
 800b960:	e036      	b.n	800b9d0 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4a1c      	ldr	r2, [pc, #112]	; (800b9d8 <HAL_IWDG_Init+0x88>)
 800b968:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a1b      	ldr	r2, [pc, #108]	; (800b9dc <HAL_IWDG_Init+0x8c>)
 800b970:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	687a      	ldr	r2, [r7, #4]
 800b978:	6852      	ldr	r2, [r2, #4]
 800b97a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	6892      	ldr	r2, [r2, #8]
 800b984:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800b986:	f7fe fc89 	bl	800a29c <HAL_GetTick>
 800b98a:	0003      	movs	r3, r0
 800b98c:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 800b98e:	e008      	b.n	800b9a2 <HAL_IWDG_Init+0x52>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800b990:	f7fe fc84 	bl	800a29c <HAL_GetTick>
 800b994:	0002      	movs	r2, r0
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	1ad3      	subs	r3, r2, r3
 800b99a:	2b30      	cmp	r3, #48	; 0x30
 800b99c:	d901      	bls.n	800b9a2 <HAL_IWDG_Init+0x52>
    {
      return HAL_TIMEOUT;
 800b99e:	2303      	movs	r3, #3
 800b9a0:	e016      	b.n	800b9d0 <HAL_IWDG_Init+0x80>
  while (hiwdg->Instance->SR != 0x00u)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	68db      	ldr	r3, [r3, #12]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d1f1      	bne.n	800b990 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	691a      	ldr	r2, [r3, #16]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d005      	beq.n	800b9c6 <HAL_IWDG_Init+0x76>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	68d2      	ldr	r2, [r2, #12]
 800b9c2:	611a      	str	r2, [r3, #16]
 800b9c4:	e003      	b.n	800b9ce <HAL_IWDG_Init+0x7e>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a05      	ldr	r2, [pc, #20]	; (800b9e0 <HAL_IWDG_Init+0x90>)
 800b9cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b9ce:	2300      	movs	r3, #0
}
 800b9d0:	0018      	movs	r0, r3
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	b004      	add	sp, #16
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	0000cccc 	.word	0x0000cccc
 800b9dc:	00005555 	.word	0x00005555
 800b9e0:	0000aaaa 	.word	0x0000aaaa

0800b9e4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b082      	sub	sp, #8
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	4a03      	ldr	r2, [pc, #12]	; (800ba00 <HAL_IWDG_Refresh+0x1c>)
 800b9f2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b9f4:	2300      	movs	r3, #0
}
 800b9f6:	0018      	movs	r0, r3
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	b002      	add	sp, #8
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	46c0      	nop			; (mov r8, r8)
 800ba00:	0000aaaa 	.word	0x0000aaaa

0800ba04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b084      	sub	sp, #16
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800ba0c:	4b19      	ldr	r3, [pc, #100]	; (800ba74 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	4a19      	ldr	r2, [pc, #100]	; (800ba78 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800ba12:	4013      	ands	r3, r2
 800ba14:	0019      	movs	r1, r3
 800ba16:	4b17      	ldr	r3, [pc, #92]	; (800ba74 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800ba18:	687a      	ldr	r2, [r7, #4]
 800ba1a:	430a      	orrs	r2, r1
 800ba1c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ba1e:	687a      	ldr	r2, [r7, #4]
 800ba20:	2380      	movs	r3, #128	; 0x80
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d11f      	bne.n	800ba68 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 800ba28:	4b14      	ldr	r3, [pc, #80]	; (800ba7c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800ba2a:	681a      	ldr	r2, [r3, #0]
 800ba2c:	0013      	movs	r3, r2
 800ba2e:	005b      	lsls	r3, r3, #1
 800ba30:	189b      	adds	r3, r3, r2
 800ba32:	005b      	lsls	r3, r3, #1
 800ba34:	4912      	ldr	r1, [pc, #72]	; (800ba80 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800ba36:	0018      	movs	r0, r3
 800ba38:	f7f4 fb78 	bl	800012c <__udivsi3>
 800ba3c:	0003      	movs	r3, r0
 800ba3e:	3301      	adds	r3, #1
 800ba40:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ba42:	e008      	b.n	800ba56 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d003      	beq.n	800ba52 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	3b01      	subs	r3, #1
 800ba4e:	60fb      	str	r3, [r7, #12]
 800ba50:	e001      	b.n	800ba56 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800ba52:	2303      	movs	r3, #3
 800ba54:	e009      	b.n	800ba6a <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ba56:	4b07      	ldr	r3, [pc, #28]	; (800ba74 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800ba58:	695a      	ldr	r2, [r3, #20]
 800ba5a:	2380      	movs	r3, #128	; 0x80
 800ba5c:	00db      	lsls	r3, r3, #3
 800ba5e:	401a      	ands	r2, r3
 800ba60:	2380      	movs	r3, #128	; 0x80
 800ba62:	00db      	lsls	r3, r3, #3
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d0ed      	beq.n	800ba44 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800ba68:	2300      	movs	r3, #0
}
 800ba6a:	0018      	movs	r0, r3
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	b004      	add	sp, #16
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	46c0      	nop			; (mov r8, r8)
 800ba74:	40007000 	.word	0x40007000
 800ba78:	fffff9ff 	.word	0xfffff9ff
 800ba7c:	2000047c 	.word	0x2000047c
 800ba80:	000f4240 	.word	0x000f4240

0800ba84 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800ba88:	4b03      	ldr	r3, [pc, #12]	; (800ba98 <LL_RCC_GetAPB1Prescaler+0x14>)
 800ba8a:	689a      	ldr	r2, [r3, #8]
 800ba8c:	23e0      	movs	r3, #224	; 0xe0
 800ba8e:	01db      	lsls	r3, r3, #7
 800ba90:	4013      	ands	r3, r2
}
 800ba92:	0018      	movs	r0, r3
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}
 800ba98:	40021000 	.word	0x40021000

0800ba9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b088      	sub	sp, #32
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d102      	bne.n	800bab0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800baaa:	2301      	movs	r3, #1
 800baac:	f000 fb56 	bl	800c15c <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	2201      	movs	r2, #1
 800bab6:	4013      	ands	r3, r2
 800bab8:	d100      	bne.n	800babc <HAL_RCC_OscConfig+0x20>
 800baba:	e07d      	b.n	800bbb8 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800babc:	4bc3      	ldr	r3, [pc, #780]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800babe:	689b      	ldr	r3, [r3, #8]
 800bac0:	2238      	movs	r2, #56	; 0x38
 800bac2:	4013      	ands	r3, r2
 800bac4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bac6:	4bc1      	ldr	r3, [pc, #772]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bac8:	68db      	ldr	r3, [r3, #12]
 800baca:	2203      	movs	r2, #3
 800bacc:	4013      	ands	r3, r2
 800bace:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	2b10      	cmp	r3, #16
 800bad4:	d102      	bne.n	800badc <HAL_RCC_OscConfig+0x40>
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	2b03      	cmp	r3, #3
 800bada:	d002      	beq.n	800bae2 <HAL_RCC_OscConfig+0x46>
 800badc:	69bb      	ldr	r3, [r7, #24]
 800bade:	2b08      	cmp	r3, #8
 800bae0:	d10c      	bne.n	800bafc <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bae2:	4bba      	ldr	r3, [pc, #744]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bae4:	681a      	ldr	r2, [r3, #0]
 800bae6:	2380      	movs	r3, #128	; 0x80
 800bae8:	029b      	lsls	r3, r3, #10
 800baea:	4013      	ands	r3, r2
 800baec:	d063      	beq.n	800bbb6 <HAL_RCC_OscConfig+0x11a>
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d15f      	bne.n	800bbb6 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800baf6:	2301      	movs	r3, #1
 800baf8:	f000 fb30 	bl	800c15c <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	685a      	ldr	r2, [r3, #4]
 800bb00:	2380      	movs	r3, #128	; 0x80
 800bb02:	025b      	lsls	r3, r3, #9
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d107      	bne.n	800bb18 <HAL_RCC_OscConfig+0x7c>
 800bb08:	4bb0      	ldr	r3, [pc, #704]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb0a:	681a      	ldr	r2, [r3, #0]
 800bb0c:	4baf      	ldr	r3, [pc, #700]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb0e:	2180      	movs	r1, #128	; 0x80
 800bb10:	0249      	lsls	r1, r1, #9
 800bb12:	430a      	orrs	r2, r1
 800bb14:	601a      	str	r2, [r3, #0]
 800bb16:	e020      	b.n	800bb5a <HAL_RCC_OscConfig+0xbe>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	685a      	ldr	r2, [r3, #4]
 800bb1c:	23a0      	movs	r3, #160	; 0xa0
 800bb1e:	02db      	lsls	r3, r3, #11
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d10e      	bne.n	800bb42 <HAL_RCC_OscConfig+0xa6>
 800bb24:	4ba9      	ldr	r3, [pc, #676]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	4ba8      	ldr	r3, [pc, #672]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb2a:	2180      	movs	r1, #128	; 0x80
 800bb2c:	02c9      	lsls	r1, r1, #11
 800bb2e:	430a      	orrs	r2, r1
 800bb30:	601a      	str	r2, [r3, #0]
 800bb32:	4ba6      	ldr	r3, [pc, #664]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	4ba5      	ldr	r3, [pc, #660]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb38:	2180      	movs	r1, #128	; 0x80
 800bb3a:	0249      	lsls	r1, r1, #9
 800bb3c:	430a      	orrs	r2, r1
 800bb3e:	601a      	str	r2, [r3, #0]
 800bb40:	e00b      	b.n	800bb5a <HAL_RCC_OscConfig+0xbe>
 800bb42:	4ba2      	ldr	r3, [pc, #648]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	4ba1      	ldr	r3, [pc, #644]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb48:	49a1      	ldr	r1, [pc, #644]	; (800bdd0 <HAL_RCC_OscConfig+0x334>)
 800bb4a:	400a      	ands	r2, r1
 800bb4c:	601a      	str	r2, [r3, #0]
 800bb4e:	4b9f      	ldr	r3, [pc, #636]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb50:	681a      	ldr	r2, [r3, #0]
 800bb52:	4b9e      	ldr	r3, [pc, #632]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb54:	499f      	ldr	r1, [pc, #636]	; (800bdd4 <HAL_RCC_OscConfig+0x338>)
 800bb56:	400a      	ands	r2, r1
 800bb58:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d014      	beq.n	800bb8c <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb62:	f7fe fb9b 	bl	800a29c <HAL_GetTick>
 800bb66:	0003      	movs	r3, r0
 800bb68:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb6a:	e008      	b.n	800bb7e <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bb6c:	f7fe fb96 	bl	800a29c <HAL_GetTick>
 800bb70:	0002      	movs	r2, r0
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	1ad3      	subs	r3, r2, r3
 800bb76:	2b64      	cmp	r3, #100	; 0x64
 800bb78:	d901      	bls.n	800bb7e <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 800bb7a:	2303      	movs	r3, #3
 800bb7c:	e2ee      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb7e:	4b93      	ldr	r3, [pc, #588]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bb80:	681a      	ldr	r2, [r3, #0]
 800bb82:	2380      	movs	r3, #128	; 0x80
 800bb84:	029b      	lsls	r3, r3, #10
 800bb86:	4013      	ands	r3, r2
 800bb88:	d0f0      	beq.n	800bb6c <HAL_RCC_OscConfig+0xd0>
 800bb8a:	e015      	b.n	800bbb8 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb8c:	f7fe fb86 	bl	800a29c <HAL_GetTick>
 800bb90:	0003      	movs	r3, r0
 800bb92:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bb94:	e008      	b.n	800bba8 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bb96:	f7fe fb81 	bl	800a29c <HAL_GetTick>
 800bb9a:	0002      	movs	r2, r0
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	1ad3      	subs	r3, r2, r3
 800bba0:	2b64      	cmp	r3, #100	; 0x64
 800bba2:	d901      	bls.n	800bba8 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 800bba4:	2303      	movs	r3, #3
 800bba6:	e2d9      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bba8:	4b88      	ldr	r3, [pc, #544]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	2380      	movs	r3, #128	; 0x80
 800bbae:	029b      	lsls	r3, r3, #10
 800bbb0:	4013      	ands	r3, r2
 800bbb2:	d1f0      	bne.n	800bb96 <HAL_RCC_OscConfig+0xfa>
 800bbb4:	e000      	b.n	800bbb8 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bbb6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2202      	movs	r2, #2
 800bbbe:	4013      	ands	r3, r2
 800bbc0:	d100      	bne.n	800bbc4 <HAL_RCC_OscConfig+0x128>
 800bbc2:	e099      	b.n	800bcf8 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bbc4:	4b81      	ldr	r3, [pc, #516]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bbc6:	689b      	ldr	r3, [r3, #8]
 800bbc8:	2238      	movs	r2, #56	; 0x38
 800bbca:	4013      	ands	r3, r2
 800bbcc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bbce:	4b7f      	ldr	r3, [pc, #508]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	2203      	movs	r2, #3
 800bbd4:	4013      	ands	r3, r2
 800bbd6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	2b10      	cmp	r3, #16
 800bbdc:	d102      	bne.n	800bbe4 <HAL_RCC_OscConfig+0x148>
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	d002      	beq.n	800bbea <HAL_RCC_OscConfig+0x14e>
 800bbe4:	69bb      	ldr	r3, [r7, #24]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d135      	bne.n	800bc56 <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bbea:	4b78      	ldr	r3, [pc, #480]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bbec:	681a      	ldr	r2, [r3, #0]
 800bbee:	2380      	movs	r3, #128	; 0x80
 800bbf0:	00db      	lsls	r3, r3, #3
 800bbf2:	4013      	ands	r3, r2
 800bbf4:	d005      	beq.n	800bc02 <HAL_RCC_OscConfig+0x166>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	68db      	ldr	r3, [r3, #12]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d101      	bne.n	800bc02 <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 800bbfe:	2301      	movs	r3, #1
 800bc00:	e2ac      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bc02:	4b72      	ldr	r3, [pc, #456]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	4a74      	ldr	r2, [pc, #464]	; (800bdd8 <HAL_RCC_OscConfig+0x33c>)
 800bc08:	4013      	ands	r3, r2
 800bc0a:	0019      	movs	r1, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	695b      	ldr	r3, [r3, #20]
 800bc10:	021a      	lsls	r2, r3, #8
 800bc12:	4b6e      	ldr	r3, [pc, #440]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc14:	430a      	orrs	r2, r1
 800bc16:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bc18:	69bb      	ldr	r3, [r7, #24]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d112      	bne.n	800bc44 <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800bc1e:	4b6b      	ldr	r3, [pc, #428]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a6e      	ldr	r2, [pc, #440]	; (800bddc <HAL_RCC_OscConfig+0x340>)
 800bc24:	4013      	ands	r3, r2
 800bc26:	0019      	movs	r1, r3
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	691a      	ldr	r2, [r3, #16]
 800bc2c:	4b67      	ldr	r3, [pc, #412]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc2e:	430a      	orrs	r2, r1
 800bc30:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800bc32:	4b66      	ldr	r3, [pc, #408]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	0adb      	lsrs	r3, r3, #11
 800bc38:	2207      	movs	r2, #7
 800bc3a:	4013      	ands	r3, r2
 800bc3c:	4a68      	ldr	r2, [pc, #416]	; (800bde0 <HAL_RCC_OscConfig+0x344>)
 800bc3e:	40da      	lsrs	r2, r3
 800bc40:	4b68      	ldr	r3, [pc, #416]	; (800bde4 <HAL_RCC_OscConfig+0x348>)
 800bc42:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bc44:	4b68      	ldr	r3, [pc, #416]	; (800bde8 <HAL_RCC_OscConfig+0x34c>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	0018      	movs	r0, r3
 800bc4a:	f7fd ff9b 	bl	8009b84 <HAL_InitTick>
 800bc4e:	1e03      	subs	r3, r0, #0
 800bc50:	d051      	beq.n	800bcf6 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 800bc52:	2301      	movs	r3, #1
 800bc54:	e282      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	68db      	ldr	r3, [r3, #12]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d030      	beq.n	800bcc0 <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800bc5e:	4b5b      	ldr	r3, [pc, #364]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a5e      	ldr	r2, [pc, #376]	; (800bddc <HAL_RCC_OscConfig+0x340>)
 800bc64:	4013      	ands	r3, r2
 800bc66:	0019      	movs	r1, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	691a      	ldr	r2, [r3, #16]
 800bc6c:	4b57      	ldr	r3, [pc, #348]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc6e:	430a      	orrs	r2, r1
 800bc70:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800bc72:	4b56      	ldr	r3, [pc, #344]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc74:	681a      	ldr	r2, [r3, #0]
 800bc76:	4b55      	ldr	r3, [pc, #340]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc78:	2180      	movs	r1, #128	; 0x80
 800bc7a:	0049      	lsls	r1, r1, #1
 800bc7c:	430a      	orrs	r2, r1
 800bc7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc80:	f7fe fb0c 	bl	800a29c <HAL_GetTick>
 800bc84:	0003      	movs	r3, r0
 800bc86:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bc88:	e008      	b.n	800bc9c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bc8a:	f7fe fb07 	bl	800a29c <HAL_GetTick>
 800bc8e:	0002      	movs	r2, r0
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	1ad3      	subs	r3, r2, r3
 800bc94:	2b02      	cmp	r3, #2
 800bc96:	d901      	bls.n	800bc9c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800bc98:	2303      	movs	r3, #3
 800bc9a:	e25f      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bc9c:	4b4b      	ldr	r3, [pc, #300]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bc9e:	681a      	ldr	r2, [r3, #0]
 800bca0:	2380      	movs	r3, #128	; 0x80
 800bca2:	00db      	lsls	r3, r3, #3
 800bca4:	4013      	ands	r3, r2
 800bca6:	d0f0      	beq.n	800bc8a <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bca8:	4b48      	ldr	r3, [pc, #288]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	4a4a      	ldr	r2, [pc, #296]	; (800bdd8 <HAL_RCC_OscConfig+0x33c>)
 800bcae:	4013      	ands	r3, r2
 800bcb0:	0019      	movs	r1, r3
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	021a      	lsls	r2, r3, #8
 800bcb8:	4b44      	ldr	r3, [pc, #272]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bcba:	430a      	orrs	r2, r1
 800bcbc:	605a      	str	r2, [r3, #4]
 800bcbe:	e01b      	b.n	800bcf8 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800bcc0:	4b42      	ldr	r3, [pc, #264]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bcc2:	681a      	ldr	r2, [r3, #0]
 800bcc4:	4b41      	ldr	r3, [pc, #260]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bcc6:	4949      	ldr	r1, [pc, #292]	; (800bdec <HAL_RCC_OscConfig+0x350>)
 800bcc8:	400a      	ands	r2, r1
 800bcca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bccc:	f7fe fae6 	bl	800a29c <HAL_GetTick>
 800bcd0:	0003      	movs	r3, r0
 800bcd2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bcd4:	e008      	b.n	800bce8 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bcd6:	f7fe fae1 	bl	800a29c <HAL_GetTick>
 800bcda:	0002      	movs	r2, r0
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	1ad3      	subs	r3, r2, r3
 800bce0:	2b02      	cmp	r3, #2
 800bce2:	d901      	bls.n	800bce8 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 800bce4:	2303      	movs	r3, #3
 800bce6:	e239      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bce8:	4b38      	ldr	r3, [pc, #224]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	2380      	movs	r3, #128	; 0x80
 800bcee:	00db      	lsls	r3, r3, #3
 800bcf0:	4013      	ands	r3, r2
 800bcf2:	d1f0      	bne.n	800bcd6 <HAL_RCC_OscConfig+0x23a>
 800bcf4:	e000      	b.n	800bcf8 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bcf6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	2208      	movs	r2, #8
 800bcfe:	4013      	ands	r3, r2
 800bd00:	d047      	beq.n	800bd92 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800bd02:	4b32      	ldr	r3, [pc, #200]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd04:	689b      	ldr	r3, [r3, #8]
 800bd06:	2238      	movs	r2, #56	; 0x38
 800bd08:	4013      	ands	r3, r2
 800bd0a:	2b18      	cmp	r3, #24
 800bd0c:	d10a      	bne.n	800bd24 <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800bd0e:	4b2f      	ldr	r3, [pc, #188]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd12:	2202      	movs	r2, #2
 800bd14:	4013      	ands	r3, r2
 800bd16:	d03c      	beq.n	800bd92 <HAL_RCC_OscConfig+0x2f6>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	699b      	ldr	r3, [r3, #24]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d138      	bne.n	800bd92 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 800bd20:	2301      	movs	r3, #1
 800bd22:	e21b      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	699b      	ldr	r3, [r3, #24]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d019      	beq.n	800bd60 <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800bd2c:	4b27      	ldr	r3, [pc, #156]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd2e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bd30:	4b26      	ldr	r3, [pc, #152]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd32:	2101      	movs	r1, #1
 800bd34:	430a      	orrs	r2, r1
 800bd36:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd38:	f7fe fab0 	bl	800a29c <HAL_GetTick>
 800bd3c:	0003      	movs	r3, r0
 800bd3e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bd40:	e008      	b.n	800bd54 <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd42:	f7fe faab 	bl	800a29c <HAL_GetTick>
 800bd46:	0002      	movs	r2, r0
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	1ad3      	subs	r3, r2, r3
 800bd4c:	2b02      	cmp	r3, #2
 800bd4e:	d901      	bls.n	800bd54 <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 800bd50:	2303      	movs	r3, #3
 800bd52:	e203      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bd54:	4b1d      	ldr	r3, [pc, #116]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd58:	2202      	movs	r2, #2
 800bd5a:	4013      	ands	r3, r2
 800bd5c:	d0f1      	beq.n	800bd42 <HAL_RCC_OscConfig+0x2a6>
 800bd5e:	e018      	b.n	800bd92 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800bd60:	4b1a      	ldr	r3, [pc, #104]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd62:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bd64:	4b19      	ldr	r3, [pc, #100]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd66:	2101      	movs	r1, #1
 800bd68:	438a      	bics	r2, r1
 800bd6a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd6c:	f7fe fa96 	bl	800a29c <HAL_GetTick>
 800bd70:	0003      	movs	r3, r0
 800bd72:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bd74:	e008      	b.n	800bd88 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd76:	f7fe fa91 	bl	800a29c <HAL_GetTick>
 800bd7a:	0002      	movs	r2, r0
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	1ad3      	subs	r3, r2, r3
 800bd80:	2b02      	cmp	r3, #2
 800bd82:	d901      	bls.n	800bd88 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 800bd84:	2303      	movs	r3, #3
 800bd86:	e1e9      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bd88:	4b10      	ldr	r3, [pc, #64]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bd8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd8c:	2202      	movs	r2, #2
 800bd8e:	4013      	ands	r3, r2
 800bd90:	d1f1      	bne.n	800bd76 <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	2204      	movs	r2, #4
 800bd98:	4013      	ands	r3, r2
 800bd9a:	d100      	bne.n	800bd9e <HAL_RCC_OscConfig+0x302>
 800bd9c:	e0c6      	b.n	800bf2c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bd9e:	231f      	movs	r3, #31
 800bda0:	18fb      	adds	r3, r7, r3
 800bda2:	2200      	movs	r2, #0
 800bda4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800bda6:	4b09      	ldr	r3, [pc, #36]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	2238      	movs	r2, #56	; 0x38
 800bdac:	4013      	ands	r3, r2
 800bdae:	2b20      	cmp	r3, #32
 800bdb0:	d11e      	bne.n	800bdf0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800bdb2:	4b06      	ldr	r3, [pc, #24]	; (800bdcc <HAL_RCC_OscConfig+0x330>)
 800bdb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdb6:	2202      	movs	r2, #2
 800bdb8:	4013      	ands	r3, r2
 800bdba:	d100      	bne.n	800bdbe <HAL_RCC_OscConfig+0x322>
 800bdbc:	e0b6      	b.n	800bf2c <HAL_RCC_OscConfig+0x490>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	689b      	ldr	r3, [r3, #8]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d000      	beq.n	800bdc8 <HAL_RCC_OscConfig+0x32c>
 800bdc6:	e0b1      	b.n	800bf2c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800bdc8:	2301      	movs	r3, #1
 800bdca:	e1c7      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
 800bdcc:	40021000 	.word	0x40021000
 800bdd0:	fffeffff 	.word	0xfffeffff
 800bdd4:	fffbffff 	.word	0xfffbffff
 800bdd8:	ffff80ff 	.word	0xffff80ff
 800bddc:	ffffc7ff 	.word	0xffffc7ff
 800bde0:	00f42400 	.word	0x00f42400
 800bde4:	2000047c 	.word	0x2000047c
 800bde8:	20000480 	.word	0x20000480
 800bdec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bdf0:	4bb8      	ldr	r3, [pc, #736]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bdf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bdf4:	2380      	movs	r3, #128	; 0x80
 800bdf6:	055b      	lsls	r3, r3, #21
 800bdf8:	4013      	ands	r3, r2
 800bdfa:	d101      	bne.n	800be00 <HAL_RCC_OscConfig+0x364>
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e000      	b.n	800be02 <HAL_RCC_OscConfig+0x366>
 800be00:	2300      	movs	r3, #0
 800be02:	2b00      	cmp	r3, #0
 800be04:	d011      	beq.n	800be2a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800be06:	4bb3      	ldr	r3, [pc, #716]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be0a:	4bb2      	ldr	r3, [pc, #712]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be0c:	2180      	movs	r1, #128	; 0x80
 800be0e:	0549      	lsls	r1, r1, #21
 800be10:	430a      	orrs	r2, r1
 800be12:	63da      	str	r2, [r3, #60]	; 0x3c
 800be14:	4baf      	ldr	r3, [pc, #700]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be18:	2380      	movs	r3, #128	; 0x80
 800be1a:	055b      	lsls	r3, r3, #21
 800be1c:	4013      	ands	r3, r2
 800be1e:	60fb      	str	r3, [r7, #12]
 800be20:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800be22:	231f      	movs	r3, #31
 800be24:	18fb      	adds	r3, r7, r3
 800be26:	2201      	movs	r2, #1
 800be28:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be2a:	4bab      	ldr	r3, [pc, #684]	; (800c0d8 <HAL_RCC_OscConfig+0x63c>)
 800be2c:	681a      	ldr	r2, [r3, #0]
 800be2e:	2380      	movs	r3, #128	; 0x80
 800be30:	005b      	lsls	r3, r3, #1
 800be32:	4013      	ands	r3, r2
 800be34:	d11a      	bne.n	800be6c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be36:	4ba8      	ldr	r3, [pc, #672]	; (800c0d8 <HAL_RCC_OscConfig+0x63c>)
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	4ba7      	ldr	r3, [pc, #668]	; (800c0d8 <HAL_RCC_OscConfig+0x63c>)
 800be3c:	2180      	movs	r1, #128	; 0x80
 800be3e:	0049      	lsls	r1, r1, #1
 800be40:	430a      	orrs	r2, r1
 800be42:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800be44:	f7fe fa2a 	bl	800a29c <HAL_GetTick>
 800be48:	0003      	movs	r3, r0
 800be4a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be4c:	e008      	b.n	800be60 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be4e:	f7fe fa25 	bl	800a29c <HAL_GetTick>
 800be52:	0002      	movs	r2, r0
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	1ad3      	subs	r3, r2, r3
 800be58:	2b02      	cmp	r3, #2
 800be5a:	d901      	bls.n	800be60 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800be5c:	2303      	movs	r3, #3
 800be5e:	e17d      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be60:	4b9d      	ldr	r3, [pc, #628]	; (800c0d8 <HAL_RCC_OscConfig+0x63c>)
 800be62:	681a      	ldr	r2, [r3, #0]
 800be64:	2380      	movs	r3, #128	; 0x80
 800be66:	005b      	lsls	r3, r3, #1
 800be68:	4013      	ands	r3, r2
 800be6a:	d0f0      	beq.n	800be4e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	2b01      	cmp	r3, #1
 800be72:	d106      	bne.n	800be82 <HAL_RCC_OscConfig+0x3e6>
 800be74:	4b97      	ldr	r3, [pc, #604]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800be78:	4b96      	ldr	r3, [pc, #600]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be7a:	2101      	movs	r1, #1
 800be7c:	430a      	orrs	r2, r1
 800be7e:	65da      	str	r2, [r3, #92]	; 0x5c
 800be80:	e01c      	b.n	800bebc <HAL_RCC_OscConfig+0x420>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	2b05      	cmp	r3, #5
 800be88:	d10c      	bne.n	800bea4 <HAL_RCC_OscConfig+0x408>
 800be8a:	4b92      	ldr	r3, [pc, #584]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800be8e:	4b91      	ldr	r3, [pc, #580]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be90:	2104      	movs	r1, #4
 800be92:	430a      	orrs	r2, r1
 800be94:	65da      	str	r2, [r3, #92]	; 0x5c
 800be96:	4b8f      	ldr	r3, [pc, #572]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800be9a:	4b8e      	ldr	r3, [pc, #568]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800be9c:	2101      	movs	r1, #1
 800be9e:	430a      	orrs	r2, r1
 800bea0:	65da      	str	r2, [r3, #92]	; 0x5c
 800bea2:	e00b      	b.n	800bebc <HAL_RCC_OscConfig+0x420>
 800bea4:	4b8b      	ldr	r3, [pc, #556]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bea6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bea8:	4b8a      	ldr	r3, [pc, #552]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800beaa:	2101      	movs	r1, #1
 800beac:	438a      	bics	r2, r1
 800beae:	65da      	str	r2, [r3, #92]	; 0x5c
 800beb0:	4b88      	ldr	r3, [pc, #544]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800beb2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800beb4:	4b87      	ldr	r3, [pc, #540]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800beb6:	2104      	movs	r1, #4
 800beb8:	438a      	bics	r2, r1
 800beba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	689b      	ldr	r3, [r3, #8]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d014      	beq.n	800beee <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bec4:	f7fe f9ea 	bl	800a29c <HAL_GetTick>
 800bec8:	0003      	movs	r3, r0
 800beca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800becc:	e009      	b.n	800bee2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bece:	f7fe f9e5 	bl	800a29c <HAL_GetTick>
 800bed2:	0002      	movs	r2, r0
 800bed4:	693b      	ldr	r3, [r7, #16]
 800bed6:	1ad3      	subs	r3, r2, r3
 800bed8:	4a80      	ldr	r2, [pc, #512]	; (800c0dc <HAL_RCC_OscConfig+0x640>)
 800beda:	4293      	cmp	r3, r2
 800bedc:	d901      	bls.n	800bee2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800bede:	2303      	movs	r3, #3
 800bee0:	e13c      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bee2:	4b7c      	ldr	r3, [pc, #496]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bee6:	2202      	movs	r2, #2
 800bee8:	4013      	ands	r3, r2
 800beea:	d0f0      	beq.n	800bece <HAL_RCC_OscConfig+0x432>
 800beec:	e013      	b.n	800bf16 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800beee:	f7fe f9d5 	bl	800a29c <HAL_GetTick>
 800bef2:	0003      	movs	r3, r0
 800bef4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bef6:	e009      	b.n	800bf0c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bef8:	f7fe f9d0 	bl	800a29c <HAL_GetTick>
 800befc:	0002      	movs	r2, r0
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	1ad3      	subs	r3, r2, r3
 800bf02:	4a76      	ldr	r2, [pc, #472]	; (800c0dc <HAL_RCC_OscConfig+0x640>)
 800bf04:	4293      	cmp	r3, r2
 800bf06:	d901      	bls.n	800bf0c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800bf08:	2303      	movs	r3, #3
 800bf0a:	e127      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf0c:	4b71      	ldr	r3, [pc, #452]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf10:	2202      	movs	r2, #2
 800bf12:	4013      	ands	r3, r2
 800bf14:	d1f0      	bne.n	800bef8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800bf16:	231f      	movs	r3, #31
 800bf18:	18fb      	adds	r3, r7, r3
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d105      	bne.n	800bf2c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800bf20:	4b6c      	ldr	r3, [pc, #432]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bf24:	4b6b      	ldr	r3, [pc, #428]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf26:	496e      	ldr	r1, [pc, #440]	; (800c0e0 <HAL_RCC_OscConfig+0x644>)
 800bf28:	400a      	ands	r2, r1
 800bf2a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2220      	movs	r2, #32
 800bf32:	4013      	ands	r3, r2
 800bf34:	d039      	beq.n	800bfaa <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	69db      	ldr	r3, [r3, #28]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d01b      	beq.n	800bf76 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bf3e:	4b65      	ldr	r3, [pc, #404]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	4b64      	ldr	r3, [pc, #400]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf44:	2180      	movs	r1, #128	; 0x80
 800bf46:	03c9      	lsls	r1, r1, #15
 800bf48:	430a      	orrs	r2, r1
 800bf4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf4c:	f7fe f9a6 	bl	800a29c <HAL_GetTick>
 800bf50:	0003      	movs	r3, r0
 800bf52:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bf54:	e008      	b.n	800bf68 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bf56:	f7fe f9a1 	bl	800a29c <HAL_GetTick>
 800bf5a:	0002      	movs	r2, r0
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	1ad3      	subs	r3, r2, r3
 800bf60:	2b02      	cmp	r3, #2
 800bf62:	d901      	bls.n	800bf68 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800bf64:	2303      	movs	r3, #3
 800bf66:	e0f9      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bf68:	4b5a      	ldr	r3, [pc, #360]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf6a:	681a      	ldr	r2, [r3, #0]
 800bf6c:	2380      	movs	r3, #128	; 0x80
 800bf6e:	041b      	lsls	r3, r3, #16
 800bf70:	4013      	ands	r3, r2
 800bf72:	d0f0      	beq.n	800bf56 <HAL_RCC_OscConfig+0x4ba>
 800bf74:	e019      	b.n	800bfaa <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bf76:	4b57      	ldr	r3, [pc, #348]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf78:	681a      	ldr	r2, [r3, #0]
 800bf7a:	4b56      	ldr	r3, [pc, #344]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bf7c:	4959      	ldr	r1, [pc, #356]	; (800c0e4 <HAL_RCC_OscConfig+0x648>)
 800bf7e:	400a      	ands	r2, r1
 800bf80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf82:	f7fe f98b 	bl	800a29c <HAL_GetTick>
 800bf86:	0003      	movs	r3, r0
 800bf88:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bf8a:	e008      	b.n	800bf9e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bf8c:	f7fe f986 	bl	800a29c <HAL_GetTick>
 800bf90:	0002      	movs	r2, r0
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	1ad3      	subs	r3, r2, r3
 800bf96:	2b02      	cmp	r3, #2
 800bf98:	d901      	bls.n	800bf9e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800bf9a:	2303      	movs	r3, #3
 800bf9c:	e0de      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bf9e:	4b4d      	ldr	r3, [pc, #308]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bfa0:	681a      	ldr	r2, [r3, #0]
 800bfa2:	2380      	movs	r3, #128	; 0x80
 800bfa4:	041b      	lsls	r3, r3, #16
 800bfa6:	4013      	ands	r3, r2
 800bfa8:	d1f0      	bne.n	800bf8c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6a1b      	ldr	r3, [r3, #32]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d100      	bne.n	800bfb4 <HAL_RCC_OscConfig+0x518>
 800bfb2:	e0d2      	b.n	800c15a <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bfb4:	4b47      	ldr	r3, [pc, #284]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bfb6:	689b      	ldr	r3, [r3, #8]
 800bfb8:	2238      	movs	r2, #56	; 0x38
 800bfba:	4013      	ands	r3, r2
 800bfbc:	2b10      	cmp	r3, #16
 800bfbe:	d100      	bne.n	800bfc2 <HAL_RCC_OscConfig+0x526>
 800bfc0:	e081      	b.n	800c0c6 <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6a1b      	ldr	r3, [r3, #32]
 800bfc6:	2b02      	cmp	r3, #2
 800bfc8:	d156      	bne.n	800c078 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bfca:	4b42      	ldr	r3, [pc, #264]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	4b41      	ldr	r3, [pc, #260]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bfd0:	4945      	ldr	r1, [pc, #276]	; (800c0e8 <HAL_RCC_OscConfig+0x64c>)
 800bfd2:	400a      	ands	r2, r1
 800bfd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfd6:	f7fe f961 	bl	800a29c <HAL_GetTick>
 800bfda:	0003      	movs	r3, r0
 800bfdc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bfde:	e008      	b.n	800bff2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bfe0:	f7fe f95c 	bl	800a29c <HAL_GetTick>
 800bfe4:	0002      	movs	r2, r0
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	1ad3      	subs	r3, r2, r3
 800bfea:	2b02      	cmp	r3, #2
 800bfec:	d901      	bls.n	800bff2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800bfee:	2303      	movs	r3, #3
 800bff0:	e0b4      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bff2:	4b38      	ldr	r3, [pc, #224]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800bff4:	681a      	ldr	r2, [r3, #0]
 800bff6:	2380      	movs	r3, #128	; 0x80
 800bff8:	049b      	lsls	r3, r3, #18
 800bffa:	4013      	ands	r3, r2
 800bffc:	d1f0      	bne.n	800bfe0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bffe:	4b35      	ldr	r3, [pc, #212]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c000:	68db      	ldr	r3, [r3, #12]
 800c002:	4a3a      	ldr	r2, [pc, #232]	; (800c0ec <HAL_RCC_OscConfig+0x650>)
 800c004:	4013      	ands	r3, r2
 800c006:	0019      	movs	r1, r3
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c010:	431a      	orrs	r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c016:	021b      	lsls	r3, r3, #8
 800c018:	431a      	orrs	r2, r3
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c01e:	431a      	orrs	r2, r3
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c024:	431a      	orrs	r2, r3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c02a:	431a      	orrs	r2, r3
 800c02c:	4b29      	ldr	r3, [pc, #164]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c02e:	430a      	orrs	r2, r1
 800c030:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c032:	4b28      	ldr	r3, [pc, #160]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c034:	681a      	ldr	r2, [r3, #0]
 800c036:	4b27      	ldr	r3, [pc, #156]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c038:	2180      	movs	r1, #128	; 0x80
 800c03a:	0449      	lsls	r1, r1, #17
 800c03c:	430a      	orrs	r2, r1
 800c03e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800c040:	4b24      	ldr	r3, [pc, #144]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c042:	68da      	ldr	r2, [r3, #12]
 800c044:	4b23      	ldr	r3, [pc, #140]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c046:	2180      	movs	r1, #128	; 0x80
 800c048:	0549      	lsls	r1, r1, #21
 800c04a:	430a      	orrs	r2, r1
 800c04c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c04e:	f7fe f925 	bl	800a29c <HAL_GetTick>
 800c052:	0003      	movs	r3, r0
 800c054:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c056:	e008      	b.n	800c06a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c058:	f7fe f920 	bl	800a29c <HAL_GetTick>
 800c05c:	0002      	movs	r2, r0
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	1ad3      	subs	r3, r2, r3
 800c062:	2b02      	cmp	r3, #2
 800c064:	d901      	bls.n	800c06a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800c066:	2303      	movs	r3, #3
 800c068:	e078      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c06a:	4b1a      	ldr	r3, [pc, #104]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c06c:	681a      	ldr	r2, [r3, #0]
 800c06e:	2380      	movs	r3, #128	; 0x80
 800c070:	049b      	lsls	r3, r3, #18
 800c072:	4013      	ands	r3, r2
 800c074:	d0f0      	beq.n	800c058 <HAL_RCC_OscConfig+0x5bc>
 800c076:	e070      	b.n	800c15a <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c078:	4b16      	ldr	r3, [pc, #88]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	4b15      	ldr	r3, [pc, #84]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c07e:	491a      	ldr	r1, [pc, #104]	; (800c0e8 <HAL_RCC_OscConfig+0x64c>)
 800c080:	400a      	ands	r2, r1
 800c082:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800c084:	4b13      	ldr	r3, [pc, #76]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c086:	68da      	ldr	r2, [r3, #12]
 800c088:	4b12      	ldr	r3, [pc, #72]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c08a:	2103      	movs	r1, #3
 800c08c:	438a      	bics	r2, r1
 800c08e:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800c090:	4b10      	ldr	r3, [pc, #64]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c092:	68da      	ldr	r2, [r3, #12]
 800c094:	4b0f      	ldr	r3, [pc, #60]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c096:	4916      	ldr	r1, [pc, #88]	; (800c0f0 <HAL_RCC_OscConfig+0x654>)
 800c098:	400a      	ands	r2, r1
 800c09a:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c09c:	f7fe f8fe 	bl	800a29c <HAL_GetTick>
 800c0a0:	0003      	movs	r3, r0
 800c0a2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c0a4:	e008      	b.n	800c0b8 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c0a6:	f7fe f8f9 	bl	800a29c <HAL_GetTick>
 800c0aa:	0002      	movs	r2, r0
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	1ad3      	subs	r3, r2, r3
 800c0b0:	2b02      	cmp	r3, #2
 800c0b2:	d901      	bls.n	800c0b8 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800c0b4:	2303      	movs	r3, #3
 800c0b6:	e051      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c0b8:	4b06      	ldr	r3, [pc, #24]	; (800c0d4 <HAL_RCC_OscConfig+0x638>)
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	2380      	movs	r3, #128	; 0x80
 800c0be:	049b      	lsls	r3, r3, #18
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	d1f0      	bne.n	800c0a6 <HAL_RCC_OscConfig+0x60a>
 800c0c4:	e049      	b.n	800c15a <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6a1b      	ldr	r3, [r3, #32]
 800c0ca:	2b01      	cmp	r3, #1
 800c0cc:	d112      	bne.n	800c0f4 <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	e044      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
 800c0d2:	46c0      	nop			; (mov r8, r8)
 800c0d4:	40021000 	.word	0x40021000
 800c0d8:	40007000 	.word	0x40007000
 800c0dc:	00001388 	.word	0x00001388
 800c0e0:	efffffff 	.word	0xefffffff
 800c0e4:	ffbfffff 	.word	0xffbfffff
 800c0e8:	feffffff 	.word	0xfeffffff
 800c0ec:	11c1808c 	.word	0x11c1808c
 800c0f0:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800c0f4:	4b1b      	ldr	r3, [pc, #108]	; (800c164 <HAL_RCC_OscConfig+0x6c8>)
 800c0f6:	68db      	ldr	r3, [r3, #12]
 800c0f8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	2203      	movs	r2, #3
 800c0fe:	401a      	ands	r2, r3
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c104:	429a      	cmp	r2, r3
 800c106:	d126      	bne.n	800c156 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c108:	697b      	ldr	r3, [r7, #20]
 800c10a:	2270      	movs	r2, #112	; 0x70
 800c10c:	401a      	ands	r2, r3
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c112:	429a      	cmp	r2, r3
 800c114:	d11f      	bne.n	800c156 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	23fe      	movs	r3, #254	; 0xfe
 800c11a:	01db      	lsls	r3, r3, #7
 800c11c:	401a      	ands	r2, r3
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c122:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c124:	429a      	cmp	r2, r3
 800c126:	d116      	bne.n	800c156 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c128:	697a      	ldr	r2, [r7, #20]
 800c12a:	23f8      	movs	r3, #248	; 0xf8
 800c12c:	039b      	lsls	r3, r3, #14
 800c12e:	401a      	ands	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c134:	429a      	cmp	r2, r3
 800c136:	d10e      	bne.n	800c156 <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c138:	697a      	ldr	r2, [r7, #20]
 800c13a:	23e0      	movs	r3, #224	; 0xe0
 800c13c:	051b      	lsls	r3, r3, #20
 800c13e:	401a      	ands	r2, r3
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c144:	429a      	cmp	r2, r3
 800c146:	d106      	bne.n	800c156 <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	0f5b      	lsrs	r3, r3, #29
 800c14c:	075a      	lsls	r2, r3, #29
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c152:	429a      	cmp	r2, r3
 800c154:	d001      	beq.n	800c15a <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 800c156:	2301      	movs	r3, #1
 800c158:	e000      	b.n	800c15c <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 800c15a:	2300      	movs	r3, #0
}
 800c15c:	0018      	movs	r0, r3
 800c15e:	46bd      	mov	sp, r7
 800c160:	b008      	add	sp, #32
 800c162:	bd80      	pop	{r7, pc}
 800c164:	40021000 	.word	0x40021000

0800c168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d101      	bne.n	800c17c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c178:	2301      	movs	r3, #1
 800c17a:	e0e9      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c17c:	4b76      	ldr	r3, [pc, #472]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	2207      	movs	r2, #7
 800c182:	4013      	ands	r3, r2
 800c184:	683a      	ldr	r2, [r7, #0]
 800c186:	429a      	cmp	r2, r3
 800c188:	d91e      	bls.n	800c1c8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c18a:	4b73      	ldr	r3, [pc, #460]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2207      	movs	r2, #7
 800c190:	4393      	bics	r3, r2
 800c192:	0019      	movs	r1, r3
 800c194:	4b70      	ldr	r3, [pc, #448]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c196:	683a      	ldr	r2, [r7, #0]
 800c198:	430a      	orrs	r2, r1
 800c19a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c19c:	f7fe f87e 	bl	800a29c <HAL_GetTick>
 800c1a0:	0003      	movs	r3, r0
 800c1a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c1a4:	e009      	b.n	800c1ba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c1a6:	f7fe f879 	bl	800a29c <HAL_GetTick>
 800c1aa:	0002      	movs	r2, r0
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	1ad3      	subs	r3, r2, r3
 800c1b0:	4a6a      	ldr	r2, [pc, #424]	; (800c35c <HAL_RCC_ClockConfig+0x1f4>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d901      	bls.n	800c1ba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800c1b6:	2303      	movs	r3, #3
 800c1b8:	e0ca      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c1ba:	4b67      	ldr	r3, [pc, #412]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	2207      	movs	r2, #7
 800c1c0:	4013      	ands	r3, r2
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d1ee      	bne.n	800c1a6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2202      	movs	r2, #2
 800c1ce:	4013      	ands	r3, r2
 800c1d0:	d015      	beq.n	800c1fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2204      	movs	r2, #4
 800c1d8:	4013      	ands	r3, r2
 800c1da:	d006      	beq.n	800c1ea <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800c1dc:	4b60      	ldr	r3, [pc, #384]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c1de:	689a      	ldr	r2, [r3, #8]
 800c1e0:	4b5f      	ldr	r3, [pc, #380]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c1e2:	21e0      	movs	r1, #224	; 0xe0
 800c1e4:	01c9      	lsls	r1, r1, #7
 800c1e6:	430a      	orrs	r2, r1
 800c1e8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c1ea:	4b5d      	ldr	r3, [pc, #372]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c1ec:	689b      	ldr	r3, [r3, #8]
 800c1ee:	4a5d      	ldr	r2, [pc, #372]	; (800c364 <HAL_RCC_ClockConfig+0x1fc>)
 800c1f0:	4013      	ands	r3, r2
 800c1f2:	0019      	movs	r1, r3
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	689a      	ldr	r2, [r3, #8]
 800c1f8:	4b59      	ldr	r3, [pc, #356]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c1fa:	430a      	orrs	r2, r1
 800c1fc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2201      	movs	r2, #1
 800c204:	4013      	ands	r3, r2
 800c206:	d057      	beq.n	800c2b8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d107      	bne.n	800c220 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c210:	4b53      	ldr	r3, [pc, #332]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	2380      	movs	r3, #128	; 0x80
 800c216:	029b      	lsls	r3, r3, #10
 800c218:	4013      	ands	r3, r2
 800c21a:	d12b      	bne.n	800c274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c21c:	2301      	movs	r3, #1
 800c21e:	e097      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	685b      	ldr	r3, [r3, #4]
 800c224:	2b02      	cmp	r3, #2
 800c226:	d107      	bne.n	800c238 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c228:	4b4d      	ldr	r3, [pc, #308]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	2380      	movs	r3, #128	; 0x80
 800c22e:	049b      	lsls	r3, r3, #18
 800c230:	4013      	ands	r3, r2
 800c232:	d11f      	bne.n	800c274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c234:	2301      	movs	r3, #1
 800c236:	e08b      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d107      	bne.n	800c250 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c240:	4b47      	ldr	r3, [pc, #284]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c242:	681a      	ldr	r2, [r3, #0]
 800c244:	2380      	movs	r3, #128	; 0x80
 800c246:	00db      	lsls	r3, r3, #3
 800c248:	4013      	ands	r3, r2
 800c24a:	d113      	bne.n	800c274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c24c:	2301      	movs	r3, #1
 800c24e:	e07f      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	2b03      	cmp	r3, #3
 800c256:	d106      	bne.n	800c266 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c258:	4b41      	ldr	r3, [pc, #260]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c25a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c25c:	2202      	movs	r2, #2
 800c25e:	4013      	ands	r3, r2
 800c260:	d108      	bne.n	800c274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c262:	2301      	movs	r3, #1
 800c264:	e074      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c266:	4b3e      	ldr	r3, [pc, #248]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c26a:	2202      	movs	r2, #2
 800c26c:	4013      	ands	r3, r2
 800c26e:	d101      	bne.n	800c274 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	e06d      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c274:	4b3a      	ldr	r3, [pc, #232]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c276:	689b      	ldr	r3, [r3, #8]
 800c278:	2207      	movs	r2, #7
 800c27a:	4393      	bics	r3, r2
 800c27c:	0019      	movs	r1, r3
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	4b37      	ldr	r3, [pc, #220]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c284:	430a      	orrs	r2, r1
 800c286:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c288:	f7fe f808 	bl	800a29c <HAL_GetTick>
 800c28c:	0003      	movs	r3, r0
 800c28e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c290:	e009      	b.n	800c2a6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c292:	f7fe f803 	bl	800a29c <HAL_GetTick>
 800c296:	0002      	movs	r2, r0
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	1ad3      	subs	r3, r2, r3
 800c29c:	4a2f      	ldr	r2, [pc, #188]	; (800c35c <HAL_RCC_ClockConfig+0x1f4>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d901      	bls.n	800c2a6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800c2a2:	2303      	movs	r3, #3
 800c2a4:	e054      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c2a6:	4b2e      	ldr	r3, [pc, #184]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c2a8:	689b      	ldr	r3, [r3, #8]
 800c2aa:	2238      	movs	r2, #56	; 0x38
 800c2ac:	401a      	ands	r2, r3
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	685b      	ldr	r3, [r3, #4]
 800c2b2:	00db      	lsls	r3, r3, #3
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d1ec      	bne.n	800c292 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c2b8:	4b27      	ldr	r3, [pc, #156]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2207      	movs	r2, #7
 800c2be:	4013      	ands	r3, r2
 800c2c0:	683a      	ldr	r2, [r7, #0]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d21e      	bcs.n	800c304 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c2c6:	4b24      	ldr	r3, [pc, #144]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	2207      	movs	r2, #7
 800c2cc:	4393      	bics	r3, r2
 800c2ce:	0019      	movs	r1, r3
 800c2d0:	4b21      	ldr	r3, [pc, #132]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c2d2:	683a      	ldr	r2, [r7, #0]
 800c2d4:	430a      	orrs	r2, r1
 800c2d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c2d8:	f7fd ffe0 	bl	800a29c <HAL_GetTick>
 800c2dc:	0003      	movs	r3, r0
 800c2de:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c2e0:	e009      	b.n	800c2f6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c2e2:	f7fd ffdb 	bl	800a29c <HAL_GetTick>
 800c2e6:	0002      	movs	r2, r0
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	1ad3      	subs	r3, r2, r3
 800c2ec:	4a1b      	ldr	r2, [pc, #108]	; (800c35c <HAL_RCC_ClockConfig+0x1f4>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d901      	bls.n	800c2f6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800c2f2:	2303      	movs	r3, #3
 800c2f4:	e02c      	b.n	800c350 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c2f6:	4b18      	ldr	r3, [pc, #96]	; (800c358 <HAL_RCC_ClockConfig+0x1f0>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	2207      	movs	r2, #7
 800c2fc:	4013      	ands	r3, r2
 800c2fe:	683a      	ldr	r2, [r7, #0]
 800c300:	429a      	cmp	r2, r3
 800c302:	d1ee      	bne.n	800c2e2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	2204      	movs	r2, #4
 800c30a:	4013      	ands	r3, r2
 800c30c:	d009      	beq.n	800c322 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800c30e:	4b14      	ldr	r3, [pc, #80]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	4a15      	ldr	r2, [pc, #84]	; (800c368 <HAL_RCC_ClockConfig+0x200>)
 800c314:	4013      	ands	r3, r2
 800c316:	0019      	movs	r1, r3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	68da      	ldr	r2, [r3, #12]
 800c31c:	4b10      	ldr	r3, [pc, #64]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c31e:	430a      	orrs	r2, r1
 800c320:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800c322:	f000 f829 	bl	800c378 <HAL_RCC_GetSysClockFreq>
 800c326:	0001      	movs	r1, r0
 800c328:	4b0d      	ldr	r3, [pc, #52]	; (800c360 <HAL_RCC_ClockConfig+0x1f8>)
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	0a1b      	lsrs	r3, r3, #8
 800c32e:	220f      	movs	r2, #15
 800c330:	401a      	ands	r2, r3
 800c332:	4b0e      	ldr	r3, [pc, #56]	; (800c36c <HAL_RCC_ClockConfig+0x204>)
 800c334:	0092      	lsls	r2, r2, #2
 800c336:	58d3      	ldr	r3, [r2, r3]
 800c338:	221f      	movs	r2, #31
 800c33a:	4013      	ands	r3, r2
 800c33c:	000a      	movs	r2, r1
 800c33e:	40da      	lsrs	r2, r3
 800c340:	4b0b      	ldr	r3, [pc, #44]	; (800c370 <HAL_RCC_ClockConfig+0x208>)
 800c342:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c344:	4b0b      	ldr	r3, [pc, #44]	; (800c374 <HAL_RCC_ClockConfig+0x20c>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	0018      	movs	r0, r3
 800c34a:	f7fd fc1b 	bl	8009b84 <HAL_InitTick>
 800c34e:	0003      	movs	r3, r0
}
 800c350:	0018      	movs	r0, r3
 800c352:	46bd      	mov	sp, r7
 800c354:	b004      	add	sp, #16
 800c356:	bd80      	pop	{r7, pc}
 800c358:	40022000 	.word	0x40022000
 800c35c:	00001388 	.word	0x00001388
 800c360:	40021000 	.word	0x40021000
 800c364:	fffff0ff 	.word	0xfffff0ff
 800c368:	ffff8fff 	.word	0xffff8fff
 800c36c:	08012be0 	.word	0x08012be0
 800c370:	2000047c 	.word	0x2000047c
 800c374:	20000480 	.word	0x20000480

0800c378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b086      	sub	sp, #24
 800c37c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c37e:	4b3c      	ldr	r3, [pc, #240]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	2238      	movs	r2, #56	; 0x38
 800c384:	4013      	ands	r3, r2
 800c386:	d10f      	bne.n	800c3a8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c388:	4b39      	ldr	r3, [pc, #228]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	0adb      	lsrs	r3, r3, #11
 800c38e:	2207      	movs	r2, #7
 800c390:	4013      	ands	r3, r2
 800c392:	2201      	movs	r2, #1
 800c394:	409a      	lsls	r2, r3
 800c396:	0013      	movs	r3, r2
 800c398:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800c39a:	6839      	ldr	r1, [r7, #0]
 800c39c:	4835      	ldr	r0, [pc, #212]	; (800c474 <HAL_RCC_GetSysClockFreq+0xfc>)
 800c39e:	f7f3 fec5 	bl	800012c <__udivsi3>
 800c3a2:	0003      	movs	r3, r0
 800c3a4:	613b      	str	r3, [r7, #16]
 800c3a6:	e05d      	b.n	800c464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c3a8:	4b31      	ldr	r3, [pc, #196]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c3aa:	689b      	ldr	r3, [r3, #8]
 800c3ac:	2238      	movs	r2, #56	; 0x38
 800c3ae:	4013      	ands	r3, r2
 800c3b0:	2b08      	cmp	r3, #8
 800c3b2:	d102      	bne.n	800c3ba <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c3b4:	4b30      	ldr	r3, [pc, #192]	; (800c478 <HAL_RCC_GetSysClockFreq+0x100>)
 800c3b6:	613b      	str	r3, [r7, #16]
 800c3b8:	e054      	b.n	800c464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c3ba:	4b2d      	ldr	r3, [pc, #180]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	2238      	movs	r2, #56	; 0x38
 800c3c0:	4013      	ands	r3, r2
 800c3c2:	2b10      	cmp	r3, #16
 800c3c4:	d138      	bne.n	800c438 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800c3c6:	4b2a      	ldr	r3, [pc, #168]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c3c8:	68db      	ldr	r3, [r3, #12]
 800c3ca:	2203      	movs	r2, #3
 800c3cc:	4013      	ands	r3, r2
 800c3ce:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c3d0:	4b27      	ldr	r3, [pc, #156]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c3d2:	68db      	ldr	r3, [r3, #12]
 800c3d4:	091b      	lsrs	r3, r3, #4
 800c3d6:	2207      	movs	r2, #7
 800c3d8:	4013      	ands	r3, r2
 800c3da:	3301      	adds	r3, #1
 800c3dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	2b03      	cmp	r3, #3
 800c3e2:	d10d      	bne.n	800c400 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c3e4:	68b9      	ldr	r1, [r7, #8]
 800c3e6:	4824      	ldr	r0, [pc, #144]	; (800c478 <HAL_RCC_GetSysClockFreq+0x100>)
 800c3e8:	f7f3 fea0 	bl	800012c <__udivsi3>
 800c3ec:	0003      	movs	r3, r0
 800c3ee:	0019      	movs	r1, r3
 800c3f0:	4b1f      	ldr	r3, [pc, #124]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c3f2:	68db      	ldr	r3, [r3, #12]
 800c3f4:	0a1b      	lsrs	r3, r3, #8
 800c3f6:	227f      	movs	r2, #127	; 0x7f
 800c3f8:	4013      	ands	r3, r2
 800c3fa:	434b      	muls	r3, r1
 800c3fc:	617b      	str	r3, [r7, #20]
        break;
 800c3fe:	e00d      	b.n	800c41c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800c400:	68b9      	ldr	r1, [r7, #8]
 800c402:	481c      	ldr	r0, [pc, #112]	; (800c474 <HAL_RCC_GetSysClockFreq+0xfc>)
 800c404:	f7f3 fe92 	bl	800012c <__udivsi3>
 800c408:	0003      	movs	r3, r0
 800c40a:	0019      	movs	r1, r3
 800c40c:	4b18      	ldr	r3, [pc, #96]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c40e:	68db      	ldr	r3, [r3, #12]
 800c410:	0a1b      	lsrs	r3, r3, #8
 800c412:	227f      	movs	r2, #127	; 0x7f
 800c414:	4013      	ands	r3, r2
 800c416:	434b      	muls	r3, r1
 800c418:	617b      	str	r3, [r7, #20]
        break;
 800c41a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800c41c:	4b14      	ldr	r3, [pc, #80]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c41e:	68db      	ldr	r3, [r3, #12]
 800c420:	0f5b      	lsrs	r3, r3, #29
 800c422:	2207      	movs	r2, #7
 800c424:	4013      	ands	r3, r2
 800c426:	3301      	adds	r3, #1
 800c428:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800c42a:	6879      	ldr	r1, [r7, #4]
 800c42c:	6978      	ldr	r0, [r7, #20]
 800c42e:	f7f3 fe7d 	bl	800012c <__udivsi3>
 800c432:	0003      	movs	r3, r0
 800c434:	613b      	str	r3, [r7, #16]
 800c436:	e015      	b.n	800c464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800c438:	4b0d      	ldr	r3, [pc, #52]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c43a:	689b      	ldr	r3, [r3, #8]
 800c43c:	2238      	movs	r2, #56	; 0x38
 800c43e:	4013      	ands	r3, r2
 800c440:	2b20      	cmp	r3, #32
 800c442:	d103      	bne.n	800c44c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800c444:	2380      	movs	r3, #128	; 0x80
 800c446:	021b      	lsls	r3, r3, #8
 800c448:	613b      	str	r3, [r7, #16]
 800c44a:	e00b      	b.n	800c464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800c44c:	4b08      	ldr	r3, [pc, #32]	; (800c470 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c44e:	689b      	ldr	r3, [r3, #8]
 800c450:	2238      	movs	r2, #56	; 0x38
 800c452:	4013      	ands	r3, r2
 800c454:	2b18      	cmp	r3, #24
 800c456:	d103      	bne.n	800c460 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800c458:	23fa      	movs	r3, #250	; 0xfa
 800c45a:	01db      	lsls	r3, r3, #7
 800c45c:	613b      	str	r3, [r7, #16]
 800c45e:	e001      	b.n	800c464 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800c460:	2300      	movs	r3, #0
 800c462:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c464:	693b      	ldr	r3, [r7, #16]
}
 800c466:	0018      	movs	r0, r3
 800c468:	46bd      	mov	sp, r7
 800c46a:	b006      	add	sp, #24
 800c46c:	bd80      	pop	{r7, pc}
 800c46e:	46c0      	nop			; (mov r8, r8)
 800c470:	40021000 	.word	0x40021000
 800c474:	00f42400 	.word	0x00f42400
 800c478:	007a1200 	.word	0x007a1200

0800c47c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c480:	4b02      	ldr	r3, [pc, #8]	; (800c48c <HAL_RCC_GetHCLKFreq+0x10>)
 800c482:	681b      	ldr	r3, [r3, #0]
}
 800c484:	0018      	movs	r0, r3
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	46c0      	nop			; (mov r8, r8)
 800c48c:	2000047c 	.word	0x2000047c

0800c490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c490:	b5b0      	push	{r4, r5, r7, lr}
 800c492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c494:	f7ff fff2 	bl	800c47c <HAL_RCC_GetHCLKFreq>
 800c498:	0004      	movs	r4, r0
 800c49a:	f7ff faf3 	bl	800ba84 <LL_RCC_GetAPB1Prescaler>
 800c49e:	0003      	movs	r3, r0
 800c4a0:	0b1a      	lsrs	r2, r3, #12
 800c4a2:	4b05      	ldr	r3, [pc, #20]	; (800c4b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c4a4:	0092      	lsls	r2, r2, #2
 800c4a6:	58d3      	ldr	r3, [r2, r3]
 800c4a8:	221f      	movs	r2, #31
 800c4aa:	4013      	ands	r3, r2
 800c4ac:	40dc      	lsrs	r4, r3
 800c4ae:	0023      	movs	r3, r4
}
 800c4b0:	0018      	movs	r0, r3
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bdb0      	pop	{r4, r5, r7, pc}
 800c4b6:	46c0      	nop			; (mov r8, r8)
 800c4b8:	08012c20 	.word	0x08012c20

0800c4bc <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b082      	sub	sp, #8
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
 800c4c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	2207      	movs	r2, #7
 800c4ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c4cc:	4b0e      	ldr	r3, [pc, #56]	; (800c508 <HAL_RCC_GetClockConfig+0x4c>)
 800c4ce:	689b      	ldr	r3, [r3, #8]
 800c4d0:	2207      	movs	r2, #7
 800c4d2:	401a      	ands	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c4d8:	4b0b      	ldr	r3, [pc, #44]	; (800c508 <HAL_RCC_GetClockConfig+0x4c>)
 800c4da:	689a      	ldr	r2, [r3, #8]
 800c4dc:	23f0      	movs	r3, #240	; 0xf0
 800c4de:	011b      	lsls	r3, r3, #4
 800c4e0:	401a      	ands	r2, r3
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800c4e6:	4b08      	ldr	r3, [pc, #32]	; (800c508 <HAL_RCC_GetClockConfig+0x4c>)
 800c4e8:	689a      	ldr	r2, [r3, #8]
 800c4ea:	23e0      	movs	r3, #224	; 0xe0
 800c4ec:	01db      	lsls	r3, r3, #7
 800c4ee:	401a      	ands	r2, r3
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c4f4:	4b05      	ldr	r3, [pc, #20]	; (800c50c <HAL_RCC_GetClockConfig+0x50>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	2207      	movs	r2, #7
 800c4fa:	401a      	ands	r2, r3
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	601a      	str	r2, [r3, #0]
}
 800c500:	46c0      	nop			; (mov r8, r8)
 800c502:	46bd      	mov	sp, r7
 800c504:	b002      	add	sp, #8
 800c506:	bd80      	pop	{r7, pc}
 800c508:	40021000 	.word	0x40021000
 800c50c:	40022000 	.word	0x40022000

0800c510 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b086      	sub	sp, #24
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800c518:	2313      	movs	r3, #19
 800c51a:	18fb      	adds	r3, r7, r3
 800c51c:	2200      	movs	r2, #0
 800c51e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c520:	2312      	movs	r3, #18
 800c522:	18fb      	adds	r3, r7, r3
 800c524:	2200      	movs	r2, #0
 800c526:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681a      	ldr	r2, [r3, #0]
 800c52c:	2380      	movs	r3, #128	; 0x80
 800c52e:	029b      	lsls	r3, r3, #10
 800c530:	4013      	ands	r3, r2
 800c532:	d100      	bne.n	800c536 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800c534:	e0ad      	b.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c536:	2011      	movs	r0, #17
 800c538:	183b      	adds	r3, r7, r0
 800c53a:	2200      	movs	r2, #0
 800c53c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c53e:	4b47      	ldr	r3, [pc, #284]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c540:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c542:	2380      	movs	r3, #128	; 0x80
 800c544:	055b      	lsls	r3, r3, #21
 800c546:	4013      	ands	r3, r2
 800c548:	d110      	bne.n	800c56c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c54a:	4b44      	ldr	r3, [pc, #272]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c54c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c54e:	4b43      	ldr	r3, [pc, #268]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c550:	2180      	movs	r1, #128	; 0x80
 800c552:	0549      	lsls	r1, r1, #21
 800c554:	430a      	orrs	r2, r1
 800c556:	63da      	str	r2, [r3, #60]	; 0x3c
 800c558:	4b40      	ldr	r3, [pc, #256]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c55a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c55c:	2380      	movs	r3, #128	; 0x80
 800c55e:	055b      	lsls	r3, r3, #21
 800c560:	4013      	ands	r3, r2
 800c562:	60bb      	str	r3, [r7, #8]
 800c564:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c566:	183b      	adds	r3, r7, r0
 800c568:	2201      	movs	r2, #1
 800c56a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c56c:	4b3c      	ldr	r3, [pc, #240]	; (800c660 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c56e:	681a      	ldr	r2, [r3, #0]
 800c570:	4b3b      	ldr	r3, [pc, #236]	; (800c660 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c572:	2180      	movs	r1, #128	; 0x80
 800c574:	0049      	lsls	r1, r1, #1
 800c576:	430a      	orrs	r2, r1
 800c578:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c57a:	f7fd fe8f 	bl	800a29c <HAL_GetTick>
 800c57e:	0003      	movs	r3, r0
 800c580:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c582:	e00b      	b.n	800c59c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c584:	f7fd fe8a 	bl	800a29c <HAL_GetTick>
 800c588:	0002      	movs	r2, r0
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	1ad3      	subs	r3, r2, r3
 800c58e:	2b02      	cmp	r3, #2
 800c590:	d904      	bls.n	800c59c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800c592:	2313      	movs	r3, #19
 800c594:	18fb      	adds	r3, r7, r3
 800c596:	2203      	movs	r2, #3
 800c598:	701a      	strb	r2, [r3, #0]
        break;
 800c59a:	e005      	b.n	800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c59c:	4b30      	ldr	r3, [pc, #192]	; (800c660 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c59e:	681a      	ldr	r2, [r3, #0]
 800c5a0:	2380      	movs	r3, #128	; 0x80
 800c5a2:	005b      	lsls	r3, r3, #1
 800c5a4:	4013      	ands	r3, r2
 800c5a6:	d0ed      	beq.n	800c584 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800c5a8:	2313      	movs	r3, #19
 800c5aa:	18fb      	adds	r3, r7, r3
 800c5ac:	781b      	ldrb	r3, [r3, #0]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d15e      	bne.n	800c670 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c5b2:	4b2a      	ldr	r3, [pc, #168]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c5b6:	23c0      	movs	r3, #192	; 0xc0
 800c5b8:	009b      	lsls	r3, r3, #2
 800c5ba:	4013      	ands	r3, r2
 800c5bc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d019      	beq.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5c8:	697a      	ldr	r2, [r7, #20]
 800c5ca:	429a      	cmp	r2, r3
 800c5cc:	d014      	beq.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c5ce:	4b23      	ldr	r3, [pc, #140]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c5d2:	4a24      	ldr	r2, [pc, #144]	; (800c664 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800c5d4:	4013      	ands	r3, r2
 800c5d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c5d8:	4b20      	ldr	r3, [pc, #128]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c5dc:	4b1f      	ldr	r3, [pc, #124]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5de:	2180      	movs	r1, #128	; 0x80
 800c5e0:	0249      	lsls	r1, r1, #9
 800c5e2:	430a      	orrs	r2, r1
 800c5e4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c5e6:	4b1d      	ldr	r3, [pc, #116]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c5ea:	4b1c      	ldr	r3, [pc, #112]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5ec:	491e      	ldr	r1, [pc, #120]	; (800c668 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800c5ee:	400a      	ands	r2, r1
 800c5f0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c5f2:	4b1a      	ldr	r3, [pc, #104]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c5f4:	697a      	ldr	r2, [r7, #20]
 800c5f6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	d016      	beq.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c600:	f7fd fe4c 	bl	800a29c <HAL_GetTick>
 800c604:	0003      	movs	r3, r0
 800c606:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c608:	e00c      	b.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c60a:	f7fd fe47 	bl	800a29c <HAL_GetTick>
 800c60e:	0002      	movs	r2, r0
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	1ad3      	subs	r3, r2, r3
 800c614:	4a15      	ldr	r2, [pc, #84]	; (800c66c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800c616:	4293      	cmp	r3, r2
 800c618:	d904      	bls.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800c61a:	2313      	movs	r3, #19
 800c61c:	18fb      	adds	r3, r7, r3
 800c61e:	2203      	movs	r2, #3
 800c620:	701a      	strb	r2, [r3, #0]
            break;
 800c622:	e004      	b.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c624:	4b0d      	ldr	r3, [pc, #52]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c628:	2202      	movs	r2, #2
 800c62a:	4013      	ands	r3, r2
 800c62c:	d0ed      	beq.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800c62e:	2313      	movs	r3, #19
 800c630:	18fb      	adds	r3, r7, r3
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d10a      	bne.n	800c64e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c638:	4b08      	ldr	r3, [pc, #32]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c63a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c63c:	4a09      	ldr	r2, [pc, #36]	; (800c664 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800c63e:	4013      	ands	r3, r2
 800c640:	0019      	movs	r1, r3
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c646:	4b05      	ldr	r3, [pc, #20]	; (800c65c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c648:	430a      	orrs	r2, r1
 800c64a:	65da      	str	r2, [r3, #92]	; 0x5c
 800c64c:	e016      	b.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c64e:	2312      	movs	r3, #18
 800c650:	18fb      	adds	r3, r7, r3
 800c652:	2213      	movs	r2, #19
 800c654:	18ba      	adds	r2, r7, r2
 800c656:	7812      	ldrb	r2, [r2, #0]
 800c658:	701a      	strb	r2, [r3, #0]
 800c65a:	e00f      	b.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800c65c:	40021000 	.word	0x40021000
 800c660:	40007000 	.word	0x40007000
 800c664:	fffffcff 	.word	0xfffffcff
 800c668:	fffeffff 	.word	0xfffeffff
 800c66c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c670:	2312      	movs	r3, #18
 800c672:	18fb      	adds	r3, r7, r3
 800c674:	2213      	movs	r2, #19
 800c676:	18ba      	adds	r2, r7, r2
 800c678:	7812      	ldrb	r2, [r2, #0]
 800c67a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c67c:	2311      	movs	r3, #17
 800c67e:	18fb      	adds	r3, r7, r3
 800c680:	781b      	ldrb	r3, [r3, #0]
 800c682:	2b01      	cmp	r3, #1
 800c684:	d105      	bne.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c686:	4bb6      	ldr	r3, [pc, #728]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c688:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c68a:	4bb5      	ldr	r3, [pc, #724]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c68c:	49b5      	ldr	r1, [pc, #724]	; (800c964 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800c68e:	400a      	ands	r2, r1
 800c690:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	2201      	movs	r2, #1
 800c698:	4013      	ands	r3, r2
 800c69a:	d009      	beq.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c69c:	4bb0      	ldr	r3, [pc, #704]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c69e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6a0:	2203      	movs	r2, #3
 800c6a2:	4393      	bics	r3, r2
 800c6a4:	0019      	movs	r1, r3
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	685a      	ldr	r2, [r3, #4]
 800c6aa:	4bad      	ldr	r3, [pc, #692]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c6ac:	430a      	orrs	r2, r1
 800c6ae:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	2202      	movs	r2, #2
 800c6b6:	4013      	ands	r3, r2
 800c6b8:	d009      	beq.n	800c6ce <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c6ba:	4ba9      	ldr	r3, [pc, #676]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c6bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6be:	220c      	movs	r2, #12
 800c6c0:	4393      	bics	r3, r2
 800c6c2:	0019      	movs	r1, r3
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	689a      	ldr	r2, [r3, #8]
 800c6c8:	4ba5      	ldr	r3, [pc, #660]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c6ca:	430a      	orrs	r2, r1
 800c6cc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	2204      	movs	r2, #4
 800c6d4:	4013      	ands	r3, r2
 800c6d6:	d009      	beq.n	800c6ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c6d8:	4ba1      	ldr	r3, [pc, #644]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c6da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6dc:	2230      	movs	r2, #48	; 0x30
 800c6de:	4393      	bics	r3, r2
 800c6e0:	0019      	movs	r1, r3
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	68da      	ldr	r2, [r3, #12]
 800c6e6:	4b9e      	ldr	r3, [pc, #632]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c6e8:	430a      	orrs	r2, r1
 800c6ea:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	2210      	movs	r2, #16
 800c6f2:	4013      	ands	r3, r2
 800c6f4:	d009      	beq.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c6f6:	4b9a      	ldr	r3, [pc, #616]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c6f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6fa:	4a9b      	ldr	r2, [pc, #620]	; (800c968 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800c6fc:	4013      	ands	r3, r2
 800c6fe:	0019      	movs	r1, r3
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	691a      	ldr	r2, [r3, #16]
 800c704:	4b96      	ldr	r3, [pc, #600]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c706:	430a      	orrs	r2, r1
 800c708:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681a      	ldr	r2, [r3, #0]
 800c70e:	2380      	movs	r3, #128	; 0x80
 800c710:	015b      	lsls	r3, r3, #5
 800c712:	4013      	ands	r3, r2
 800c714:	d009      	beq.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800c716:	4b92      	ldr	r3, [pc, #584]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c71a:	4a94      	ldr	r2, [pc, #592]	; (800c96c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800c71c:	4013      	ands	r3, r2
 800c71e:	0019      	movs	r1, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	695a      	ldr	r2, [r3, #20]
 800c724:	4b8e      	ldr	r3, [pc, #568]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c726:	430a      	orrs	r2, r1
 800c728:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681a      	ldr	r2, [r3, #0]
 800c72e:	2380      	movs	r3, #128	; 0x80
 800c730:	009b      	lsls	r3, r3, #2
 800c732:	4013      	ands	r3, r2
 800c734:	d009      	beq.n	800c74a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c736:	4b8a      	ldr	r3, [pc, #552]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c73a:	4a8d      	ldr	r2, [pc, #564]	; (800c970 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800c73c:	4013      	ands	r3, r2
 800c73e:	0019      	movs	r1, r3
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c744:	4b86      	ldr	r3, [pc, #536]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c746:	430a      	orrs	r2, r1
 800c748:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681a      	ldr	r2, [r3, #0]
 800c74e:	2380      	movs	r3, #128	; 0x80
 800c750:	00db      	lsls	r3, r3, #3
 800c752:	4013      	ands	r3, r2
 800c754:	d009      	beq.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c756:	4b82      	ldr	r3, [pc, #520]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c75a:	4a86      	ldr	r2, [pc, #536]	; (800c974 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800c75c:	4013      	ands	r3, r2
 800c75e:	0019      	movs	r1, r3
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c764:	4b7e      	ldr	r3, [pc, #504]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c766:	430a      	orrs	r2, r1
 800c768:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	2220      	movs	r2, #32
 800c770:	4013      	ands	r3, r2
 800c772:	d009      	beq.n	800c788 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c774:	4b7a      	ldr	r3, [pc, #488]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c778:	4a7f      	ldr	r2, [pc, #508]	; (800c978 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c77a:	4013      	ands	r3, r2
 800c77c:	0019      	movs	r1, r3
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	699a      	ldr	r2, [r3, #24]
 800c782:	4b77      	ldr	r3, [pc, #476]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c784:	430a      	orrs	r2, r1
 800c786:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	2240      	movs	r2, #64	; 0x40
 800c78e:	4013      	ands	r3, r2
 800c790:	d009      	beq.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c792:	4b73      	ldr	r3, [pc, #460]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c796:	4a79      	ldr	r2, [pc, #484]	; (800c97c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c798:	4013      	ands	r3, r2
 800c79a:	0019      	movs	r1, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	69da      	ldr	r2, [r3, #28]
 800c7a0:	4b6f      	ldr	r3, [pc, #444]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7a2:	430a      	orrs	r2, r1
 800c7a4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681a      	ldr	r2, [r3, #0]
 800c7aa:	2380      	movs	r3, #128	; 0x80
 800c7ac:	01db      	lsls	r3, r3, #7
 800c7ae:	4013      	ands	r3, r2
 800c7b0:	d015      	beq.n	800c7de <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c7b2:	4b6b      	ldr	r3, [pc, #428]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	0899      	lsrs	r1, r3, #2
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7be:	4b68      	ldr	r3, [pc, #416]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7c0:	430a      	orrs	r2, r1
 800c7c2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7c8:	2380      	movs	r3, #128	; 0x80
 800c7ca:	05db      	lsls	r3, r3, #23
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d106      	bne.n	800c7de <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c7d0:	4b63      	ldr	r3, [pc, #396]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7d2:	68da      	ldr	r2, [r3, #12]
 800c7d4:	4b62      	ldr	r3, [pc, #392]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7d6:	2180      	movs	r1, #128	; 0x80
 800c7d8:	0249      	lsls	r1, r1, #9
 800c7da:	430a      	orrs	r2, r1
 800c7dc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681a      	ldr	r2, [r3, #0]
 800c7e2:	2380      	movs	r3, #128	; 0x80
 800c7e4:	031b      	lsls	r3, r3, #12
 800c7e6:	4013      	ands	r3, r2
 800c7e8:	d009      	beq.n	800c7fe <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c7ea:	4b5d      	ldr	r3, [pc, #372]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7ee:	2240      	movs	r2, #64	; 0x40
 800c7f0:	4393      	bics	r3, r2
 800c7f2:	0019      	movs	r1, r3
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c7f8:	4b59      	ldr	r3, [pc, #356]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c7fa:	430a      	orrs	r2, r1
 800c7fc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681a      	ldr	r2, [r3, #0]
 800c802:	2380      	movs	r3, #128	; 0x80
 800c804:	039b      	lsls	r3, r3, #14
 800c806:	4013      	ands	r3, r2
 800c808:	d016      	beq.n	800c838 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800c80a:	4b55      	ldr	r3, [pc, #340]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c80c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c80e:	4a5c      	ldr	r2, [pc, #368]	; (800c980 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c810:	4013      	ands	r3, r2
 800c812:	0019      	movs	r1, r3
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c818:	4b51      	ldr	r3, [pc, #324]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c81a:	430a      	orrs	r2, r1
 800c81c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c822:	2380      	movs	r3, #128	; 0x80
 800c824:	03db      	lsls	r3, r3, #15
 800c826:	429a      	cmp	r2, r3
 800c828:	d106      	bne.n	800c838 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c82a:	4b4d      	ldr	r3, [pc, #308]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c82c:	68da      	ldr	r2, [r3, #12]
 800c82e:	4b4c      	ldr	r3, [pc, #304]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c830:	2180      	movs	r1, #128	; 0x80
 800c832:	0449      	lsls	r1, r1, #17
 800c834:	430a      	orrs	r2, r1
 800c836:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681a      	ldr	r2, [r3, #0]
 800c83c:	2380      	movs	r3, #128	; 0x80
 800c83e:	03db      	lsls	r3, r3, #15
 800c840:	4013      	ands	r3, r2
 800c842:	d016      	beq.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800c844:	4b46      	ldr	r3, [pc, #280]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c848:	4a4e      	ldr	r2, [pc, #312]	; (800c984 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c84a:	4013      	ands	r3, r2
 800c84c:	0019      	movs	r1, r3
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c852:	4b43      	ldr	r3, [pc, #268]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c854:	430a      	orrs	r2, r1
 800c856:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c85c:	2380      	movs	r3, #128	; 0x80
 800c85e:	045b      	lsls	r3, r3, #17
 800c860:	429a      	cmp	r2, r3
 800c862:	d106      	bne.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c864:	4b3e      	ldr	r3, [pc, #248]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c866:	68da      	ldr	r2, [r3, #12]
 800c868:	4b3d      	ldr	r3, [pc, #244]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c86a:	2180      	movs	r1, #128	; 0x80
 800c86c:	0449      	lsls	r1, r1, #17
 800c86e:	430a      	orrs	r2, r1
 800c870:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681a      	ldr	r2, [r3, #0]
 800c876:	2380      	movs	r3, #128	; 0x80
 800c878:	011b      	lsls	r3, r3, #4
 800c87a:	4013      	ands	r3, r2
 800c87c:	d014      	beq.n	800c8a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800c87e:	4b38      	ldr	r3, [pc, #224]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c882:	2203      	movs	r2, #3
 800c884:	4393      	bics	r3, r2
 800c886:	0019      	movs	r1, r3
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6a1a      	ldr	r2, [r3, #32]
 800c88c:	4b34      	ldr	r3, [pc, #208]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c88e:	430a      	orrs	r2, r1
 800c890:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6a1b      	ldr	r3, [r3, #32]
 800c896:	2b01      	cmp	r3, #1
 800c898:	d106      	bne.n	800c8a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c89a:	4b31      	ldr	r3, [pc, #196]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c89c:	68da      	ldr	r2, [r3, #12]
 800c89e:	4b30      	ldr	r3, [pc, #192]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8a0:	2180      	movs	r1, #128	; 0x80
 800c8a2:	0249      	lsls	r1, r1, #9
 800c8a4:	430a      	orrs	r2, r1
 800c8a6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681a      	ldr	r2, [r3, #0]
 800c8ac:	2380      	movs	r3, #128	; 0x80
 800c8ae:	019b      	lsls	r3, r3, #6
 800c8b0:	4013      	ands	r3, r2
 800c8b2:	d014      	beq.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800c8b4:	4b2a      	ldr	r3, [pc, #168]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8b8:	220c      	movs	r2, #12
 800c8ba:	4393      	bics	r3, r2
 800c8bc:	0019      	movs	r1, r3
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c8c2:	4b27      	ldr	r3, [pc, #156]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8c4:	430a      	orrs	r2, r1
 800c8c6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8cc:	2b04      	cmp	r3, #4
 800c8ce:	d106      	bne.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c8d0:	4b23      	ldr	r3, [pc, #140]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8d2:	68da      	ldr	r2, [r3, #12]
 800c8d4:	4b22      	ldr	r3, [pc, #136]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8d6:	2180      	movs	r1, #128	; 0x80
 800c8d8:	0249      	lsls	r1, r1, #9
 800c8da:	430a      	orrs	r2, r1
 800c8dc:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx) 
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	2380      	movs	r3, #128	; 0x80
 800c8e4:	045b      	lsls	r3, r3, #17
 800c8e6:	4013      	ands	r3, r2
 800c8e8:	d016      	beq.n	800c918 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c8ea:	4b1d      	ldr	r3, [pc, #116]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8ee:	4a22      	ldr	r2, [pc, #136]	; (800c978 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8f0:	4013      	ands	r3, r2
 800c8f2:	0019      	movs	r1, r3
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8f8:	4b19      	ldr	r3, [pc, #100]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8fa:	430a      	orrs	r2, r1
 800c8fc:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c902:	2380      	movs	r3, #128	; 0x80
 800c904:	019b      	lsls	r3, r3, #6
 800c906:	429a      	cmp	r2, r3
 800c908:	d106      	bne.n	800c918 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c90a:	4b15      	ldr	r3, [pc, #84]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c90c:	68da      	ldr	r2, [r3, #12]
 800c90e:	4b14      	ldr	r3, [pc, #80]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c910:	2180      	movs	r1, #128	; 0x80
 800c912:	0449      	lsls	r1, r1, #17
 800c914:	430a      	orrs	r2, r1
 800c916:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681a      	ldr	r2, [r3, #0]
 800c91c:	2380      	movs	r3, #128	; 0x80
 800c91e:	049b      	lsls	r3, r3, #18
 800c920:	4013      	ands	r3, r2
 800c922:	d016      	beq.n	800c952 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c924:	4b0e      	ldr	r3, [pc, #56]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c928:	4a10      	ldr	r2, [pc, #64]	; (800c96c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800c92a:	4013      	ands	r3, r2
 800c92c:	0019      	movs	r1, r3
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c932:	4b0b      	ldr	r3, [pc, #44]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c934:	430a      	orrs	r2, r1
 800c936:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c93c:	2380      	movs	r3, #128	; 0x80
 800c93e:	005b      	lsls	r3, r3, #1
 800c940:	429a      	cmp	r2, r3
 800c942:	d106      	bne.n	800c952 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c944:	4b06      	ldr	r3, [pc, #24]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c946:	68da      	ldr	r2, [r3, #12]
 800c948:	4b05      	ldr	r3, [pc, #20]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c94a:	2180      	movs	r1, #128	; 0x80
 800c94c:	0449      	lsls	r1, r1, #17
 800c94e:	430a      	orrs	r2, r1
 800c950:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800c952:	2312      	movs	r3, #18
 800c954:	18fb      	adds	r3, r7, r3
 800c956:	781b      	ldrb	r3, [r3, #0]
}
 800c958:	0018      	movs	r0, r3
 800c95a:	46bd      	mov	sp, r7
 800c95c:	b006      	add	sp, #24
 800c95e:	bd80      	pop	{r7, pc}
 800c960:	40021000 	.word	0x40021000
 800c964:	efffffff 	.word	0xefffffff
 800c968:	fffff3ff 	.word	0xfffff3ff
 800c96c:	fffffcff 	.word	0xfffffcff
 800c970:	fff3ffff 	.word	0xfff3ffff
 800c974:	ffcfffff 	.word	0xffcfffff
 800c978:	ffffcfff 	.word	0xffffcfff
 800c97c:	ffff3fff 	.word	0xffff3fff
 800c980:	ffbfffff 	.word	0xffbfffff
 800c984:	feffffff 	.word	0xfeffffff

0800c988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b082      	sub	sp, #8
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d101      	bne.n	800c99a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c996:	2301      	movs	r3, #1
 800c998:	e04a      	b.n	800ca30 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	223d      	movs	r2, #61	; 0x3d
 800c99e:	5c9b      	ldrb	r3, [r3, r2]
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d107      	bne.n	800c9b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	223c      	movs	r2, #60	; 0x3c
 800c9aa:	2100      	movs	r1, #0
 800c9ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	0018      	movs	r0, r3
 800c9b2:	f7fd fad7 	bl	8009f64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	223d      	movs	r2, #61	; 0x3d
 800c9ba:	2102      	movs	r1, #2
 800c9bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681a      	ldr	r2, [r3, #0]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	0019      	movs	r1, r3
 800c9c8:	0010      	movs	r0, r2
 800c9ca:	f000 fce9 	bl	800d3a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2248      	movs	r2, #72	; 0x48
 800c9d2:	2101      	movs	r1, #1
 800c9d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	223e      	movs	r2, #62	; 0x3e
 800c9da:	2101      	movs	r1, #1
 800c9dc:	5499      	strb	r1, [r3, r2]
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	223f      	movs	r2, #63	; 0x3f
 800c9e2:	2101      	movs	r1, #1
 800c9e4:	5499      	strb	r1, [r3, r2]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2240      	movs	r2, #64	; 0x40
 800c9ea:	2101      	movs	r1, #1
 800c9ec:	5499      	strb	r1, [r3, r2]
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2241      	movs	r2, #65	; 0x41
 800c9f2:	2101      	movs	r1, #1
 800c9f4:	5499      	strb	r1, [r3, r2]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2242      	movs	r2, #66	; 0x42
 800c9fa:	2101      	movs	r1, #1
 800c9fc:	5499      	strb	r1, [r3, r2]
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2243      	movs	r2, #67	; 0x43
 800ca02:	2101      	movs	r1, #1
 800ca04:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2244      	movs	r2, #68	; 0x44
 800ca0a:	2101      	movs	r1, #1
 800ca0c:	5499      	strb	r1, [r3, r2]
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2245      	movs	r2, #69	; 0x45
 800ca12:	2101      	movs	r1, #1
 800ca14:	5499      	strb	r1, [r3, r2]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2246      	movs	r2, #70	; 0x46
 800ca1a:	2101      	movs	r1, #1
 800ca1c:	5499      	strb	r1, [r3, r2]
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2247      	movs	r2, #71	; 0x47
 800ca22:	2101      	movs	r1, #1
 800ca24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	223d      	movs	r2, #61	; 0x3d
 800ca2a:	2101      	movs	r1, #1
 800ca2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ca2e:	2300      	movs	r3, #0
}
 800ca30:	0018      	movs	r0, r3
 800ca32:	46bd      	mov	sp, r7
 800ca34:	b002      	add	sp, #8
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	223d      	movs	r2, #61	; 0x3d
 800ca44:	5c9b      	ldrb	r3, [r3, r2]
 800ca46:	b2db      	uxtb	r3, r3
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d001      	beq.n	800ca50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e047      	b.n	800cae0 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	223d      	movs	r2, #61	; 0x3d
 800ca54:	2102      	movs	r1, #2
 800ca56:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	68da      	ldr	r2, [r3, #12]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	2101      	movs	r1, #1
 800ca64:	430a      	orrs	r2, r1
 800ca66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a1e      	ldr	r2, [pc, #120]	; (800cae8 <HAL_TIM_Base_Start_IT+0xb0>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d014      	beq.n	800ca9c <HAL_TIM_Base_Start_IT+0x64>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681a      	ldr	r2, [r3, #0]
 800ca76:	2380      	movs	r3, #128	; 0x80
 800ca78:	05db      	lsls	r3, r3, #23
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d00e      	beq.n	800ca9c <HAL_TIM_Base_Start_IT+0x64>
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	4a1a      	ldr	r2, [pc, #104]	; (800caec <HAL_TIM_Base_Start_IT+0xb4>)
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d009      	beq.n	800ca9c <HAL_TIM_Base_Start_IT+0x64>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	4a18      	ldr	r2, [pc, #96]	; (800caf0 <HAL_TIM_Base_Start_IT+0xb8>)
 800ca8e:	4293      	cmp	r3, r2
 800ca90:	d004      	beq.n	800ca9c <HAL_TIM_Base_Start_IT+0x64>
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	4a17      	ldr	r2, [pc, #92]	; (800caf4 <HAL_TIM_Base_Start_IT+0xbc>)
 800ca98:	4293      	cmp	r3, r2
 800ca9a:	d116      	bne.n	800caca <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	689b      	ldr	r3, [r3, #8]
 800caa2:	4a15      	ldr	r2, [pc, #84]	; (800caf8 <HAL_TIM_Base_Start_IT+0xc0>)
 800caa4:	4013      	ands	r3, r2
 800caa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	2b06      	cmp	r3, #6
 800caac:	d016      	beq.n	800cadc <HAL_TIM_Base_Start_IT+0xa4>
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	2380      	movs	r3, #128	; 0x80
 800cab2:	025b      	lsls	r3, r3, #9
 800cab4:	429a      	cmp	r2, r3
 800cab6:	d011      	beq.n	800cadc <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2101      	movs	r1, #1
 800cac4:	430a      	orrs	r2, r1
 800cac6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cac8:	e008      	b.n	800cadc <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	681a      	ldr	r2, [r3, #0]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	2101      	movs	r1, #1
 800cad6:	430a      	orrs	r2, r1
 800cad8:	601a      	str	r2, [r3, #0]
 800cada:	e000      	b.n	800cade <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cadc:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800cade:	2300      	movs	r3, #0
}
 800cae0:	0018      	movs	r0, r3
 800cae2:	46bd      	mov	sp, r7
 800cae4:	b004      	add	sp, #16
 800cae6:	bd80      	pop	{r7, pc}
 800cae8:	40012c00 	.word	0x40012c00
 800caec:	40000400 	.word	0x40000400
 800caf0:	40000800 	.word	0x40000800
 800caf4:	40014000 	.word	0x40014000
 800caf8:	00010007 	.word	0x00010007

0800cafc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b082      	sub	sp, #8
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	68da      	ldr	r2, [r3, #12]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	2101      	movs	r1, #1
 800cb10:	438a      	bics	r2, r1
 800cb12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	6a1b      	ldr	r3, [r3, #32]
 800cb1a:	4a0d      	ldr	r2, [pc, #52]	; (800cb50 <HAL_TIM_Base_Stop_IT+0x54>)
 800cb1c:	4013      	ands	r3, r2
 800cb1e:	d10d      	bne.n	800cb3c <HAL_TIM_Base_Stop_IT+0x40>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	6a1b      	ldr	r3, [r3, #32]
 800cb26:	4a0b      	ldr	r2, [pc, #44]	; (800cb54 <HAL_TIM_Base_Stop_IT+0x58>)
 800cb28:	4013      	ands	r3, r2
 800cb2a:	d107      	bne.n	800cb3c <HAL_TIM_Base_Stop_IT+0x40>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	681a      	ldr	r2, [r3, #0]
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	2101      	movs	r1, #1
 800cb38:	438a      	bics	r2, r1
 800cb3a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	223d      	movs	r2, #61	; 0x3d
 800cb40:	2101      	movs	r1, #1
 800cb42:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800cb44:	2300      	movs	r3, #0
}
 800cb46:	0018      	movs	r0, r3
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	b002      	add	sp, #8
 800cb4c:	bd80      	pop	{r7, pc}
 800cb4e:	46c0      	nop			; (mov r8, r8)
 800cb50:	00001111 	.word	0x00001111
 800cb54:	00000444 	.word	0x00000444

0800cb58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b082      	sub	sp, #8
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d101      	bne.n	800cb6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cb66:	2301      	movs	r3, #1
 800cb68:	e04a      	b.n	800cc00 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	223d      	movs	r2, #61	; 0x3d
 800cb6e:	5c9b      	ldrb	r3, [r3, r2]
 800cb70:	b2db      	uxtb	r3, r3
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d107      	bne.n	800cb86 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	223c      	movs	r2, #60	; 0x3c
 800cb7a:	2100      	movs	r1, #0
 800cb7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	0018      	movs	r0, r3
 800cb82:	f000 f841 	bl	800cc08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	223d      	movs	r2, #61	; 0x3d
 800cb8a:	2102      	movs	r1, #2
 800cb8c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681a      	ldr	r2, [r3, #0]
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	3304      	adds	r3, #4
 800cb96:	0019      	movs	r1, r3
 800cb98:	0010      	movs	r0, r2
 800cb9a:	f000 fc01 	bl	800d3a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2248      	movs	r2, #72	; 0x48
 800cba2:	2101      	movs	r1, #1
 800cba4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	223e      	movs	r2, #62	; 0x3e
 800cbaa:	2101      	movs	r1, #1
 800cbac:	5499      	strb	r1, [r3, r2]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	223f      	movs	r2, #63	; 0x3f
 800cbb2:	2101      	movs	r1, #1
 800cbb4:	5499      	strb	r1, [r3, r2]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2240      	movs	r2, #64	; 0x40
 800cbba:	2101      	movs	r1, #1
 800cbbc:	5499      	strb	r1, [r3, r2]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2241      	movs	r2, #65	; 0x41
 800cbc2:	2101      	movs	r1, #1
 800cbc4:	5499      	strb	r1, [r3, r2]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2242      	movs	r2, #66	; 0x42
 800cbca:	2101      	movs	r1, #1
 800cbcc:	5499      	strb	r1, [r3, r2]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	2243      	movs	r2, #67	; 0x43
 800cbd2:	2101      	movs	r1, #1
 800cbd4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2244      	movs	r2, #68	; 0x44
 800cbda:	2101      	movs	r1, #1
 800cbdc:	5499      	strb	r1, [r3, r2]
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	2245      	movs	r2, #69	; 0x45
 800cbe2:	2101      	movs	r1, #1
 800cbe4:	5499      	strb	r1, [r3, r2]
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2246      	movs	r2, #70	; 0x46
 800cbea:	2101      	movs	r1, #1
 800cbec:	5499      	strb	r1, [r3, r2]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2247      	movs	r2, #71	; 0x47
 800cbf2:	2101      	movs	r1, #1
 800cbf4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	223d      	movs	r2, #61	; 0x3d
 800cbfa:	2101      	movs	r1, #1
 800cbfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cbfe:	2300      	movs	r3, #0
}
 800cc00:	0018      	movs	r0, r3
 800cc02:	46bd      	mov	sp, r7
 800cc04:	b002      	add	sp, #8
 800cc06:	bd80      	pop	{r7, pc}

0800cc08 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800cc10:	46c0      	nop			; (mov r8, r8)
 800cc12:	46bd      	mov	sp, r7
 800cc14:	b002      	add	sp, #8
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
 800cc20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d108      	bne.n	800cc3a <HAL_TIM_PWM_Start+0x22>
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	223e      	movs	r2, #62	; 0x3e
 800cc2c:	5c9b      	ldrb	r3, [r3, r2]
 800cc2e:	b2db      	uxtb	r3, r3
 800cc30:	3b01      	subs	r3, #1
 800cc32:	1e5a      	subs	r2, r3, #1
 800cc34:	4193      	sbcs	r3, r2
 800cc36:	b2db      	uxtb	r3, r3
 800cc38:	e037      	b.n	800ccaa <HAL_TIM_PWM_Start+0x92>
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	2b04      	cmp	r3, #4
 800cc3e:	d108      	bne.n	800cc52 <HAL_TIM_PWM_Start+0x3a>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	223f      	movs	r2, #63	; 0x3f
 800cc44:	5c9b      	ldrb	r3, [r3, r2]
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	1e5a      	subs	r2, r3, #1
 800cc4c:	4193      	sbcs	r3, r2
 800cc4e:	b2db      	uxtb	r3, r3
 800cc50:	e02b      	b.n	800ccaa <HAL_TIM_PWM_Start+0x92>
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	2b08      	cmp	r3, #8
 800cc56:	d108      	bne.n	800cc6a <HAL_TIM_PWM_Start+0x52>
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2240      	movs	r2, #64	; 0x40
 800cc5c:	5c9b      	ldrb	r3, [r3, r2]
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	3b01      	subs	r3, #1
 800cc62:	1e5a      	subs	r2, r3, #1
 800cc64:	4193      	sbcs	r3, r2
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	e01f      	b.n	800ccaa <HAL_TIM_PWM_Start+0x92>
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	2b0c      	cmp	r3, #12
 800cc6e:	d108      	bne.n	800cc82 <HAL_TIM_PWM_Start+0x6a>
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2241      	movs	r2, #65	; 0x41
 800cc74:	5c9b      	ldrb	r3, [r3, r2]
 800cc76:	b2db      	uxtb	r3, r3
 800cc78:	3b01      	subs	r3, #1
 800cc7a:	1e5a      	subs	r2, r3, #1
 800cc7c:	4193      	sbcs	r3, r2
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	e013      	b.n	800ccaa <HAL_TIM_PWM_Start+0x92>
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	2b10      	cmp	r3, #16
 800cc86:	d108      	bne.n	800cc9a <HAL_TIM_PWM_Start+0x82>
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2242      	movs	r2, #66	; 0x42
 800cc8c:	5c9b      	ldrb	r3, [r3, r2]
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	3b01      	subs	r3, #1
 800cc92:	1e5a      	subs	r2, r3, #1
 800cc94:	4193      	sbcs	r3, r2
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	e007      	b.n	800ccaa <HAL_TIM_PWM_Start+0x92>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2243      	movs	r2, #67	; 0x43
 800cc9e:	5c9b      	ldrb	r3, [r3, r2]
 800cca0:	b2db      	uxtb	r3, r3
 800cca2:	3b01      	subs	r3, #1
 800cca4:	1e5a      	subs	r2, r3, #1
 800cca6:	4193      	sbcs	r3, r2
 800cca8:	b2db      	uxtb	r3, r3
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d001      	beq.n	800ccb2 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800ccae:	2301      	movs	r3, #1
 800ccb0:	e090      	b.n	800cdd4 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d104      	bne.n	800ccc2 <HAL_TIM_PWM_Start+0xaa>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	223e      	movs	r2, #62	; 0x3e
 800ccbc:	2102      	movs	r1, #2
 800ccbe:	5499      	strb	r1, [r3, r2]
 800ccc0:	e023      	b.n	800cd0a <HAL_TIM_PWM_Start+0xf2>
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	2b04      	cmp	r3, #4
 800ccc6:	d104      	bne.n	800ccd2 <HAL_TIM_PWM_Start+0xba>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	223f      	movs	r2, #63	; 0x3f
 800cccc:	2102      	movs	r1, #2
 800ccce:	5499      	strb	r1, [r3, r2]
 800ccd0:	e01b      	b.n	800cd0a <HAL_TIM_PWM_Start+0xf2>
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	2b08      	cmp	r3, #8
 800ccd6:	d104      	bne.n	800cce2 <HAL_TIM_PWM_Start+0xca>
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2240      	movs	r2, #64	; 0x40
 800ccdc:	2102      	movs	r1, #2
 800ccde:	5499      	strb	r1, [r3, r2]
 800cce0:	e013      	b.n	800cd0a <HAL_TIM_PWM_Start+0xf2>
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	2b0c      	cmp	r3, #12
 800cce6:	d104      	bne.n	800ccf2 <HAL_TIM_PWM_Start+0xda>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2241      	movs	r2, #65	; 0x41
 800ccec:	2102      	movs	r1, #2
 800ccee:	5499      	strb	r1, [r3, r2]
 800ccf0:	e00b      	b.n	800cd0a <HAL_TIM_PWM_Start+0xf2>
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	2b10      	cmp	r3, #16
 800ccf6:	d104      	bne.n	800cd02 <HAL_TIM_PWM_Start+0xea>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2242      	movs	r2, #66	; 0x42
 800ccfc:	2102      	movs	r1, #2
 800ccfe:	5499      	strb	r1, [r3, r2]
 800cd00:	e003      	b.n	800cd0a <HAL_TIM_PWM_Start+0xf2>
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2243      	movs	r2, #67	; 0x43
 800cd06:	2102      	movs	r1, #2
 800cd08:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	6839      	ldr	r1, [r7, #0]
 800cd10:	2201      	movs	r2, #1
 800cd12:	0018      	movs	r0, r3
 800cd14:	f000 fe92 	bl	800da3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4a2f      	ldr	r2, [pc, #188]	; (800cddc <HAL_TIM_PWM_Start+0x1c4>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d00e      	beq.n	800cd40 <HAL_TIM_PWM_Start+0x128>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	4a2e      	ldr	r2, [pc, #184]	; (800cde0 <HAL_TIM_PWM_Start+0x1c8>)
 800cd28:	4293      	cmp	r3, r2
 800cd2a:	d009      	beq.n	800cd40 <HAL_TIM_PWM_Start+0x128>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	4a2c      	ldr	r2, [pc, #176]	; (800cde4 <HAL_TIM_PWM_Start+0x1cc>)
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d004      	beq.n	800cd40 <HAL_TIM_PWM_Start+0x128>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a2b      	ldr	r2, [pc, #172]	; (800cde8 <HAL_TIM_PWM_Start+0x1d0>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d101      	bne.n	800cd44 <HAL_TIM_PWM_Start+0x12c>
 800cd40:	2301      	movs	r3, #1
 800cd42:	e000      	b.n	800cd46 <HAL_TIM_PWM_Start+0x12e>
 800cd44:	2300      	movs	r3, #0
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d008      	beq.n	800cd5c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	2180      	movs	r1, #128	; 0x80
 800cd56:	0209      	lsls	r1, r1, #8
 800cd58:	430a      	orrs	r2, r1
 800cd5a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a1e      	ldr	r2, [pc, #120]	; (800cddc <HAL_TIM_PWM_Start+0x1c4>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d014      	beq.n	800cd90 <HAL_TIM_PWM_Start+0x178>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681a      	ldr	r2, [r3, #0]
 800cd6a:	2380      	movs	r3, #128	; 0x80
 800cd6c:	05db      	lsls	r3, r3, #23
 800cd6e:	429a      	cmp	r2, r3
 800cd70:	d00e      	beq.n	800cd90 <HAL_TIM_PWM_Start+0x178>
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4a1d      	ldr	r2, [pc, #116]	; (800cdec <HAL_TIM_PWM_Start+0x1d4>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d009      	beq.n	800cd90 <HAL_TIM_PWM_Start+0x178>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a1b      	ldr	r2, [pc, #108]	; (800cdf0 <HAL_TIM_PWM_Start+0x1d8>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d004      	beq.n	800cd90 <HAL_TIM_PWM_Start+0x178>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a15      	ldr	r2, [pc, #84]	; (800cde0 <HAL_TIM_PWM_Start+0x1c8>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d116      	bne.n	800cdbe <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	689b      	ldr	r3, [r3, #8]
 800cd96:	4a17      	ldr	r2, [pc, #92]	; (800cdf4 <HAL_TIM_PWM_Start+0x1dc>)
 800cd98:	4013      	ands	r3, r2
 800cd9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2b06      	cmp	r3, #6
 800cda0:	d016      	beq.n	800cdd0 <HAL_TIM_PWM_Start+0x1b8>
 800cda2:	68fa      	ldr	r2, [r7, #12]
 800cda4:	2380      	movs	r3, #128	; 0x80
 800cda6:	025b      	lsls	r3, r3, #9
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d011      	beq.n	800cdd0 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	2101      	movs	r1, #1
 800cdb8:	430a      	orrs	r2, r1
 800cdba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdbc:	e008      	b.n	800cdd0 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	681a      	ldr	r2, [r3, #0]
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	2101      	movs	r1, #1
 800cdca:	430a      	orrs	r2, r1
 800cdcc:	601a      	str	r2, [r3, #0]
 800cdce:	e000      	b.n	800cdd2 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdd0:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800cdd2:	2300      	movs	r3, #0
}
 800cdd4:	0018      	movs	r0, r3
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	b004      	add	sp, #16
 800cdda:	bd80      	pop	{r7, pc}
 800cddc:	40012c00 	.word	0x40012c00
 800cde0:	40014000 	.word	0x40014000
 800cde4:	40014400 	.word	0x40014400
 800cde8:	40014800 	.word	0x40014800
 800cdec:	40000400 	.word	0x40000400
 800cdf0:	40000800 	.word	0x40000800
 800cdf4:	00010007 	.word	0x00010007

0800cdf8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b082      	sub	sp, #8
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	6839      	ldr	r1, [r7, #0]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	0018      	movs	r0, r3
 800ce0c:	f000 fe16 	bl	800da3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	4a37      	ldr	r2, [pc, #220]	; (800cef4 <HAL_TIM_PWM_Stop+0xfc>)
 800ce16:	4293      	cmp	r3, r2
 800ce18:	d00e      	beq.n	800ce38 <HAL_TIM_PWM_Stop+0x40>
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	4a36      	ldr	r2, [pc, #216]	; (800cef8 <HAL_TIM_PWM_Stop+0x100>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d009      	beq.n	800ce38 <HAL_TIM_PWM_Stop+0x40>
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	4a34      	ldr	r2, [pc, #208]	; (800cefc <HAL_TIM_PWM_Stop+0x104>)
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	d004      	beq.n	800ce38 <HAL_TIM_PWM_Stop+0x40>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4a33      	ldr	r2, [pc, #204]	; (800cf00 <HAL_TIM_PWM_Stop+0x108>)
 800ce34:	4293      	cmp	r3, r2
 800ce36:	d101      	bne.n	800ce3c <HAL_TIM_PWM_Stop+0x44>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	e000      	b.n	800ce3e <HAL_TIM_PWM_Stop+0x46>
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d013      	beq.n	800ce6a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	6a1b      	ldr	r3, [r3, #32]
 800ce48:	4a2e      	ldr	r2, [pc, #184]	; (800cf04 <HAL_TIM_PWM_Stop+0x10c>)
 800ce4a:	4013      	ands	r3, r2
 800ce4c:	d10d      	bne.n	800ce6a <HAL_TIM_PWM_Stop+0x72>
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	6a1b      	ldr	r3, [r3, #32]
 800ce54:	4a2c      	ldr	r2, [pc, #176]	; (800cf08 <HAL_TIM_PWM_Stop+0x110>)
 800ce56:	4013      	ands	r3, r2
 800ce58:	d107      	bne.n	800ce6a <HAL_TIM_PWM_Stop+0x72>
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4929      	ldr	r1, [pc, #164]	; (800cf0c <HAL_TIM_PWM_Stop+0x114>)
 800ce66:	400a      	ands	r2, r1
 800ce68:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	6a1b      	ldr	r3, [r3, #32]
 800ce70:	4a24      	ldr	r2, [pc, #144]	; (800cf04 <HAL_TIM_PWM_Stop+0x10c>)
 800ce72:	4013      	ands	r3, r2
 800ce74:	d10d      	bne.n	800ce92 <HAL_TIM_PWM_Stop+0x9a>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	6a1b      	ldr	r3, [r3, #32]
 800ce7c:	4a22      	ldr	r2, [pc, #136]	; (800cf08 <HAL_TIM_PWM_Stop+0x110>)
 800ce7e:	4013      	ands	r3, r2
 800ce80:	d107      	bne.n	800ce92 <HAL_TIM_PWM_Stop+0x9a>
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	681a      	ldr	r2, [r3, #0]
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	2101      	movs	r1, #1
 800ce8e:	438a      	bics	r2, r1
 800ce90:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d104      	bne.n	800cea2 <HAL_TIM_PWM_Stop+0xaa>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	223e      	movs	r2, #62	; 0x3e
 800ce9c:	2101      	movs	r1, #1
 800ce9e:	5499      	strb	r1, [r3, r2]
 800cea0:	e023      	b.n	800ceea <HAL_TIM_PWM_Stop+0xf2>
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	2b04      	cmp	r3, #4
 800cea6:	d104      	bne.n	800ceb2 <HAL_TIM_PWM_Stop+0xba>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	223f      	movs	r2, #63	; 0x3f
 800ceac:	2101      	movs	r1, #1
 800ceae:	5499      	strb	r1, [r3, r2]
 800ceb0:	e01b      	b.n	800ceea <HAL_TIM_PWM_Stop+0xf2>
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	2b08      	cmp	r3, #8
 800ceb6:	d104      	bne.n	800cec2 <HAL_TIM_PWM_Stop+0xca>
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2240      	movs	r2, #64	; 0x40
 800cebc:	2101      	movs	r1, #1
 800cebe:	5499      	strb	r1, [r3, r2]
 800cec0:	e013      	b.n	800ceea <HAL_TIM_PWM_Stop+0xf2>
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	2b0c      	cmp	r3, #12
 800cec6:	d104      	bne.n	800ced2 <HAL_TIM_PWM_Stop+0xda>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2241      	movs	r2, #65	; 0x41
 800cecc:	2101      	movs	r1, #1
 800cece:	5499      	strb	r1, [r3, r2]
 800ced0:	e00b      	b.n	800ceea <HAL_TIM_PWM_Stop+0xf2>
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	2b10      	cmp	r3, #16
 800ced6:	d104      	bne.n	800cee2 <HAL_TIM_PWM_Stop+0xea>
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2242      	movs	r2, #66	; 0x42
 800cedc:	2101      	movs	r1, #1
 800cede:	5499      	strb	r1, [r3, r2]
 800cee0:	e003      	b.n	800ceea <HAL_TIM_PWM_Stop+0xf2>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2243      	movs	r2, #67	; 0x43
 800cee6:	2101      	movs	r1, #1
 800cee8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800ceea:	2300      	movs	r3, #0
}
 800ceec:	0018      	movs	r0, r3
 800ceee:	46bd      	mov	sp, r7
 800cef0:	b002      	add	sp, #8
 800cef2:	bd80      	pop	{r7, pc}
 800cef4:	40012c00 	.word	0x40012c00
 800cef8:	40014000 	.word	0x40014000
 800cefc:	40014400 	.word	0x40014400
 800cf00:	40014800 	.word	0x40014800
 800cf04:	00001111 	.word	0x00001111
 800cf08:	00000444 	.word	0x00000444
 800cf0c:	ffff7fff 	.word	0xffff7fff

0800cf10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b082      	sub	sp, #8
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	691b      	ldr	r3, [r3, #16]
 800cf1e:	2202      	movs	r2, #2
 800cf20:	4013      	ands	r3, r2
 800cf22:	2b02      	cmp	r3, #2
 800cf24:	d124      	bne.n	800cf70 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	2202      	movs	r2, #2
 800cf2e:	4013      	ands	r3, r2
 800cf30:	2b02      	cmp	r3, #2
 800cf32:	d11d      	bne.n	800cf70 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	2203      	movs	r2, #3
 800cf3a:	4252      	negs	r2, r2
 800cf3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	2201      	movs	r2, #1
 800cf42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	699b      	ldr	r3, [r3, #24]
 800cf4a:	2203      	movs	r2, #3
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	d004      	beq.n	800cf5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	0018      	movs	r0, r3
 800cf54:	f000 fa0c 	bl	800d370 <HAL_TIM_IC_CaptureCallback>
 800cf58:	e007      	b.n	800cf6a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	0018      	movs	r0, r3
 800cf5e:	f000 f9ff 	bl	800d360 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	0018      	movs	r0, r3
 800cf66:	f000 fa0b 	bl	800d380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	691b      	ldr	r3, [r3, #16]
 800cf76:	2204      	movs	r2, #4
 800cf78:	4013      	ands	r3, r2
 800cf7a:	2b04      	cmp	r3, #4
 800cf7c:	d125      	bne.n	800cfca <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	2204      	movs	r2, #4
 800cf86:	4013      	ands	r3, r2
 800cf88:	2b04      	cmp	r3, #4
 800cf8a:	d11e      	bne.n	800cfca <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	2205      	movs	r2, #5
 800cf92:	4252      	negs	r2, r2
 800cf94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2202      	movs	r2, #2
 800cf9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	699a      	ldr	r2, [r3, #24]
 800cfa2:	23c0      	movs	r3, #192	; 0xc0
 800cfa4:	009b      	lsls	r3, r3, #2
 800cfa6:	4013      	ands	r3, r2
 800cfa8:	d004      	beq.n	800cfb4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	0018      	movs	r0, r3
 800cfae:	f000 f9df 	bl	800d370 <HAL_TIM_IC_CaptureCallback>
 800cfb2:	e007      	b.n	800cfc4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	0018      	movs	r0, r3
 800cfb8:	f000 f9d2 	bl	800d360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	0018      	movs	r0, r3
 800cfc0:	f000 f9de 	bl	800d380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	691b      	ldr	r3, [r3, #16]
 800cfd0:	2208      	movs	r2, #8
 800cfd2:	4013      	ands	r3, r2
 800cfd4:	2b08      	cmp	r3, #8
 800cfd6:	d124      	bne.n	800d022 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	68db      	ldr	r3, [r3, #12]
 800cfde:	2208      	movs	r2, #8
 800cfe0:	4013      	ands	r3, r2
 800cfe2:	2b08      	cmp	r3, #8
 800cfe4:	d11d      	bne.n	800d022 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	2209      	movs	r2, #9
 800cfec:	4252      	negs	r2, r2
 800cfee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2204      	movs	r2, #4
 800cff4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	69db      	ldr	r3, [r3, #28]
 800cffc:	2203      	movs	r2, #3
 800cffe:	4013      	ands	r3, r2
 800d000:	d004      	beq.n	800d00c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	0018      	movs	r0, r3
 800d006:	f000 f9b3 	bl	800d370 <HAL_TIM_IC_CaptureCallback>
 800d00a:	e007      	b.n	800d01c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	0018      	movs	r0, r3
 800d010:	f000 f9a6 	bl	800d360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	0018      	movs	r0, r3
 800d018:	f000 f9b2 	bl	800d380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2200      	movs	r2, #0
 800d020:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	691b      	ldr	r3, [r3, #16]
 800d028:	2210      	movs	r2, #16
 800d02a:	4013      	ands	r3, r2
 800d02c:	2b10      	cmp	r3, #16
 800d02e:	d125      	bne.n	800d07c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	68db      	ldr	r3, [r3, #12]
 800d036:	2210      	movs	r2, #16
 800d038:	4013      	ands	r3, r2
 800d03a:	2b10      	cmp	r3, #16
 800d03c:	d11e      	bne.n	800d07c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	2211      	movs	r2, #17
 800d044:	4252      	negs	r2, r2
 800d046:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2208      	movs	r2, #8
 800d04c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	69da      	ldr	r2, [r3, #28]
 800d054:	23c0      	movs	r3, #192	; 0xc0
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	4013      	ands	r3, r2
 800d05a:	d004      	beq.n	800d066 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	0018      	movs	r0, r3
 800d060:	f000 f986 	bl	800d370 <HAL_TIM_IC_CaptureCallback>
 800d064:	e007      	b.n	800d076 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	0018      	movs	r0, r3
 800d06a:	f000 f979 	bl	800d360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	0018      	movs	r0, r3
 800d072:	f000 f985 	bl	800d380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2200      	movs	r2, #0
 800d07a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	691b      	ldr	r3, [r3, #16]
 800d082:	2201      	movs	r2, #1
 800d084:	4013      	ands	r3, r2
 800d086:	2b01      	cmp	r3, #1
 800d088:	d10f      	bne.n	800d0aa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	68db      	ldr	r3, [r3, #12]
 800d090:	2201      	movs	r2, #1
 800d092:	4013      	ands	r3, r2
 800d094:	2b01      	cmp	r3, #1
 800d096:	d108      	bne.n	800d0aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	2202      	movs	r2, #2
 800d09e:	4252      	negs	r2, r2
 800d0a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	0018      	movs	r0, r3
 800d0a6:	f7fc fc37 	bl	8009918 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	691b      	ldr	r3, [r3, #16]
 800d0b0:	2280      	movs	r2, #128	; 0x80
 800d0b2:	4013      	ands	r3, r2
 800d0b4:	2b80      	cmp	r3, #128	; 0x80
 800d0b6:	d10f      	bne.n	800d0d8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	68db      	ldr	r3, [r3, #12]
 800d0be:	2280      	movs	r2, #128	; 0x80
 800d0c0:	4013      	ands	r3, r2
 800d0c2:	2b80      	cmp	r3, #128	; 0x80
 800d0c4:	d108      	bne.n	800d0d8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	2281      	movs	r2, #129	; 0x81
 800d0cc:	4252      	negs	r2, r2
 800d0ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	0018      	movs	r0, r3
 800d0d4:	f000 fd84 	bl	800dbe0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	691a      	ldr	r2, [r3, #16]
 800d0de:	2380      	movs	r3, #128	; 0x80
 800d0e0:	005b      	lsls	r3, r3, #1
 800d0e2:	401a      	ands	r2, r3
 800d0e4:	2380      	movs	r3, #128	; 0x80
 800d0e6:	005b      	lsls	r3, r3, #1
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d10e      	bne.n	800d10a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	68db      	ldr	r3, [r3, #12]
 800d0f2:	2280      	movs	r2, #128	; 0x80
 800d0f4:	4013      	ands	r3, r2
 800d0f6:	2b80      	cmp	r3, #128	; 0x80
 800d0f8:	d107      	bne.n	800d10a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	4a1c      	ldr	r2, [pc, #112]	; (800d170 <HAL_TIM_IRQHandler+0x260>)
 800d100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	0018      	movs	r0, r3
 800d106:	f000 fd73 	bl	800dbf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	691b      	ldr	r3, [r3, #16]
 800d110:	2240      	movs	r2, #64	; 0x40
 800d112:	4013      	ands	r3, r2
 800d114:	2b40      	cmp	r3, #64	; 0x40
 800d116:	d10f      	bne.n	800d138 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	68db      	ldr	r3, [r3, #12]
 800d11e:	2240      	movs	r2, #64	; 0x40
 800d120:	4013      	ands	r3, r2
 800d122:	2b40      	cmp	r3, #64	; 0x40
 800d124:	d108      	bne.n	800d138 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2241      	movs	r2, #65	; 0x41
 800d12c:	4252      	negs	r2, r2
 800d12e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	0018      	movs	r0, r3
 800d134:	f000 f92c 	bl	800d390 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	691b      	ldr	r3, [r3, #16]
 800d13e:	2220      	movs	r2, #32
 800d140:	4013      	ands	r3, r2
 800d142:	2b20      	cmp	r3, #32
 800d144:	d10f      	bne.n	800d166 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	68db      	ldr	r3, [r3, #12]
 800d14c:	2220      	movs	r2, #32
 800d14e:	4013      	ands	r3, r2
 800d150:	2b20      	cmp	r3, #32
 800d152:	d108      	bne.n	800d166 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	2221      	movs	r2, #33	; 0x21
 800d15a:	4252      	negs	r2, r2
 800d15c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	0018      	movs	r0, r3
 800d162:	f000 fd35 	bl	800dbd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d166:	46c0      	nop			; (mov r8, r8)
 800d168:	46bd      	mov	sp, r7
 800d16a:	b002      	add	sp, #8
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	46c0      	nop			; (mov r8, r8)
 800d170:	fffffeff 	.word	0xfffffeff

0800d174 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b084      	sub	sp, #16
 800d178:	af00      	add	r7, sp, #0
 800d17a:	60f8      	str	r0, [r7, #12]
 800d17c:	60b9      	str	r1, [r7, #8]
 800d17e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	223c      	movs	r2, #60	; 0x3c
 800d184:	5c9b      	ldrb	r3, [r3, r2]
 800d186:	2b01      	cmp	r3, #1
 800d188:	d101      	bne.n	800d18e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d18a:	2302      	movs	r3, #2
 800d18c:	e0df      	b.n	800d34e <HAL_TIM_PWM_ConfigChannel+0x1da>
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	223c      	movs	r2, #60	; 0x3c
 800d192:	2101      	movs	r1, #1
 800d194:	5499      	strb	r1, [r3, r2]
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2b14      	cmp	r3, #20
 800d19a:	d900      	bls.n	800d19e <HAL_TIM_PWM_ConfigChannel+0x2a>
 800d19c:	e0d1      	b.n	800d342 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	009a      	lsls	r2, r3, #2
 800d1a2:	4b6d      	ldr	r3, [pc, #436]	; (800d358 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 800d1a4:	18d3      	adds	r3, r2, r3
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	68ba      	ldr	r2, [r7, #8]
 800d1b0:	0011      	movs	r1, r2
 800d1b2:	0018      	movs	r0, r3
 800d1b4:	f000 f97e 	bl	800d4b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	699a      	ldr	r2, [r3, #24]
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2108      	movs	r1, #8
 800d1c4:	430a      	orrs	r2, r1
 800d1c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	699a      	ldr	r2, [r3, #24]
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	2104      	movs	r1, #4
 800d1d4:	438a      	bics	r2, r1
 800d1d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	6999      	ldr	r1, [r3, #24]
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	691a      	ldr	r2, [r3, #16]
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	430a      	orrs	r2, r1
 800d1e8:	619a      	str	r2, [r3, #24]
      break;
 800d1ea:	e0ab      	b.n	800d344 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	68ba      	ldr	r2, [r7, #8]
 800d1f2:	0011      	movs	r1, r2
 800d1f4:	0018      	movs	r0, r3
 800d1f6:	f000 f9e7 	bl	800d5c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	699a      	ldr	r2, [r3, #24]
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	2180      	movs	r1, #128	; 0x80
 800d206:	0109      	lsls	r1, r1, #4
 800d208:	430a      	orrs	r2, r1
 800d20a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	699a      	ldr	r2, [r3, #24]
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	4951      	ldr	r1, [pc, #324]	; (800d35c <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800d218:	400a      	ands	r2, r1
 800d21a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	6999      	ldr	r1, [r3, #24]
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	691b      	ldr	r3, [r3, #16]
 800d226:	021a      	lsls	r2, r3, #8
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	430a      	orrs	r2, r1
 800d22e:	619a      	str	r2, [r3, #24]
      break;
 800d230:	e088      	b.n	800d344 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	68ba      	ldr	r2, [r7, #8]
 800d238:	0011      	movs	r1, r2
 800d23a:	0018      	movs	r0, r3
 800d23c:	f000 fa48 	bl	800d6d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	69da      	ldr	r2, [r3, #28]
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2108      	movs	r1, #8
 800d24c:	430a      	orrs	r2, r1
 800d24e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	69da      	ldr	r2, [r3, #28]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	2104      	movs	r1, #4
 800d25c:	438a      	bics	r2, r1
 800d25e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	69d9      	ldr	r1, [r3, #28]
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	691a      	ldr	r2, [r3, #16]
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	430a      	orrs	r2, r1
 800d270:	61da      	str	r2, [r3, #28]
      break;
 800d272:	e067      	b.n	800d344 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	68ba      	ldr	r2, [r7, #8]
 800d27a:	0011      	movs	r1, r2
 800d27c:	0018      	movs	r0, r3
 800d27e:	f000 faaf 	bl	800d7e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	69da      	ldr	r2, [r3, #28]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2180      	movs	r1, #128	; 0x80
 800d28e:	0109      	lsls	r1, r1, #4
 800d290:	430a      	orrs	r2, r1
 800d292:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	69da      	ldr	r2, [r3, #28]
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	492f      	ldr	r1, [pc, #188]	; (800d35c <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800d2a0:	400a      	ands	r2, r1
 800d2a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	69d9      	ldr	r1, [r3, #28]
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	691b      	ldr	r3, [r3, #16]
 800d2ae:	021a      	lsls	r2, r3, #8
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	430a      	orrs	r2, r1
 800d2b6:	61da      	str	r2, [r3, #28]
      break;
 800d2b8:	e044      	b.n	800d344 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	68ba      	ldr	r2, [r7, #8]
 800d2c0:	0011      	movs	r1, r2
 800d2c2:	0018      	movs	r0, r3
 800d2c4:	f000 faf6 	bl	800d8b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2108      	movs	r1, #8
 800d2d4:	430a      	orrs	r2, r1
 800d2d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	2104      	movs	r1, #4
 800d2e4:	438a      	bics	r2, r1
 800d2e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d2ee:	68bb      	ldr	r3, [r7, #8]
 800d2f0:	691a      	ldr	r2, [r3, #16]
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	430a      	orrs	r2, r1
 800d2f8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d2fa:	e023      	b.n	800d344 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	68ba      	ldr	r2, [r7, #8]
 800d302:	0011      	movs	r1, r2
 800d304:	0018      	movs	r0, r3
 800d306:	f000 fb35 	bl	800d974 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	2180      	movs	r1, #128	; 0x80
 800d316:	0109      	lsls	r1, r1, #4
 800d318:	430a      	orrs	r2, r1
 800d31a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	490d      	ldr	r1, [pc, #52]	; (800d35c <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800d328:	400a      	ands	r2, r1
 800d32a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	691b      	ldr	r3, [r3, #16]
 800d336:	021a      	lsls	r2, r3, #8
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	430a      	orrs	r2, r1
 800d33e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d340:	e000      	b.n	800d344 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800d342:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	223c      	movs	r2, #60	; 0x3c
 800d348:	2100      	movs	r1, #0
 800d34a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d34c:	2300      	movs	r3, #0
}
 800d34e:	0018      	movs	r0, r3
 800d350:	46bd      	mov	sp, r7
 800d352:	b004      	add	sp, #16
 800d354:	bd80      	pop	{r7, pc}
 800d356:	46c0      	nop			; (mov r8, r8)
 800d358:	08012c50 	.word	0x08012c50
 800d35c:	fffffbff 	.word	0xfffffbff

0800d360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b082      	sub	sp, #8
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d368:	46c0      	nop			; (mov r8, r8)
 800d36a:	46bd      	mov	sp, r7
 800d36c:	b002      	add	sp, #8
 800d36e:	bd80      	pop	{r7, pc}

0800d370 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b082      	sub	sp, #8
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d378:	46c0      	nop			; (mov r8, r8)
 800d37a:	46bd      	mov	sp, r7
 800d37c:	b002      	add	sp, #8
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d388:	46c0      	nop			; (mov r8, r8)
 800d38a:	46bd      	mov	sp, r7
 800d38c:	b002      	add	sp, #8
 800d38e:	bd80      	pop	{r7, pc}

0800d390 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b082      	sub	sp, #8
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d398:	46c0      	nop			; (mov r8, r8)
 800d39a:	46bd      	mov	sp, r7
 800d39c:	b002      	add	sp, #8
 800d39e:	bd80      	pop	{r7, pc}

0800d3a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b084      	sub	sp, #16
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
 800d3a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	4a38      	ldr	r2, [pc, #224]	; (800d494 <TIM_Base_SetConfig+0xf4>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d00c      	beq.n	800d3d2 <TIM_Base_SetConfig+0x32>
 800d3b8:	687a      	ldr	r2, [r7, #4]
 800d3ba:	2380      	movs	r3, #128	; 0x80
 800d3bc:	05db      	lsls	r3, r3, #23
 800d3be:	429a      	cmp	r2, r3
 800d3c0:	d007      	beq.n	800d3d2 <TIM_Base_SetConfig+0x32>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	4a34      	ldr	r2, [pc, #208]	; (800d498 <TIM_Base_SetConfig+0xf8>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d003      	beq.n	800d3d2 <TIM_Base_SetConfig+0x32>
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	4a33      	ldr	r2, [pc, #204]	; (800d49c <TIM_Base_SetConfig+0xfc>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d108      	bne.n	800d3e4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2270      	movs	r2, #112	; 0x70
 800d3d6:	4393      	bics	r3, r2
 800d3d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	68fa      	ldr	r2, [r7, #12]
 800d3e0:	4313      	orrs	r3, r2
 800d3e2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	4a2b      	ldr	r2, [pc, #172]	; (800d494 <TIM_Base_SetConfig+0xf4>)
 800d3e8:	4293      	cmp	r3, r2
 800d3ea:	d01c      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d3ec:	687a      	ldr	r2, [r7, #4]
 800d3ee:	2380      	movs	r3, #128	; 0x80
 800d3f0:	05db      	lsls	r3, r3, #23
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d017      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	4a27      	ldr	r2, [pc, #156]	; (800d498 <TIM_Base_SetConfig+0xf8>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d013      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	4a26      	ldr	r2, [pc, #152]	; (800d49c <TIM_Base_SetConfig+0xfc>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d00f      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	4a25      	ldr	r2, [pc, #148]	; (800d4a0 <TIM_Base_SetConfig+0x100>)
 800d40a:	4293      	cmp	r3, r2
 800d40c:	d00b      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	4a24      	ldr	r2, [pc, #144]	; (800d4a4 <TIM_Base_SetConfig+0x104>)
 800d412:	4293      	cmp	r3, r2
 800d414:	d007      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	4a23      	ldr	r2, [pc, #140]	; (800d4a8 <TIM_Base_SetConfig+0x108>)
 800d41a:	4293      	cmp	r3, r2
 800d41c:	d003      	beq.n	800d426 <TIM_Base_SetConfig+0x86>
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	4a22      	ldr	r2, [pc, #136]	; (800d4ac <TIM_Base_SetConfig+0x10c>)
 800d422:	4293      	cmp	r3, r2
 800d424:	d108      	bne.n	800d438 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	4a21      	ldr	r2, [pc, #132]	; (800d4b0 <TIM_Base_SetConfig+0x110>)
 800d42a:	4013      	ands	r3, r2
 800d42c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	68db      	ldr	r3, [r3, #12]
 800d432:	68fa      	ldr	r2, [r7, #12]
 800d434:	4313      	orrs	r3, r2
 800d436:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	2280      	movs	r2, #128	; 0x80
 800d43c:	4393      	bics	r3, r2
 800d43e:	001a      	movs	r2, r3
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	695b      	ldr	r3, [r3, #20]
 800d444:	4313      	orrs	r3, r2
 800d446:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	68fa      	ldr	r2, [r7, #12]
 800d44c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	689a      	ldr	r2, [r3, #8]
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	4a0c      	ldr	r2, [pc, #48]	; (800d494 <TIM_Base_SetConfig+0xf4>)
 800d462:	4293      	cmp	r3, r2
 800d464:	d00b      	beq.n	800d47e <TIM_Base_SetConfig+0xde>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	4a0e      	ldr	r2, [pc, #56]	; (800d4a4 <TIM_Base_SetConfig+0x104>)
 800d46a:	4293      	cmp	r3, r2
 800d46c:	d007      	beq.n	800d47e <TIM_Base_SetConfig+0xde>
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	4a0d      	ldr	r2, [pc, #52]	; (800d4a8 <TIM_Base_SetConfig+0x108>)
 800d472:	4293      	cmp	r3, r2
 800d474:	d003      	beq.n	800d47e <TIM_Base_SetConfig+0xde>
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	4a0c      	ldr	r2, [pc, #48]	; (800d4ac <TIM_Base_SetConfig+0x10c>)
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d103      	bne.n	800d486 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	691a      	ldr	r2, [r3, #16]
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2201      	movs	r2, #1
 800d48a:	615a      	str	r2, [r3, #20]
}
 800d48c:	46c0      	nop			; (mov r8, r8)
 800d48e:	46bd      	mov	sp, r7
 800d490:	b004      	add	sp, #16
 800d492:	bd80      	pop	{r7, pc}
 800d494:	40012c00 	.word	0x40012c00
 800d498:	40000400 	.word	0x40000400
 800d49c:	40000800 	.word	0x40000800
 800d4a0:	40002000 	.word	0x40002000
 800d4a4:	40014000 	.word	0x40014000
 800d4a8:	40014400 	.word	0x40014400
 800d4ac:	40014800 	.word	0x40014800
 800d4b0:	fffffcff 	.word	0xfffffcff

0800d4b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b086      	sub	sp, #24
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6a1b      	ldr	r3, [r3, #32]
 800d4c2:	2201      	movs	r2, #1
 800d4c4:	4393      	bics	r3, r2
 800d4c6:	001a      	movs	r2, r3
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6a1b      	ldr	r3, [r3, #32]
 800d4d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	685b      	ldr	r3, [r3, #4]
 800d4d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	699b      	ldr	r3, [r3, #24]
 800d4dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	4a32      	ldr	r2, [pc, #200]	; (800d5ac <TIM_OC1_SetConfig+0xf8>)
 800d4e2:	4013      	ands	r3, r2
 800d4e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	2203      	movs	r2, #3
 800d4ea:	4393      	bics	r3, r2
 800d4ec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	68fa      	ldr	r2, [r7, #12]
 800d4f4:	4313      	orrs	r3, r2
 800d4f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	2202      	movs	r2, #2
 800d4fc:	4393      	bics	r3, r2
 800d4fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	689b      	ldr	r3, [r3, #8]
 800d504:	697a      	ldr	r2, [r7, #20]
 800d506:	4313      	orrs	r3, r2
 800d508:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	4a28      	ldr	r2, [pc, #160]	; (800d5b0 <TIM_OC1_SetConfig+0xfc>)
 800d50e:	4293      	cmp	r3, r2
 800d510:	d00b      	beq.n	800d52a <TIM_OC1_SetConfig+0x76>
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	4a27      	ldr	r2, [pc, #156]	; (800d5b4 <TIM_OC1_SetConfig+0x100>)
 800d516:	4293      	cmp	r3, r2
 800d518:	d007      	beq.n	800d52a <TIM_OC1_SetConfig+0x76>
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	4a26      	ldr	r2, [pc, #152]	; (800d5b8 <TIM_OC1_SetConfig+0x104>)
 800d51e:	4293      	cmp	r3, r2
 800d520:	d003      	beq.n	800d52a <TIM_OC1_SetConfig+0x76>
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	4a25      	ldr	r2, [pc, #148]	; (800d5bc <TIM_OC1_SetConfig+0x108>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d10c      	bne.n	800d544 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d52a:	697b      	ldr	r3, [r7, #20]
 800d52c:	2208      	movs	r2, #8
 800d52e:	4393      	bics	r3, r2
 800d530:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	68db      	ldr	r3, [r3, #12]
 800d536:	697a      	ldr	r2, [r7, #20]
 800d538:	4313      	orrs	r3, r2
 800d53a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d53c:	697b      	ldr	r3, [r7, #20]
 800d53e:	2204      	movs	r2, #4
 800d540:	4393      	bics	r3, r2
 800d542:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	4a1a      	ldr	r2, [pc, #104]	; (800d5b0 <TIM_OC1_SetConfig+0xfc>)
 800d548:	4293      	cmp	r3, r2
 800d54a:	d00b      	beq.n	800d564 <TIM_OC1_SetConfig+0xb0>
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	4a19      	ldr	r2, [pc, #100]	; (800d5b4 <TIM_OC1_SetConfig+0x100>)
 800d550:	4293      	cmp	r3, r2
 800d552:	d007      	beq.n	800d564 <TIM_OC1_SetConfig+0xb0>
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	4a18      	ldr	r2, [pc, #96]	; (800d5b8 <TIM_OC1_SetConfig+0x104>)
 800d558:	4293      	cmp	r3, r2
 800d55a:	d003      	beq.n	800d564 <TIM_OC1_SetConfig+0xb0>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	4a17      	ldr	r2, [pc, #92]	; (800d5bc <TIM_OC1_SetConfig+0x108>)
 800d560:	4293      	cmp	r3, r2
 800d562:	d111      	bne.n	800d588 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	4a16      	ldr	r2, [pc, #88]	; (800d5c0 <TIM_OC1_SetConfig+0x10c>)
 800d568:	4013      	ands	r3, r2
 800d56a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	4a15      	ldr	r2, [pc, #84]	; (800d5c4 <TIM_OC1_SetConfig+0x110>)
 800d570:	4013      	ands	r3, r2
 800d572:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	695b      	ldr	r3, [r3, #20]
 800d578:	693a      	ldr	r2, [r7, #16]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	699b      	ldr	r3, [r3, #24]
 800d582:	693a      	ldr	r2, [r7, #16]
 800d584:	4313      	orrs	r3, r2
 800d586:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	693a      	ldr	r2, [r7, #16]
 800d58c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	68fa      	ldr	r2, [r7, #12]
 800d592:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	685a      	ldr	r2, [r3, #4]
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	697a      	ldr	r2, [r7, #20]
 800d5a0:	621a      	str	r2, [r3, #32]
}
 800d5a2:	46c0      	nop			; (mov r8, r8)
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	b006      	add	sp, #24
 800d5a8:	bd80      	pop	{r7, pc}
 800d5aa:	46c0      	nop			; (mov r8, r8)
 800d5ac:	fffeff8f 	.word	0xfffeff8f
 800d5b0:	40012c00 	.word	0x40012c00
 800d5b4:	40014000 	.word	0x40014000
 800d5b8:	40014400 	.word	0x40014400
 800d5bc:	40014800 	.word	0x40014800
 800d5c0:	fffffeff 	.word	0xfffffeff
 800d5c4:	fffffdff 	.word	0xfffffdff

0800d5c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b086      	sub	sp, #24
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
 800d5d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6a1b      	ldr	r3, [r3, #32]
 800d5d6:	2210      	movs	r2, #16
 800d5d8:	4393      	bics	r3, r2
 800d5da:	001a      	movs	r2, r3
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6a1b      	ldr	r3, [r3, #32]
 800d5e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	685b      	ldr	r3, [r3, #4]
 800d5ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	699b      	ldr	r3, [r3, #24]
 800d5f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	4a2e      	ldr	r2, [pc, #184]	; (800d6b0 <TIM_OC2_SetConfig+0xe8>)
 800d5f6:	4013      	ands	r3, r2
 800d5f8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	4a2d      	ldr	r2, [pc, #180]	; (800d6b4 <TIM_OC2_SetConfig+0xec>)
 800d5fe:	4013      	ands	r3, r2
 800d600:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	021b      	lsls	r3, r3, #8
 800d608:	68fa      	ldr	r2, [r7, #12]
 800d60a:	4313      	orrs	r3, r2
 800d60c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	2220      	movs	r2, #32
 800d612:	4393      	bics	r3, r2
 800d614:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	011b      	lsls	r3, r3, #4
 800d61c:	697a      	ldr	r2, [r7, #20]
 800d61e:	4313      	orrs	r3, r2
 800d620:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a24      	ldr	r2, [pc, #144]	; (800d6b8 <TIM_OC2_SetConfig+0xf0>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d10d      	bne.n	800d646 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d62a:	697b      	ldr	r3, [r7, #20]
 800d62c:	2280      	movs	r2, #128	; 0x80
 800d62e:	4393      	bics	r3, r2
 800d630:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	011b      	lsls	r3, r3, #4
 800d638:	697a      	ldr	r2, [r7, #20]
 800d63a:	4313      	orrs	r3, r2
 800d63c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d63e:	697b      	ldr	r3, [r7, #20]
 800d640:	2240      	movs	r2, #64	; 0x40
 800d642:	4393      	bics	r3, r2
 800d644:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	4a1b      	ldr	r2, [pc, #108]	; (800d6b8 <TIM_OC2_SetConfig+0xf0>)
 800d64a:	4293      	cmp	r3, r2
 800d64c:	d00b      	beq.n	800d666 <TIM_OC2_SetConfig+0x9e>
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	4a1a      	ldr	r2, [pc, #104]	; (800d6bc <TIM_OC2_SetConfig+0xf4>)
 800d652:	4293      	cmp	r3, r2
 800d654:	d007      	beq.n	800d666 <TIM_OC2_SetConfig+0x9e>
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	4a19      	ldr	r2, [pc, #100]	; (800d6c0 <TIM_OC2_SetConfig+0xf8>)
 800d65a:	4293      	cmp	r3, r2
 800d65c:	d003      	beq.n	800d666 <TIM_OC2_SetConfig+0x9e>
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	4a18      	ldr	r2, [pc, #96]	; (800d6c4 <TIM_OC2_SetConfig+0xfc>)
 800d662:	4293      	cmp	r3, r2
 800d664:	d113      	bne.n	800d68e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d666:	693b      	ldr	r3, [r7, #16]
 800d668:	4a17      	ldr	r2, [pc, #92]	; (800d6c8 <TIM_OC2_SetConfig+0x100>)
 800d66a:	4013      	ands	r3, r2
 800d66c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d66e:	693b      	ldr	r3, [r7, #16]
 800d670:	4a16      	ldr	r2, [pc, #88]	; (800d6cc <TIM_OC2_SetConfig+0x104>)
 800d672:	4013      	ands	r3, r2
 800d674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	695b      	ldr	r3, [r3, #20]
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	693a      	ldr	r2, [r7, #16]
 800d67e:	4313      	orrs	r3, r2
 800d680:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	699b      	ldr	r3, [r3, #24]
 800d686:	009b      	lsls	r3, r3, #2
 800d688:	693a      	ldr	r2, [r7, #16]
 800d68a:	4313      	orrs	r3, r2
 800d68c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	693a      	ldr	r2, [r7, #16]
 800d692:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	685a      	ldr	r2, [r3, #4]
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	697a      	ldr	r2, [r7, #20]
 800d6a6:	621a      	str	r2, [r3, #32]
}
 800d6a8:	46c0      	nop			; (mov r8, r8)
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	b006      	add	sp, #24
 800d6ae:	bd80      	pop	{r7, pc}
 800d6b0:	feff8fff 	.word	0xfeff8fff
 800d6b4:	fffffcff 	.word	0xfffffcff
 800d6b8:	40012c00 	.word	0x40012c00
 800d6bc:	40014000 	.word	0x40014000
 800d6c0:	40014400 	.word	0x40014400
 800d6c4:	40014800 	.word	0x40014800
 800d6c8:	fffffbff 	.word	0xfffffbff
 800d6cc:	fffff7ff 	.word	0xfffff7ff

0800d6d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b086      	sub	sp, #24
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6a1b      	ldr	r3, [r3, #32]
 800d6de:	4a35      	ldr	r2, [pc, #212]	; (800d7b4 <TIM_OC3_SetConfig+0xe4>)
 800d6e0:	401a      	ands	r2, r3
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6a1b      	ldr	r3, [r3, #32]
 800d6ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	685b      	ldr	r3, [r3, #4]
 800d6f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	69db      	ldr	r3, [r3, #28]
 800d6f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	4a2f      	ldr	r2, [pc, #188]	; (800d7b8 <TIM_OC3_SetConfig+0xe8>)
 800d6fc:	4013      	ands	r3, r2
 800d6fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2203      	movs	r2, #3
 800d704:	4393      	bics	r3, r2
 800d706:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	68fa      	ldr	r2, [r7, #12]
 800d70e:	4313      	orrs	r3, r2
 800d710:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	4a29      	ldr	r2, [pc, #164]	; (800d7bc <TIM_OC3_SetConfig+0xec>)
 800d716:	4013      	ands	r3, r2
 800d718:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d71a:	683b      	ldr	r3, [r7, #0]
 800d71c:	689b      	ldr	r3, [r3, #8]
 800d71e:	021b      	lsls	r3, r3, #8
 800d720:	697a      	ldr	r2, [r7, #20]
 800d722:	4313      	orrs	r3, r2
 800d724:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	4a25      	ldr	r2, [pc, #148]	; (800d7c0 <TIM_OC3_SetConfig+0xf0>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d10d      	bne.n	800d74a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	4a24      	ldr	r2, [pc, #144]	; (800d7c4 <TIM_OC3_SetConfig+0xf4>)
 800d732:	4013      	ands	r3, r2
 800d734:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	68db      	ldr	r3, [r3, #12]
 800d73a:	021b      	lsls	r3, r3, #8
 800d73c:	697a      	ldr	r2, [r7, #20]
 800d73e:	4313      	orrs	r3, r2
 800d740:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d742:	697b      	ldr	r3, [r7, #20]
 800d744:	4a20      	ldr	r2, [pc, #128]	; (800d7c8 <TIM_OC3_SetConfig+0xf8>)
 800d746:	4013      	ands	r3, r2
 800d748:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	4a1c      	ldr	r2, [pc, #112]	; (800d7c0 <TIM_OC3_SetConfig+0xf0>)
 800d74e:	4293      	cmp	r3, r2
 800d750:	d00b      	beq.n	800d76a <TIM_OC3_SetConfig+0x9a>
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	4a1d      	ldr	r2, [pc, #116]	; (800d7cc <TIM_OC3_SetConfig+0xfc>)
 800d756:	4293      	cmp	r3, r2
 800d758:	d007      	beq.n	800d76a <TIM_OC3_SetConfig+0x9a>
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	4a1c      	ldr	r2, [pc, #112]	; (800d7d0 <TIM_OC3_SetConfig+0x100>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d003      	beq.n	800d76a <TIM_OC3_SetConfig+0x9a>
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	4a1b      	ldr	r2, [pc, #108]	; (800d7d4 <TIM_OC3_SetConfig+0x104>)
 800d766:	4293      	cmp	r3, r2
 800d768:	d113      	bne.n	800d792 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d76a:	693b      	ldr	r3, [r7, #16]
 800d76c:	4a1a      	ldr	r2, [pc, #104]	; (800d7d8 <TIM_OC3_SetConfig+0x108>)
 800d76e:	4013      	ands	r3, r2
 800d770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d772:	693b      	ldr	r3, [r7, #16]
 800d774:	4a19      	ldr	r2, [pc, #100]	; (800d7dc <TIM_OC3_SetConfig+0x10c>)
 800d776:	4013      	ands	r3, r2
 800d778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	695b      	ldr	r3, [r3, #20]
 800d77e:	011b      	lsls	r3, r3, #4
 800d780:	693a      	ldr	r2, [r7, #16]
 800d782:	4313      	orrs	r3, r2
 800d784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	699b      	ldr	r3, [r3, #24]
 800d78a:	011b      	lsls	r3, r3, #4
 800d78c:	693a      	ldr	r2, [r7, #16]
 800d78e:	4313      	orrs	r3, r2
 800d790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	693a      	ldr	r2, [r7, #16]
 800d796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	68fa      	ldr	r2, [r7, #12]
 800d79c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	685a      	ldr	r2, [r3, #4]
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	697a      	ldr	r2, [r7, #20]
 800d7aa:	621a      	str	r2, [r3, #32]
}
 800d7ac:	46c0      	nop			; (mov r8, r8)
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	b006      	add	sp, #24
 800d7b2:	bd80      	pop	{r7, pc}
 800d7b4:	fffffeff 	.word	0xfffffeff
 800d7b8:	fffeff8f 	.word	0xfffeff8f
 800d7bc:	fffffdff 	.word	0xfffffdff
 800d7c0:	40012c00 	.word	0x40012c00
 800d7c4:	fffff7ff 	.word	0xfffff7ff
 800d7c8:	fffffbff 	.word	0xfffffbff
 800d7cc:	40014000 	.word	0x40014000
 800d7d0:	40014400 	.word	0x40014400
 800d7d4:	40014800 	.word	0x40014800
 800d7d8:	ffffefff 	.word	0xffffefff
 800d7dc:	ffffdfff 	.word	0xffffdfff

0800d7e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b086      	sub	sp, #24
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
 800d7e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	6a1b      	ldr	r3, [r3, #32]
 800d7ee:	4a28      	ldr	r2, [pc, #160]	; (800d890 <TIM_OC4_SetConfig+0xb0>)
 800d7f0:	401a      	ands	r2, r3
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6a1b      	ldr	r3, [r3, #32]
 800d7fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	685b      	ldr	r3, [r3, #4]
 800d800:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	69db      	ldr	r3, [r3, #28]
 800d806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	4a22      	ldr	r2, [pc, #136]	; (800d894 <TIM_OC4_SetConfig+0xb4>)
 800d80c:	4013      	ands	r3, r2
 800d80e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	4a21      	ldr	r2, [pc, #132]	; (800d898 <TIM_OC4_SetConfig+0xb8>)
 800d814:	4013      	ands	r3, r2
 800d816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	021b      	lsls	r3, r3, #8
 800d81e:	68fa      	ldr	r2, [r7, #12]
 800d820:	4313      	orrs	r3, r2
 800d822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	4a1d      	ldr	r2, [pc, #116]	; (800d89c <TIM_OC4_SetConfig+0xbc>)
 800d828:	4013      	ands	r3, r2
 800d82a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	689b      	ldr	r3, [r3, #8]
 800d830:	031b      	lsls	r3, r3, #12
 800d832:	693a      	ldr	r2, [r7, #16]
 800d834:	4313      	orrs	r3, r2
 800d836:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	4a19      	ldr	r2, [pc, #100]	; (800d8a0 <TIM_OC4_SetConfig+0xc0>)
 800d83c:	4293      	cmp	r3, r2
 800d83e:	d00b      	beq.n	800d858 <TIM_OC4_SetConfig+0x78>
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	4a18      	ldr	r2, [pc, #96]	; (800d8a4 <TIM_OC4_SetConfig+0xc4>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d007      	beq.n	800d858 <TIM_OC4_SetConfig+0x78>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	4a17      	ldr	r2, [pc, #92]	; (800d8a8 <TIM_OC4_SetConfig+0xc8>)
 800d84c:	4293      	cmp	r3, r2
 800d84e:	d003      	beq.n	800d858 <TIM_OC4_SetConfig+0x78>
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	4a16      	ldr	r2, [pc, #88]	; (800d8ac <TIM_OC4_SetConfig+0xcc>)
 800d854:	4293      	cmp	r3, r2
 800d856:	d109      	bne.n	800d86c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d858:	697b      	ldr	r3, [r7, #20]
 800d85a:	4a15      	ldr	r2, [pc, #84]	; (800d8b0 <TIM_OC4_SetConfig+0xd0>)
 800d85c:	4013      	ands	r3, r2
 800d85e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	695b      	ldr	r3, [r3, #20]
 800d864:	019b      	lsls	r3, r3, #6
 800d866:	697a      	ldr	r2, [r7, #20]
 800d868:	4313      	orrs	r3, r2
 800d86a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	697a      	ldr	r2, [r7, #20]
 800d870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	68fa      	ldr	r2, [r7, #12]
 800d876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	685a      	ldr	r2, [r3, #4]
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	693a      	ldr	r2, [r7, #16]
 800d884:	621a      	str	r2, [r3, #32]
}
 800d886:	46c0      	nop			; (mov r8, r8)
 800d888:	46bd      	mov	sp, r7
 800d88a:	b006      	add	sp, #24
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	46c0      	nop			; (mov r8, r8)
 800d890:	ffffefff 	.word	0xffffefff
 800d894:	feff8fff 	.word	0xfeff8fff
 800d898:	fffffcff 	.word	0xfffffcff
 800d89c:	ffffdfff 	.word	0xffffdfff
 800d8a0:	40012c00 	.word	0x40012c00
 800d8a4:	40014000 	.word	0x40014000
 800d8a8:	40014400 	.word	0x40014400
 800d8ac:	40014800 	.word	0x40014800
 800d8b0:	ffffbfff 	.word	0xffffbfff

0800d8b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b086      	sub	sp, #24
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6a1b      	ldr	r3, [r3, #32]
 800d8c2:	4a25      	ldr	r2, [pc, #148]	; (800d958 <TIM_OC5_SetConfig+0xa4>)
 800d8c4:	401a      	ands	r2, r3
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6a1b      	ldr	r3, [r3, #32]
 800d8ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	685b      	ldr	r3, [r3, #4]
 800d8d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d8da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	4a1f      	ldr	r2, [pc, #124]	; (800d95c <TIM_OC5_SetConfig+0xa8>)
 800d8e0:	4013      	ands	r3, r2
 800d8e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	68fa      	ldr	r2, [r7, #12]
 800d8ea:	4313      	orrs	r3, r2
 800d8ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d8ee:	693b      	ldr	r3, [r7, #16]
 800d8f0:	4a1b      	ldr	r2, [pc, #108]	; (800d960 <TIM_OC5_SetConfig+0xac>)
 800d8f2:	4013      	ands	r3, r2
 800d8f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	689b      	ldr	r3, [r3, #8]
 800d8fa:	041b      	lsls	r3, r3, #16
 800d8fc:	693a      	ldr	r2, [r7, #16]
 800d8fe:	4313      	orrs	r3, r2
 800d900:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	4a17      	ldr	r2, [pc, #92]	; (800d964 <TIM_OC5_SetConfig+0xb0>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d00b      	beq.n	800d922 <TIM_OC5_SetConfig+0x6e>
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	4a16      	ldr	r2, [pc, #88]	; (800d968 <TIM_OC5_SetConfig+0xb4>)
 800d90e:	4293      	cmp	r3, r2
 800d910:	d007      	beq.n	800d922 <TIM_OC5_SetConfig+0x6e>
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	4a15      	ldr	r2, [pc, #84]	; (800d96c <TIM_OC5_SetConfig+0xb8>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d003      	beq.n	800d922 <TIM_OC5_SetConfig+0x6e>
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	4a14      	ldr	r2, [pc, #80]	; (800d970 <TIM_OC5_SetConfig+0xbc>)
 800d91e:	4293      	cmp	r3, r2
 800d920:	d109      	bne.n	800d936 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	4a0c      	ldr	r2, [pc, #48]	; (800d958 <TIM_OC5_SetConfig+0xa4>)
 800d926:	4013      	ands	r3, r2
 800d928:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d92a:	683b      	ldr	r3, [r7, #0]
 800d92c:	695b      	ldr	r3, [r3, #20]
 800d92e:	021b      	lsls	r3, r3, #8
 800d930:	697a      	ldr	r2, [r7, #20]
 800d932:	4313      	orrs	r3, r2
 800d934:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	697a      	ldr	r2, [r7, #20]
 800d93a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	68fa      	ldr	r2, [r7, #12]
 800d940:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	685a      	ldr	r2, [r3, #4]
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	693a      	ldr	r2, [r7, #16]
 800d94e:	621a      	str	r2, [r3, #32]
}
 800d950:	46c0      	nop			; (mov r8, r8)
 800d952:	46bd      	mov	sp, r7
 800d954:	b006      	add	sp, #24
 800d956:	bd80      	pop	{r7, pc}
 800d958:	fffeffff 	.word	0xfffeffff
 800d95c:	fffeff8f 	.word	0xfffeff8f
 800d960:	fffdffff 	.word	0xfffdffff
 800d964:	40012c00 	.word	0x40012c00
 800d968:	40014000 	.word	0x40014000
 800d96c:	40014400 	.word	0x40014400
 800d970:	40014800 	.word	0x40014800

0800d974 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b086      	sub	sp, #24
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
 800d97c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6a1b      	ldr	r3, [r3, #32]
 800d982:	4a26      	ldr	r2, [pc, #152]	; (800da1c <TIM_OC6_SetConfig+0xa8>)
 800d984:	401a      	ands	r2, r3
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6a1b      	ldr	r3, [r3, #32]
 800d98e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	685b      	ldr	r3, [r3, #4]
 800d994:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d99a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	4a20      	ldr	r2, [pc, #128]	; (800da20 <TIM_OC6_SetConfig+0xac>)
 800d9a0:	4013      	ands	r3, r2
 800d9a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	021b      	lsls	r3, r3, #8
 800d9aa:	68fa      	ldr	r2, [r7, #12]
 800d9ac:	4313      	orrs	r3, r2
 800d9ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	4a1c      	ldr	r2, [pc, #112]	; (800da24 <TIM_OC6_SetConfig+0xb0>)
 800d9b4:	4013      	ands	r3, r2
 800d9b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	689b      	ldr	r3, [r3, #8]
 800d9bc:	051b      	lsls	r3, r3, #20
 800d9be:	693a      	ldr	r2, [r7, #16]
 800d9c0:	4313      	orrs	r3, r2
 800d9c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	4a18      	ldr	r2, [pc, #96]	; (800da28 <TIM_OC6_SetConfig+0xb4>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d00b      	beq.n	800d9e4 <TIM_OC6_SetConfig+0x70>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	4a17      	ldr	r2, [pc, #92]	; (800da2c <TIM_OC6_SetConfig+0xb8>)
 800d9d0:	4293      	cmp	r3, r2
 800d9d2:	d007      	beq.n	800d9e4 <TIM_OC6_SetConfig+0x70>
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	4a16      	ldr	r2, [pc, #88]	; (800da30 <TIM_OC6_SetConfig+0xbc>)
 800d9d8:	4293      	cmp	r3, r2
 800d9da:	d003      	beq.n	800d9e4 <TIM_OC6_SetConfig+0x70>
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	4a15      	ldr	r2, [pc, #84]	; (800da34 <TIM_OC6_SetConfig+0xc0>)
 800d9e0:	4293      	cmp	r3, r2
 800d9e2:	d109      	bne.n	800d9f8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	4a14      	ldr	r2, [pc, #80]	; (800da38 <TIM_OC6_SetConfig+0xc4>)
 800d9e8:	4013      	ands	r3, r2
 800d9ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	695b      	ldr	r3, [r3, #20]
 800d9f0:	029b      	lsls	r3, r3, #10
 800d9f2:	697a      	ldr	r2, [r7, #20]
 800d9f4:	4313      	orrs	r3, r2
 800d9f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	697a      	ldr	r2, [r7, #20]
 800d9fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	68fa      	ldr	r2, [r7, #12]
 800da02:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	685a      	ldr	r2, [r3, #4]
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	693a      	ldr	r2, [r7, #16]
 800da10:	621a      	str	r2, [r3, #32]
}
 800da12:	46c0      	nop			; (mov r8, r8)
 800da14:	46bd      	mov	sp, r7
 800da16:	b006      	add	sp, #24
 800da18:	bd80      	pop	{r7, pc}
 800da1a:	46c0      	nop			; (mov r8, r8)
 800da1c:	ffefffff 	.word	0xffefffff
 800da20:	feff8fff 	.word	0xfeff8fff
 800da24:	ffdfffff 	.word	0xffdfffff
 800da28:	40012c00 	.word	0x40012c00
 800da2c:	40014000 	.word	0x40014000
 800da30:	40014400 	.word	0x40014400
 800da34:	40014800 	.word	0x40014800
 800da38:	fffbffff 	.word	0xfffbffff

0800da3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b086      	sub	sp, #24
 800da40:	af00      	add	r7, sp, #0
 800da42:	60f8      	str	r0, [r7, #12]
 800da44:	60b9      	str	r1, [r7, #8]
 800da46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	221f      	movs	r2, #31
 800da4c:	4013      	ands	r3, r2
 800da4e:	2201      	movs	r2, #1
 800da50:	409a      	lsls	r2, r3
 800da52:	0013      	movs	r3, r2
 800da54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	6a1b      	ldr	r3, [r3, #32]
 800da5a:	697a      	ldr	r2, [r7, #20]
 800da5c:	43d2      	mvns	r2, r2
 800da5e:	401a      	ands	r2, r3
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	6a1a      	ldr	r2, [r3, #32]
 800da68:	68bb      	ldr	r3, [r7, #8]
 800da6a:	211f      	movs	r1, #31
 800da6c:	400b      	ands	r3, r1
 800da6e:	6879      	ldr	r1, [r7, #4]
 800da70:	4099      	lsls	r1, r3
 800da72:	000b      	movs	r3, r1
 800da74:	431a      	orrs	r2, r3
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	621a      	str	r2, [r3, #32]
}
 800da7a:	46c0      	nop			; (mov r8, r8)
 800da7c:	46bd      	mov	sp, r7
 800da7e:	b006      	add	sp, #24
 800da80:	bd80      	pop	{r7, pc}
	...

0800da84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b084      	sub	sp, #16
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800da8e:	2300      	movs	r3, #0
 800da90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	223c      	movs	r2, #60	; 0x3c
 800da96:	5c9b      	ldrb	r3, [r3, r2]
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d101      	bne.n	800daa0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800da9c:	2302      	movs	r3, #2
 800da9e:	e079      	b.n	800db94 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	223c      	movs	r2, #60	; 0x3c
 800daa4:	2101      	movs	r1, #1
 800daa6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	22ff      	movs	r2, #255	; 0xff
 800daac:	4393      	bics	r3, r2
 800daae:	001a      	movs	r2, r3
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	68db      	ldr	r3, [r3, #12]
 800dab4:	4313      	orrs	r3, r2
 800dab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	4a38      	ldr	r2, [pc, #224]	; (800db9c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800dabc:	401a      	ands	r2, r3
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	689b      	ldr	r3, [r3, #8]
 800dac2:	4313      	orrs	r3, r2
 800dac4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	4a35      	ldr	r2, [pc, #212]	; (800dba0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800daca:	401a      	ands	r2, r3
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	685b      	ldr	r3, [r3, #4]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	4a33      	ldr	r2, [pc, #204]	; (800dba4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800dad8:	401a      	ands	r2, r3
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4313      	orrs	r3, r2
 800dae0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	4a30      	ldr	r2, [pc, #192]	; (800dba8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800dae6:	401a      	ands	r2, r3
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	691b      	ldr	r3, [r3, #16]
 800daec:	4313      	orrs	r3, r2
 800daee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	4a2e      	ldr	r2, [pc, #184]	; (800dbac <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800daf4:	401a      	ands	r2, r3
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	695b      	ldr	r3, [r3, #20]
 800dafa:	4313      	orrs	r3, r2
 800dafc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	4a2b      	ldr	r2, [pc, #172]	; (800dbb0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800db02:	401a      	ands	r2, r3
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db08:	4313      	orrs	r3, r2
 800db0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	4a29      	ldr	r2, [pc, #164]	; (800dbb4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800db10:	401a      	ands	r2, r3
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	699b      	ldr	r3, [r3, #24]
 800db16:	041b      	lsls	r3, r3, #16
 800db18:	4313      	orrs	r3, r2
 800db1a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4a25      	ldr	r2, [pc, #148]	; (800dbb8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d106      	bne.n	800db34 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	4a24      	ldr	r2, [pc, #144]	; (800dbbc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800db2a:	401a      	ands	r2, r3
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	69db      	ldr	r3, [r3, #28]
 800db30:	4313      	orrs	r3, r2
 800db32:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	4a1f      	ldr	r2, [pc, #124]	; (800dbb8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800db3a:	4293      	cmp	r3, r2
 800db3c:	d121      	bne.n	800db82 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	4a1f      	ldr	r2, [pc, #124]	; (800dbc0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800db42:	401a      	ands	r2, r3
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db48:	051b      	lsls	r3, r3, #20
 800db4a:	4313      	orrs	r3, r2
 800db4c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	4a1c      	ldr	r2, [pc, #112]	; (800dbc4 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800db52:	401a      	ands	r2, r3
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	6a1b      	ldr	r3, [r3, #32]
 800db58:	4313      	orrs	r3, r2
 800db5a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	4a1a      	ldr	r2, [pc, #104]	; (800dbc8 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800db60:	401a      	ands	r2, r3
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db66:	4313      	orrs	r3, r2
 800db68:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	4a12      	ldr	r2, [pc, #72]	; (800dbb8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d106      	bne.n	800db82 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	4a15      	ldr	r2, [pc, #84]	; (800dbcc <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800db78:	401a      	ands	r2, r3
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db7e:	4313      	orrs	r3, r2
 800db80:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	68fa      	ldr	r2, [r7, #12]
 800db88:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	223c      	movs	r2, #60	; 0x3c
 800db8e:	2100      	movs	r1, #0
 800db90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800db92:	2300      	movs	r3, #0
}
 800db94:	0018      	movs	r0, r3
 800db96:	46bd      	mov	sp, r7
 800db98:	b004      	add	sp, #16
 800db9a:	bd80      	pop	{r7, pc}
 800db9c:	fffffcff 	.word	0xfffffcff
 800dba0:	fffffbff 	.word	0xfffffbff
 800dba4:	fffff7ff 	.word	0xfffff7ff
 800dba8:	ffffefff 	.word	0xffffefff
 800dbac:	ffffdfff 	.word	0xffffdfff
 800dbb0:	ffffbfff 	.word	0xffffbfff
 800dbb4:	fff0ffff 	.word	0xfff0ffff
 800dbb8:	40012c00 	.word	0x40012c00
 800dbbc:	efffffff 	.word	0xefffffff
 800dbc0:	ff0fffff 	.word	0xff0fffff
 800dbc4:	feffffff 	.word	0xfeffffff
 800dbc8:	fdffffff 	.word	0xfdffffff
 800dbcc:	dfffffff 	.word	0xdfffffff

0800dbd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b082      	sub	sp, #8
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dbd8:	46c0      	nop			; (mov r8, r8)
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	b002      	add	sp, #8
 800dbde:	bd80      	pop	{r7, pc}

0800dbe0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b082      	sub	sp, #8
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dbe8:	46c0      	nop			; (mov r8, r8)
 800dbea:	46bd      	mov	sp, r7
 800dbec:	b002      	add	sp, #8
 800dbee:	bd80      	pop	{r7, pc}

0800dbf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b082      	sub	sp, #8
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dbf8:	46c0      	nop			; (mov r8, r8)
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	b002      	add	sp, #8
 800dbfe:	bd80      	pop	{r7, pc}

0800dc00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b082      	sub	sp, #8
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d101      	bne.n	800dc12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dc0e:	2301      	movs	r3, #1
 800dc10:	e046      	b.n	800dca0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2284      	movs	r2, #132	; 0x84
 800dc16:	589b      	ldr	r3, [r3, r2]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d107      	bne.n	800dc2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2280      	movs	r2, #128	; 0x80
 800dc20:	2100      	movs	r1, #0
 800dc22:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	0018      	movs	r0, r3
 800dc28:	f7fc fa6e 	bl	800a108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	2284      	movs	r2, #132	; 0x84
 800dc30:	2124      	movs	r1, #36	; 0x24
 800dc32:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	2101      	movs	r1, #1
 800dc40:	438a      	bics	r2, r1
 800dc42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	0018      	movs	r0, r3
 800dc48:	f000 f8dc 	bl	800de04 <UART_SetConfig>
 800dc4c:	0003      	movs	r3, r0
 800dc4e:	2b01      	cmp	r3, #1
 800dc50:	d101      	bne.n	800dc56 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800dc52:	2301      	movs	r3, #1
 800dc54:	e024      	b.n	800dca0 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d003      	beq.n	800dc66 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	0018      	movs	r0, r3
 800dc62:	f000 fc55 	bl	800e510 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	685a      	ldr	r2, [r3, #4]
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	490d      	ldr	r1, [pc, #52]	; (800dca8 <HAL_UART_Init+0xa8>)
 800dc72:	400a      	ands	r2, r1
 800dc74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	689a      	ldr	r2, [r3, #8]
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	212a      	movs	r1, #42	; 0x2a
 800dc82:	438a      	bics	r2, r1
 800dc84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	2101      	movs	r1, #1
 800dc92:	430a      	orrs	r2, r1
 800dc94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	0018      	movs	r0, r3
 800dc9a:	f000 fced 	bl	800e678 <UART_CheckIdleState>
 800dc9e:	0003      	movs	r3, r0
}
 800dca0:	0018      	movs	r0, r3
 800dca2:	46bd      	mov	sp, r7
 800dca4:	b002      	add	sp, #8
 800dca6:	bd80      	pop	{r7, pc}
 800dca8:	ffffb7ff 	.word	0xffffb7ff

0800dcac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b08a      	sub	sp, #40	; 0x28
 800dcb0:	af02      	add	r7, sp, #8
 800dcb2:	60f8      	str	r0, [r7, #12]
 800dcb4:	60b9      	str	r1, [r7, #8]
 800dcb6:	603b      	str	r3, [r7, #0]
 800dcb8:	1dbb      	adds	r3, r7, #6
 800dcba:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	2284      	movs	r2, #132	; 0x84
 800dcc0:	589b      	ldr	r3, [r3, r2]
 800dcc2:	2b20      	cmp	r3, #32
 800dcc4:	d000      	beq.n	800dcc8 <HAL_UART_Transmit+0x1c>
 800dcc6:	e097      	b.n	800ddf8 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d003      	beq.n	800dcd6 <HAL_UART_Transmit+0x2a>
 800dcce:	1dbb      	adds	r3, r7, #6
 800dcd0:	881b      	ldrh	r3, [r3, #0]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d101      	bne.n	800dcda <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	e08f      	b.n	800ddfa <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	689a      	ldr	r2, [r3, #8]
 800dcde:	2380      	movs	r3, #128	; 0x80
 800dce0:	015b      	lsls	r3, r3, #5
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d109      	bne.n	800dcfa <HAL_UART_Transmit+0x4e>
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	691b      	ldr	r3, [r3, #16]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d105      	bne.n	800dcfa <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	2201      	movs	r2, #1
 800dcf2:	4013      	ands	r3, r2
 800dcf4:	d001      	beq.n	800dcfa <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	e07f      	b.n	800ddfa <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2280      	movs	r2, #128	; 0x80
 800dcfe:	5c9b      	ldrb	r3, [r3, r2]
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d101      	bne.n	800dd08 <HAL_UART_Transmit+0x5c>
 800dd04:	2302      	movs	r3, #2
 800dd06:	e078      	b.n	800ddfa <HAL_UART_Transmit+0x14e>
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	2280      	movs	r2, #128	; 0x80
 800dd0c:	2101      	movs	r1, #1
 800dd0e:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	228c      	movs	r2, #140	; 0x8c
 800dd14:	2100      	movs	r1, #0
 800dd16:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	2284      	movs	r2, #132	; 0x84
 800dd1c:	2121      	movs	r1, #33	; 0x21
 800dd1e:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dd20:	f7fc fabc 	bl	800a29c <HAL_GetTick>
 800dd24:	0003      	movs	r3, r0
 800dd26:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	1dba      	adds	r2, r7, #6
 800dd2c:	2154      	movs	r1, #84	; 0x54
 800dd2e:	8812      	ldrh	r2, [r2, #0]
 800dd30:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	1dba      	adds	r2, r7, #6
 800dd36:	2156      	movs	r1, #86	; 0x56
 800dd38:	8812      	ldrh	r2, [r2, #0]
 800dd3a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	689a      	ldr	r2, [r3, #8]
 800dd40:	2380      	movs	r3, #128	; 0x80
 800dd42:	015b      	lsls	r3, r3, #5
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d108      	bne.n	800dd5a <HAL_UART_Transmit+0xae>
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	691b      	ldr	r3, [r3, #16]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d104      	bne.n	800dd5a <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 800dd50:	2300      	movs	r3, #0
 800dd52:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800dd54:	68bb      	ldr	r3, [r7, #8]
 800dd56:	61bb      	str	r3, [r7, #24]
 800dd58:	e003      	b.n	800dd62 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	2280      	movs	r2, #128	; 0x80
 800dd66:	2100      	movs	r1, #0
 800dd68:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800dd6a:	e02c      	b.n	800ddc6 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dd6c:	697a      	ldr	r2, [r7, #20]
 800dd6e:	68f8      	ldr	r0, [r7, #12]
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	9300      	str	r3, [sp, #0]
 800dd74:	0013      	movs	r3, r2
 800dd76:	2200      	movs	r2, #0
 800dd78:	2180      	movs	r1, #128	; 0x80
 800dd7a:	f000 fcc7 	bl	800e70c <UART_WaitOnFlagUntilTimeout>
 800dd7e:	1e03      	subs	r3, r0, #0
 800dd80:	d001      	beq.n	800dd86 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 800dd82:	2303      	movs	r3, #3
 800dd84:	e039      	b.n	800ddfa <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 800dd86:	69fb      	ldr	r3, [r7, #28]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d10b      	bne.n	800dda4 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800dd8c:	69bb      	ldr	r3, [r7, #24]
 800dd8e:	881b      	ldrh	r3, [r3, #0]
 800dd90:	001a      	movs	r2, r3
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	05d2      	lsls	r2, r2, #23
 800dd98:	0dd2      	lsrs	r2, r2, #23
 800dd9a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800dd9c:	69bb      	ldr	r3, [r7, #24]
 800dd9e:	3302      	adds	r3, #2
 800dda0:	61bb      	str	r3, [r7, #24]
 800dda2:	e007      	b.n	800ddb4 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800dda4:	69fb      	ldr	r3, [r7, #28]
 800dda6:	781a      	ldrb	r2, [r3, #0]
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ddae:	69fb      	ldr	r3, [r7, #28]
 800ddb0:	3301      	adds	r3, #1
 800ddb2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2256      	movs	r2, #86	; 0x56
 800ddb8:	5a9b      	ldrh	r3, [r3, r2]
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	3b01      	subs	r3, #1
 800ddbe:	b299      	uxth	r1, r3
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2256      	movs	r2, #86	; 0x56
 800ddc4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2256      	movs	r2, #86	; 0x56
 800ddca:	5a9b      	ldrh	r3, [r3, r2]
 800ddcc:	b29b      	uxth	r3, r3
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d1cc      	bne.n	800dd6c <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ddd2:	697a      	ldr	r2, [r7, #20]
 800ddd4:	68f8      	ldr	r0, [r7, #12]
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	9300      	str	r3, [sp, #0]
 800ddda:	0013      	movs	r3, r2
 800dddc:	2200      	movs	r2, #0
 800ddde:	2140      	movs	r1, #64	; 0x40
 800dde0:	f000 fc94 	bl	800e70c <UART_WaitOnFlagUntilTimeout>
 800dde4:	1e03      	subs	r3, r0, #0
 800dde6:	d001      	beq.n	800ddec <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 800dde8:	2303      	movs	r3, #3
 800ddea:	e006      	b.n	800ddfa <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	2284      	movs	r2, #132	; 0x84
 800ddf0:	2120      	movs	r1, #32
 800ddf2:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	e000      	b.n	800ddfa <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 800ddf8:	2302      	movs	r3, #2
  }
}
 800ddfa:	0018      	movs	r0, r3
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	b008      	add	sp, #32
 800de00:	bd80      	pop	{r7, pc}
	...

0800de04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800de04:	b5b0      	push	{r4, r5, r7, lr}
 800de06:	b090      	sub	sp, #64	; 0x40
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800de0c:	231a      	movs	r3, #26
 800de0e:	2220      	movs	r2, #32
 800de10:	4694      	mov	ip, r2
 800de12:	44bc      	add	ip, r7
 800de14:	4463      	add	r3, ip
 800de16:	2200      	movs	r2, #0
 800de18:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800de1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de1c:	689a      	ldr	r2, [r3, #8]
 800de1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de20:	691b      	ldr	r3, [r3, #16]
 800de22:	431a      	orrs	r2, r3
 800de24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de26:	695b      	ldr	r3, [r3, #20]
 800de28:	431a      	orrs	r2, r3
 800de2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2c:	69db      	ldr	r3, [r3, #28]
 800de2e:	4313      	orrs	r3, r2
 800de30:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 800de32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800de38:	4313      	orrs	r3, r2
 800de3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800de3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	4ac2      	ldr	r2, [pc, #776]	; (800e14c <UART_SetConfig+0x348>)
 800de44:	4013      	ands	r3, r2
 800de46:	0019      	movs	r1, r3
 800de48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4a:	681a      	ldr	r2, [r3, #0]
 800de4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de4e:	430b      	orrs	r3, r1
 800de50:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800de52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	685b      	ldr	r3, [r3, #4]
 800de58:	4abd      	ldr	r2, [pc, #756]	; (800e150 <UART_SetConfig+0x34c>)
 800de5a:	4013      	ands	r3, r2
 800de5c:	0018      	movs	r0, r3
 800de5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de60:	68d9      	ldr	r1, [r3, #12]
 800de62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de64:	681a      	ldr	r2, [r3, #0]
 800de66:	0003      	movs	r3, r0
 800de68:	430b      	orrs	r3, r1
 800de6a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800de6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de6e:	699b      	ldr	r3, [r3, #24]
 800de70:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800de72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	4ab7      	ldr	r2, [pc, #732]	; (800e154 <UART_SetConfig+0x350>)
 800de78:	4293      	cmp	r3, r2
 800de7a:	d009      	beq.n	800de90 <UART_SetConfig+0x8c>
 800de7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	4ab5      	ldr	r2, [pc, #724]	; (800e158 <UART_SetConfig+0x354>)
 800de82:	4293      	cmp	r3, r2
 800de84:	d004      	beq.n	800de90 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800de86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de88:	6a1b      	ldr	r3, [r3, #32]
 800de8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800de8c:	4313      	orrs	r3, r2
 800de8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800de90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	689b      	ldr	r3, [r3, #8]
 800de96:	4ab1      	ldr	r2, [pc, #708]	; (800e15c <UART_SetConfig+0x358>)
 800de98:	4013      	ands	r3, r2
 800de9a:	0019      	movs	r1, r3
 800de9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de9e:	681a      	ldr	r2, [r3, #0]
 800dea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dea2:	430b      	orrs	r3, r1
 800dea4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800deac:	220f      	movs	r2, #15
 800deae:	4393      	bics	r3, r2
 800deb0:	0018      	movs	r0, r3
 800deb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800deb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	0003      	movs	r3, r0
 800debc:	430b      	orrs	r3, r1
 800debe:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	4aa6      	ldr	r2, [pc, #664]	; (800e160 <UART_SetConfig+0x35c>)
 800dec6:	4293      	cmp	r3, r2
 800dec8:	d136      	bne.n	800df38 <UART_SetConfig+0x134>
 800deca:	4ba6      	ldr	r3, [pc, #664]	; (800e164 <UART_SetConfig+0x360>)
 800decc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dece:	2203      	movs	r2, #3
 800ded0:	4013      	ands	r3, r2
 800ded2:	2b03      	cmp	r3, #3
 800ded4:	d020      	beq.n	800df18 <UART_SetConfig+0x114>
 800ded6:	d827      	bhi.n	800df28 <UART_SetConfig+0x124>
 800ded8:	2b02      	cmp	r3, #2
 800deda:	d00d      	beq.n	800def8 <UART_SetConfig+0xf4>
 800dedc:	d824      	bhi.n	800df28 <UART_SetConfig+0x124>
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d002      	beq.n	800dee8 <UART_SetConfig+0xe4>
 800dee2:	2b01      	cmp	r3, #1
 800dee4:	d010      	beq.n	800df08 <UART_SetConfig+0x104>
 800dee6:	e01f      	b.n	800df28 <UART_SetConfig+0x124>
 800dee8:	231b      	movs	r3, #27
 800deea:	2220      	movs	r2, #32
 800deec:	4694      	mov	ip, r2
 800deee:	44bc      	add	ip, r7
 800def0:	4463      	add	r3, ip
 800def2:	2200      	movs	r2, #0
 800def4:	701a      	strb	r2, [r3, #0]
 800def6:	e170      	b.n	800e1da <UART_SetConfig+0x3d6>
 800def8:	231b      	movs	r3, #27
 800defa:	2220      	movs	r2, #32
 800defc:	4694      	mov	ip, r2
 800defe:	44bc      	add	ip, r7
 800df00:	4463      	add	r3, ip
 800df02:	2202      	movs	r2, #2
 800df04:	701a      	strb	r2, [r3, #0]
 800df06:	e168      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df08:	231b      	movs	r3, #27
 800df0a:	2220      	movs	r2, #32
 800df0c:	4694      	mov	ip, r2
 800df0e:	44bc      	add	ip, r7
 800df10:	4463      	add	r3, ip
 800df12:	2204      	movs	r2, #4
 800df14:	701a      	strb	r2, [r3, #0]
 800df16:	e160      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df18:	231b      	movs	r3, #27
 800df1a:	2220      	movs	r2, #32
 800df1c:	4694      	mov	ip, r2
 800df1e:	44bc      	add	ip, r7
 800df20:	4463      	add	r3, ip
 800df22:	2208      	movs	r2, #8
 800df24:	701a      	strb	r2, [r3, #0]
 800df26:	e158      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df28:	231b      	movs	r3, #27
 800df2a:	2220      	movs	r2, #32
 800df2c:	4694      	mov	ip, r2
 800df2e:	44bc      	add	ip, r7
 800df30:	4463      	add	r3, ip
 800df32:	2210      	movs	r2, #16
 800df34:	701a      	strb	r2, [r3, #0]
 800df36:	e150      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	4a8a      	ldr	r2, [pc, #552]	; (800e168 <UART_SetConfig+0x364>)
 800df3e:	4293      	cmp	r3, r2
 800df40:	d136      	bne.n	800dfb0 <UART_SetConfig+0x1ac>
 800df42:	4b88      	ldr	r3, [pc, #544]	; (800e164 <UART_SetConfig+0x360>)
 800df44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df46:	220c      	movs	r2, #12
 800df48:	4013      	ands	r3, r2
 800df4a:	2b0c      	cmp	r3, #12
 800df4c:	d020      	beq.n	800df90 <UART_SetConfig+0x18c>
 800df4e:	d827      	bhi.n	800dfa0 <UART_SetConfig+0x19c>
 800df50:	2b08      	cmp	r3, #8
 800df52:	d00d      	beq.n	800df70 <UART_SetConfig+0x16c>
 800df54:	d824      	bhi.n	800dfa0 <UART_SetConfig+0x19c>
 800df56:	2b00      	cmp	r3, #0
 800df58:	d002      	beq.n	800df60 <UART_SetConfig+0x15c>
 800df5a:	2b04      	cmp	r3, #4
 800df5c:	d010      	beq.n	800df80 <UART_SetConfig+0x17c>
 800df5e:	e01f      	b.n	800dfa0 <UART_SetConfig+0x19c>
 800df60:	231b      	movs	r3, #27
 800df62:	2220      	movs	r2, #32
 800df64:	4694      	mov	ip, r2
 800df66:	44bc      	add	ip, r7
 800df68:	4463      	add	r3, ip
 800df6a:	2200      	movs	r2, #0
 800df6c:	701a      	strb	r2, [r3, #0]
 800df6e:	e134      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df70:	231b      	movs	r3, #27
 800df72:	2220      	movs	r2, #32
 800df74:	4694      	mov	ip, r2
 800df76:	44bc      	add	ip, r7
 800df78:	4463      	add	r3, ip
 800df7a:	2202      	movs	r2, #2
 800df7c:	701a      	strb	r2, [r3, #0]
 800df7e:	e12c      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df80:	231b      	movs	r3, #27
 800df82:	2220      	movs	r2, #32
 800df84:	4694      	mov	ip, r2
 800df86:	44bc      	add	ip, r7
 800df88:	4463      	add	r3, ip
 800df8a:	2204      	movs	r2, #4
 800df8c:	701a      	strb	r2, [r3, #0]
 800df8e:	e124      	b.n	800e1da <UART_SetConfig+0x3d6>
 800df90:	231b      	movs	r3, #27
 800df92:	2220      	movs	r2, #32
 800df94:	4694      	mov	ip, r2
 800df96:	44bc      	add	ip, r7
 800df98:	4463      	add	r3, ip
 800df9a:	2208      	movs	r2, #8
 800df9c:	701a      	strb	r2, [r3, #0]
 800df9e:	e11c      	b.n	800e1da <UART_SetConfig+0x3d6>
 800dfa0:	231b      	movs	r3, #27
 800dfa2:	2220      	movs	r2, #32
 800dfa4:	4694      	mov	ip, r2
 800dfa6:	44bc      	add	ip, r7
 800dfa8:	4463      	add	r3, ip
 800dfaa:	2210      	movs	r2, #16
 800dfac:	701a      	strb	r2, [r3, #0]
 800dfae:	e114      	b.n	800e1da <UART_SetConfig+0x3d6>
 800dfb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	4a6d      	ldr	r2, [pc, #436]	; (800e16c <UART_SetConfig+0x368>)
 800dfb6:	4293      	cmp	r3, r2
 800dfb8:	d136      	bne.n	800e028 <UART_SetConfig+0x224>
 800dfba:	4b6a      	ldr	r3, [pc, #424]	; (800e164 <UART_SetConfig+0x360>)
 800dfbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dfbe:	2230      	movs	r2, #48	; 0x30
 800dfc0:	4013      	ands	r3, r2
 800dfc2:	2b30      	cmp	r3, #48	; 0x30
 800dfc4:	d020      	beq.n	800e008 <UART_SetConfig+0x204>
 800dfc6:	d827      	bhi.n	800e018 <UART_SetConfig+0x214>
 800dfc8:	2b20      	cmp	r3, #32
 800dfca:	d00d      	beq.n	800dfe8 <UART_SetConfig+0x1e4>
 800dfcc:	d824      	bhi.n	800e018 <UART_SetConfig+0x214>
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d002      	beq.n	800dfd8 <UART_SetConfig+0x1d4>
 800dfd2:	2b10      	cmp	r3, #16
 800dfd4:	d010      	beq.n	800dff8 <UART_SetConfig+0x1f4>
 800dfd6:	e01f      	b.n	800e018 <UART_SetConfig+0x214>
 800dfd8:	231b      	movs	r3, #27
 800dfda:	2220      	movs	r2, #32
 800dfdc:	4694      	mov	ip, r2
 800dfde:	44bc      	add	ip, r7
 800dfe0:	4463      	add	r3, ip
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	701a      	strb	r2, [r3, #0]
 800dfe6:	e0f8      	b.n	800e1da <UART_SetConfig+0x3d6>
 800dfe8:	231b      	movs	r3, #27
 800dfea:	2220      	movs	r2, #32
 800dfec:	4694      	mov	ip, r2
 800dfee:	44bc      	add	ip, r7
 800dff0:	4463      	add	r3, ip
 800dff2:	2202      	movs	r2, #2
 800dff4:	701a      	strb	r2, [r3, #0]
 800dff6:	e0f0      	b.n	800e1da <UART_SetConfig+0x3d6>
 800dff8:	231b      	movs	r3, #27
 800dffa:	2220      	movs	r2, #32
 800dffc:	4694      	mov	ip, r2
 800dffe:	44bc      	add	ip, r7
 800e000:	4463      	add	r3, ip
 800e002:	2204      	movs	r2, #4
 800e004:	701a      	strb	r2, [r3, #0]
 800e006:	e0e8      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e008:	231b      	movs	r3, #27
 800e00a:	2220      	movs	r2, #32
 800e00c:	4694      	mov	ip, r2
 800e00e:	44bc      	add	ip, r7
 800e010:	4463      	add	r3, ip
 800e012:	2208      	movs	r2, #8
 800e014:	701a      	strb	r2, [r3, #0]
 800e016:	e0e0      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e018:	231b      	movs	r3, #27
 800e01a:	2220      	movs	r2, #32
 800e01c:	4694      	mov	ip, r2
 800e01e:	44bc      	add	ip, r7
 800e020:	4463      	add	r3, ip
 800e022:	2210      	movs	r2, #16
 800e024:	701a      	strb	r2, [r3, #0]
 800e026:	e0d8      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	4a50      	ldr	r2, [pc, #320]	; (800e170 <UART_SetConfig+0x36c>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d107      	bne.n	800e042 <UART_SetConfig+0x23e>
 800e032:	231b      	movs	r3, #27
 800e034:	2220      	movs	r2, #32
 800e036:	4694      	mov	ip, r2
 800e038:	44bc      	add	ip, r7
 800e03a:	4463      	add	r3, ip
 800e03c:	2200      	movs	r2, #0
 800e03e:	701a      	strb	r2, [r3, #0]
 800e040:	e0cb      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4a4b      	ldr	r2, [pc, #300]	; (800e174 <UART_SetConfig+0x370>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d107      	bne.n	800e05c <UART_SetConfig+0x258>
 800e04c:	231b      	movs	r3, #27
 800e04e:	2220      	movs	r2, #32
 800e050:	4694      	mov	ip, r2
 800e052:	44bc      	add	ip, r7
 800e054:	4463      	add	r3, ip
 800e056:	2200      	movs	r2, #0
 800e058:	701a      	strb	r2, [r3, #0]
 800e05a:	e0be      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	4a45      	ldr	r2, [pc, #276]	; (800e178 <UART_SetConfig+0x374>)
 800e062:	4293      	cmp	r3, r2
 800e064:	d107      	bne.n	800e076 <UART_SetConfig+0x272>
 800e066:	231b      	movs	r3, #27
 800e068:	2220      	movs	r2, #32
 800e06a:	4694      	mov	ip, r2
 800e06c:	44bc      	add	ip, r7
 800e06e:	4463      	add	r3, ip
 800e070:	2200      	movs	r2, #0
 800e072:	701a      	strb	r2, [r3, #0]
 800e074:	e0b1      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	4a36      	ldr	r2, [pc, #216]	; (800e154 <UART_SetConfig+0x350>)
 800e07c:	4293      	cmp	r3, r2
 800e07e:	d143      	bne.n	800e108 <UART_SetConfig+0x304>
 800e080:	4b38      	ldr	r3, [pc, #224]	; (800e164 <UART_SetConfig+0x360>)
 800e082:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e084:	23c0      	movs	r3, #192	; 0xc0
 800e086:	011b      	lsls	r3, r3, #4
 800e088:	4013      	ands	r3, r2
 800e08a:	22c0      	movs	r2, #192	; 0xc0
 800e08c:	0112      	lsls	r2, r2, #4
 800e08e:	4293      	cmp	r3, r2
 800e090:	d02a      	beq.n	800e0e8 <UART_SetConfig+0x2e4>
 800e092:	22c0      	movs	r2, #192	; 0xc0
 800e094:	0112      	lsls	r2, r2, #4
 800e096:	4293      	cmp	r3, r2
 800e098:	d82e      	bhi.n	800e0f8 <UART_SetConfig+0x2f4>
 800e09a:	2280      	movs	r2, #128	; 0x80
 800e09c:	0112      	lsls	r2, r2, #4
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d012      	beq.n	800e0c8 <UART_SetConfig+0x2c4>
 800e0a2:	2280      	movs	r2, #128	; 0x80
 800e0a4:	0112      	lsls	r2, r2, #4
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d826      	bhi.n	800e0f8 <UART_SetConfig+0x2f4>
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d004      	beq.n	800e0b8 <UART_SetConfig+0x2b4>
 800e0ae:	2280      	movs	r2, #128	; 0x80
 800e0b0:	00d2      	lsls	r2, r2, #3
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d010      	beq.n	800e0d8 <UART_SetConfig+0x2d4>
 800e0b6:	e01f      	b.n	800e0f8 <UART_SetConfig+0x2f4>
 800e0b8:	231b      	movs	r3, #27
 800e0ba:	2220      	movs	r2, #32
 800e0bc:	4694      	mov	ip, r2
 800e0be:	44bc      	add	ip, r7
 800e0c0:	4463      	add	r3, ip
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	701a      	strb	r2, [r3, #0]
 800e0c6:	e088      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e0c8:	231b      	movs	r3, #27
 800e0ca:	2220      	movs	r2, #32
 800e0cc:	4694      	mov	ip, r2
 800e0ce:	44bc      	add	ip, r7
 800e0d0:	4463      	add	r3, ip
 800e0d2:	2202      	movs	r2, #2
 800e0d4:	701a      	strb	r2, [r3, #0]
 800e0d6:	e080      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e0d8:	231b      	movs	r3, #27
 800e0da:	2220      	movs	r2, #32
 800e0dc:	4694      	mov	ip, r2
 800e0de:	44bc      	add	ip, r7
 800e0e0:	4463      	add	r3, ip
 800e0e2:	2204      	movs	r2, #4
 800e0e4:	701a      	strb	r2, [r3, #0]
 800e0e6:	e078      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e0e8:	231b      	movs	r3, #27
 800e0ea:	2220      	movs	r2, #32
 800e0ec:	4694      	mov	ip, r2
 800e0ee:	44bc      	add	ip, r7
 800e0f0:	4463      	add	r3, ip
 800e0f2:	2208      	movs	r2, #8
 800e0f4:	701a      	strb	r2, [r3, #0]
 800e0f6:	e070      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e0f8:	231b      	movs	r3, #27
 800e0fa:	2220      	movs	r2, #32
 800e0fc:	4694      	mov	ip, r2
 800e0fe:	44bc      	add	ip, r7
 800e100:	4463      	add	r3, ip
 800e102:	2210      	movs	r2, #16
 800e104:	701a      	strb	r2, [r3, #0]
 800e106:	e068      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	4a12      	ldr	r2, [pc, #72]	; (800e158 <UART_SetConfig+0x354>)
 800e10e:	4293      	cmp	r3, r2
 800e110:	d15c      	bne.n	800e1cc <UART_SetConfig+0x3c8>
 800e112:	4b14      	ldr	r3, [pc, #80]	; (800e164 <UART_SetConfig+0x360>)
 800e114:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e116:	23c0      	movs	r3, #192	; 0xc0
 800e118:	009b      	lsls	r3, r3, #2
 800e11a:	4013      	ands	r3, r2
 800e11c:	22c0      	movs	r2, #192	; 0xc0
 800e11e:	0092      	lsls	r2, r2, #2
 800e120:	4293      	cmp	r3, r2
 800e122:	d043      	beq.n	800e1ac <UART_SetConfig+0x3a8>
 800e124:	22c0      	movs	r2, #192	; 0xc0
 800e126:	0092      	lsls	r2, r2, #2
 800e128:	4293      	cmp	r3, r2
 800e12a:	d847      	bhi.n	800e1bc <UART_SetConfig+0x3b8>
 800e12c:	2280      	movs	r2, #128	; 0x80
 800e12e:	0092      	lsls	r2, r2, #2
 800e130:	4293      	cmp	r3, r2
 800e132:	d02b      	beq.n	800e18c <UART_SetConfig+0x388>
 800e134:	2280      	movs	r2, #128	; 0x80
 800e136:	0092      	lsls	r2, r2, #2
 800e138:	4293      	cmp	r3, r2
 800e13a:	d83f      	bhi.n	800e1bc <UART_SetConfig+0x3b8>
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d01d      	beq.n	800e17c <UART_SetConfig+0x378>
 800e140:	2280      	movs	r2, #128	; 0x80
 800e142:	0052      	lsls	r2, r2, #1
 800e144:	4293      	cmp	r3, r2
 800e146:	d029      	beq.n	800e19c <UART_SetConfig+0x398>
 800e148:	e038      	b.n	800e1bc <UART_SetConfig+0x3b8>
 800e14a:	46c0      	nop			; (mov r8, r8)
 800e14c:	cfff69f3 	.word	0xcfff69f3
 800e150:	ffffcfff 	.word	0xffffcfff
 800e154:	40008000 	.word	0x40008000
 800e158:	40008400 	.word	0x40008400
 800e15c:	11fff4ff 	.word	0x11fff4ff
 800e160:	40013800 	.word	0x40013800
 800e164:	40021000 	.word	0x40021000
 800e168:	40004400 	.word	0x40004400
 800e16c:	40004800 	.word	0x40004800
 800e170:	40004c00 	.word	0x40004c00
 800e174:	40005000 	.word	0x40005000
 800e178:	40013c00 	.word	0x40013c00
 800e17c:	231b      	movs	r3, #27
 800e17e:	2220      	movs	r2, #32
 800e180:	4694      	mov	ip, r2
 800e182:	44bc      	add	ip, r7
 800e184:	4463      	add	r3, ip
 800e186:	2200      	movs	r2, #0
 800e188:	701a      	strb	r2, [r3, #0]
 800e18a:	e026      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e18c:	231b      	movs	r3, #27
 800e18e:	2220      	movs	r2, #32
 800e190:	4694      	mov	ip, r2
 800e192:	44bc      	add	ip, r7
 800e194:	4463      	add	r3, ip
 800e196:	2202      	movs	r2, #2
 800e198:	701a      	strb	r2, [r3, #0]
 800e19a:	e01e      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e19c:	231b      	movs	r3, #27
 800e19e:	2220      	movs	r2, #32
 800e1a0:	4694      	mov	ip, r2
 800e1a2:	44bc      	add	ip, r7
 800e1a4:	4463      	add	r3, ip
 800e1a6:	2204      	movs	r2, #4
 800e1a8:	701a      	strb	r2, [r3, #0]
 800e1aa:	e016      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e1ac:	231b      	movs	r3, #27
 800e1ae:	2220      	movs	r2, #32
 800e1b0:	4694      	mov	ip, r2
 800e1b2:	44bc      	add	ip, r7
 800e1b4:	4463      	add	r3, ip
 800e1b6:	2208      	movs	r2, #8
 800e1b8:	701a      	strb	r2, [r3, #0]
 800e1ba:	e00e      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e1bc:	231b      	movs	r3, #27
 800e1be:	2220      	movs	r2, #32
 800e1c0:	4694      	mov	ip, r2
 800e1c2:	44bc      	add	ip, r7
 800e1c4:	4463      	add	r3, ip
 800e1c6:	2210      	movs	r2, #16
 800e1c8:	701a      	strb	r2, [r3, #0]
 800e1ca:	e006      	b.n	800e1da <UART_SetConfig+0x3d6>
 800e1cc:	231b      	movs	r3, #27
 800e1ce:	2220      	movs	r2, #32
 800e1d0:	4694      	mov	ip, r2
 800e1d2:	44bc      	add	ip, r7
 800e1d4:	4463      	add	r3, ip
 800e1d6:	2210      	movs	r2, #16
 800e1d8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4ab8      	ldr	r2, [pc, #736]	; (800e4c0 <UART_SetConfig+0x6bc>)
 800e1e0:	4293      	cmp	r3, r2
 800e1e2:	d005      	beq.n	800e1f0 <UART_SetConfig+0x3ec>
 800e1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	4ab6      	ldr	r2, [pc, #728]	; (800e4c4 <UART_SetConfig+0x6c0>)
 800e1ea:	4293      	cmp	r3, r2
 800e1ec:	d000      	beq.n	800e1f0 <UART_SetConfig+0x3ec>
 800e1ee:	e097      	b.n	800e320 <UART_SetConfig+0x51c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e1f0:	231b      	movs	r3, #27
 800e1f2:	2220      	movs	r2, #32
 800e1f4:	4694      	mov	ip, r2
 800e1f6:	44bc      	add	ip, r7
 800e1f8:	4463      	add	r3, ip
 800e1fa:	781b      	ldrb	r3, [r3, #0]
 800e1fc:	2b08      	cmp	r3, #8
 800e1fe:	d015      	beq.n	800e22c <UART_SetConfig+0x428>
 800e200:	dc18      	bgt.n	800e234 <UART_SetConfig+0x430>
 800e202:	2b04      	cmp	r3, #4
 800e204:	d00d      	beq.n	800e222 <UART_SetConfig+0x41e>
 800e206:	dc15      	bgt.n	800e234 <UART_SetConfig+0x430>
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d002      	beq.n	800e212 <UART_SetConfig+0x40e>
 800e20c:	2b02      	cmp	r3, #2
 800e20e:	d005      	beq.n	800e21c <UART_SetConfig+0x418>
 800e210:	e010      	b.n	800e234 <UART_SetConfig+0x430>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e212:	f7fe f93d 	bl	800c490 <HAL_RCC_GetPCLK1Freq>
 800e216:	0003      	movs	r3, r0
 800e218:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e21a:	e015      	b.n	800e248 <UART_SetConfig+0x444>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e21c:	4baa      	ldr	r3, [pc, #680]	; (800e4c8 <UART_SetConfig+0x6c4>)
 800e21e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e220:	e012      	b.n	800e248 <UART_SetConfig+0x444>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e222:	f7fe f8a9 	bl	800c378 <HAL_RCC_GetSysClockFreq>
 800e226:	0003      	movs	r3, r0
 800e228:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e22a:	e00d      	b.n	800e248 <UART_SetConfig+0x444>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e22c:	2380      	movs	r3, #128	; 0x80
 800e22e:	021b      	lsls	r3, r3, #8
 800e230:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e232:	e009      	b.n	800e248 <UART_SetConfig+0x444>
      default:
        pclk = 0U;
 800e234:	2300      	movs	r3, #0
 800e236:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800e238:	231a      	movs	r3, #26
 800e23a:	2220      	movs	r2, #32
 800e23c:	4694      	mov	ip, r2
 800e23e:	44bc      	add	ip, r7
 800e240:	4463      	add	r3, ip
 800e242:	2201      	movs	r2, #1
 800e244:	701a      	strb	r2, [r3, #0]
        break;
 800e246:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d100      	bne.n	800e250 <UART_SetConfig+0x44c>
 800e24e:	e146      	b.n	800e4de <UART_SetConfig+0x6da>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e252:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e254:	4b9d      	ldr	r3, [pc, #628]	; (800e4cc <UART_SetConfig+0x6c8>)
 800e256:	0052      	lsls	r2, r2, #1
 800e258:	5ad3      	ldrh	r3, [r2, r3]
 800e25a:	0019      	movs	r1, r3
 800e25c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e25e:	f7f1 ff65 	bl	800012c <__udivsi3>
 800e262:	0003      	movs	r3, r0
 800e264:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e268:	685a      	ldr	r2, [r3, #4]
 800e26a:	0013      	movs	r3, r2
 800e26c:	005b      	lsls	r3, r3, #1
 800e26e:	189b      	adds	r3, r3, r2
 800e270:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e272:	429a      	cmp	r2, r3
 800e274:	d305      	bcc.n	800e282 <UART_SetConfig+0x47e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e278:	685b      	ldr	r3, [r3, #4]
 800e27a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e27c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e27e:	429a      	cmp	r2, r3
 800e280:	d907      	bls.n	800e292 <UART_SetConfig+0x48e>
      {
        ret = HAL_ERROR;
 800e282:	231a      	movs	r3, #26
 800e284:	2220      	movs	r2, #32
 800e286:	4694      	mov	ip, r2
 800e288:	44bc      	add	ip, r7
 800e28a:	4463      	add	r3, ip
 800e28c:	2201      	movs	r2, #1
 800e28e:	701a      	strb	r2, [r3, #0]
 800e290:	e045      	b.n	800e31e <UART_SetConfig+0x51a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e294:	61bb      	str	r3, [r7, #24]
 800e296:	2300      	movs	r3, #0
 800e298:	61fb      	str	r3, [r7, #28]
 800e29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e29c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e29e:	4b8b      	ldr	r3, [pc, #556]	; (800e4cc <UART_SetConfig+0x6c8>)
 800e2a0:	0052      	lsls	r2, r2, #1
 800e2a2:	5ad3      	ldrh	r3, [r2, r3]
 800e2a4:	613b      	str	r3, [r7, #16]
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	617b      	str	r3, [r7, #20]
 800e2aa:	693a      	ldr	r2, [r7, #16]
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	69b8      	ldr	r0, [r7, #24]
 800e2b0:	69f9      	ldr	r1, [r7, #28]
 800e2b2:	f7f2 f8b1 	bl	8000418 <__aeabi_uldivmod>
 800e2b6:	0002      	movs	r2, r0
 800e2b8:	000b      	movs	r3, r1
 800e2ba:	0e11      	lsrs	r1, r2, #24
 800e2bc:	021d      	lsls	r5, r3, #8
 800e2be:	430d      	orrs	r5, r1
 800e2c0:	0214      	lsls	r4, r2, #8
 800e2c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2c4:	685b      	ldr	r3, [r3, #4]
 800e2c6:	085b      	lsrs	r3, r3, #1
 800e2c8:	60bb      	str	r3, [r7, #8]
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	60fb      	str	r3, [r7, #12]
 800e2ce:	68b8      	ldr	r0, [r7, #8]
 800e2d0:	68f9      	ldr	r1, [r7, #12]
 800e2d2:	1900      	adds	r0, r0, r4
 800e2d4:	4169      	adcs	r1, r5
 800e2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d8:	685b      	ldr	r3, [r3, #4]
 800e2da:	603b      	str	r3, [r7, #0]
 800e2dc:	2300      	movs	r3, #0
 800e2de:	607b      	str	r3, [r7, #4]
 800e2e0:	683a      	ldr	r2, [r7, #0]
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f7f2 f898 	bl	8000418 <__aeabi_uldivmod>
 800e2e8:	0002      	movs	r2, r0
 800e2ea:	000b      	movs	r3, r1
 800e2ec:	0013      	movs	r3, r2
 800e2ee:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e2f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e2f2:	23c0      	movs	r3, #192	; 0xc0
 800e2f4:	009b      	lsls	r3, r3, #2
 800e2f6:	429a      	cmp	r2, r3
 800e2f8:	d309      	bcc.n	800e30e <UART_SetConfig+0x50a>
 800e2fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e2fc:	2380      	movs	r3, #128	; 0x80
 800e2fe:	035b      	lsls	r3, r3, #13
 800e300:	429a      	cmp	r2, r3
 800e302:	d204      	bcs.n	800e30e <UART_SetConfig+0x50a>
        {
          huart->Instance->BRR = usartdiv;
 800e304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e30a:	60da      	str	r2, [r3, #12]
 800e30c:	e007      	b.n	800e31e <UART_SetConfig+0x51a>
        }
        else
        {
          ret = HAL_ERROR;
 800e30e:	231a      	movs	r3, #26
 800e310:	2220      	movs	r2, #32
 800e312:	4694      	mov	ip, r2
 800e314:	44bc      	add	ip, r7
 800e316:	4463      	add	r3, ip
 800e318:	2201      	movs	r2, #1
 800e31a:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800e31c:	e0df      	b.n	800e4de <UART_SetConfig+0x6da>
 800e31e:	e0de      	b.n	800e4de <UART_SetConfig+0x6da>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e322:	69da      	ldr	r2, [r3, #28]
 800e324:	2380      	movs	r3, #128	; 0x80
 800e326:	021b      	lsls	r3, r3, #8
 800e328:	429a      	cmp	r2, r3
 800e32a:	d000      	beq.n	800e32e <UART_SetConfig+0x52a>
 800e32c:	e074      	b.n	800e418 <UART_SetConfig+0x614>
  {
    switch (clocksource)
 800e32e:	231b      	movs	r3, #27
 800e330:	2220      	movs	r2, #32
 800e332:	4694      	mov	ip, r2
 800e334:	44bc      	add	ip, r7
 800e336:	4463      	add	r3, ip
 800e338:	781b      	ldrb	r3, [r3, #0]
 800e33a:	2b08      	cmp	r3, #8
 800e33c:	d015      	beq.n	800e36a <UART_SetConfig+0x566>
 800e33e:	dc18      	bgt.n	800e372 <UART_SetConfig+0x56e>
 800e340:	2b04      	cmp	r3, #4
 800e342:	d00d      	beq.n	800e360 <UART_SetConfig+0x55c>
 800e344:	dc15      	bgt.n	800e372 <UART_SetConfig+0x56e>
 800e346:	2b00      	cmp	r3, #0
 800e348:	d002      	beq.n	800e350 <UART_SetConfig+0x54c>
 800e34a:	2b02      	cmp	r3, #2
 800e34c:	d005      	beq.n	800e35a <UART_SetConfig+0x556>
 800e34e:	e010      	b.n	800e372 <UART_SetConfig+0x56e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e350:	f7fe f89e 	bl	800c490 <HAL_RCC_GetPCLK1Freq>
 800e354:	0003      	movs	r3, r0
 800e356:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e358:	e015      	b.n	800e386 <UART_SetConfig+0x582>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e35a:	4b5b      	ldr	r3, [pc, #364]	; (800e4c8 <UART_SetConfig+0x6c4>)
 800e35c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e35e:	e012      	b.n	800e386 <UART_SetConfig+0x582>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e360:	f7fe f80a 	bl	800c378 <HAL_RCC_GetSysClockFreq>
 800e364:	0003      	movs	r3, r0
 800e366:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e368:	e00d      	b.n	800e386 <UART_SetConfig+0x582>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e36a:	2380      	movs	r3, #128	; 0x80
 800e36c:	021b      	lsls	r3, r3, #8
 800e36e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e370:	e009      	b.n	800e386 <UART_SetConfig+0x582>
      default:
        pclk = 0U;
 800e372:	2300      	movs	r3, #0
 800e374:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800e376:	231a      	movs	r3, #26
 800e378:	2220      	movs	r2, #32
 800e37a:	4694      	mov	ip, r2
 800e37c:	44bc      	add	ip, r7
 800e37e:	4463      	add	r3, ip
 800e380:	2201      	movs	r2, #1
 800e382:	701a      	strb	r2, [r3, #0]
        break;
 800e384:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d100      	bne.n	800e38e <UART_SetConfig+0x58a>
 800e38c:	e0a7      	b.n	800e4de <UART_SetConfig+0x6da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e390:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e392:	4b4e      	ldr	r3, [pc, #312]	; (800e4cc <UART_SetConfig+0x6c8>)
 800e394:	0052      	lsls	r2, r2, #1
 800e396:	5ad3      	ldrh	r3, [r2, r3]
 800e398:	0019      	movs	r1, r3
 800e39a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e39c:	f7f1 fec6 	bl	800012c <__udivsi3>
 800e3a0:	0003      	movs	r3, r0
 800e3a2:	005a      	lsls	r2, r3, #1
 800e3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a6:	685b      	ldr	r3, [r3, #4]
 800e3a8:	085b      	lsrs	r3, r3, #1
 800e3aa:	18d2      	adds	r2, r2, r3
 800e3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	0019      	movs	r1, r3
 800e3b2:	0010      	movs	r0, r2
 800e3b4:	f7f1 feba 	bl	800012c <__udivsi3>
 800e3b8:	0003      	movs	r3, r0
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c0:	2b0f      	cmp	r3, #15
 800e3c2:	d921      	bls.n	800e408 <UART_SetConfig+0x604>
 800e3c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3c6:	2380      	movs	r3, #128	; 0x80
 800e3c8:	025b      	lsls	r3, r3, #9
 800e3ca:	429a      	cmp	r2, r3
 800e3cc:	d21c      	bcs.n	800e408 <UART_SetConfig+0x604>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d0:	b29a      	uxth	r2, r3
 800e3d2:	200e      	movs	r0, #14
 800e3d4:	2420      	movs	r4, #32
 800e3d6:	193b      	adds	r3, r7, r4
 800e3d8:	181b      	adds	r3, r3, r0
 800e3da:	210f      	movs	r1, #15
 800e3dc:	438a      	bics	r2, r1
 800e3de:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e3e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3e2:	085b      	lsrs	r3, r3, #1
 800e3e4:	b29b      	uxth	r3, r3
 800e3e6:	2207      	movs	r2, #7
 800e3e8:	4013      	ands	r3, r2
 800e3ea:	b299      	uxth	r1, r3
 800e3ec:	193b      	adds	r3, r7, r4
 800e3ee:	181b      	adds	r3, r3, r0
 800e3f0:	193a      	adds	r2, r7, r4
 800e3f2:	1812      	adds	r2, r2, r0
 800e3f4:	8812      	ldrh	r2, [r2, #0]
 800e3f6:	430a      	orrs	r2, r1
 800e3f8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800e3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	193a      	adds	r2, r7, r4
 800e400:	1812      	adds	r2, r2, r0
 800e402:	8812      	ldrh	r2, [r2, #0]
 800e404:	60da      	str	r2, [r3, #12]
 800e406:	e06a      	b.n	800e4de <UART_SetConfig+0x6da>
      }
      else
      {
        ret = HAL_ERROR;
 800e408:	231a      	movs	r3, #26
 800e40a:	2220      	movs	r2, #32
 800e40c:	4694      	mov	ip, r2
 800e40e:	44bc      	add	ip, r7
 800e410:	4463      	add	r3, ip
 800e412:	2201      	movs	r2, #1
 800e414:	701a      	strb	r2, [r3, #0]
 800e416:	e062      	b.n	800e4de <UART_SetConfig+0x6da>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e418:	231b      	movs	r3, #27
 800e41a:	2220      	movs	r2, #32
 800e41c:	4694      	mov	ip, r2
 800e41e:	44bc      	add	ip, r7
 800e420:	4463      	add	r3, ip
 800e422:	781b      	ldrb	r3, [r3, #0]
 800e424:	2b08      	cmp	r3, #8
 800e426:	d015      	beq.n	800e454 <UART_SetConfig+0x650>
 800e428:	dc18      	bgt.n	800e45c <UART_SetConfig+0x658>
 800e42a:	2b04      	cmp	r3, #4
 800e42c:	d00d      	beq.n	800e44a <UART_SetConfig+0x646>
 800e42e:	dc15      	bgt.n	800e45c <UART_SetConfig+0x658>
 800e430:	2b00      	cmp	r3, #0
 800e432:	d002      	beq.n	800e43a <UART_SetConfig+0x636>
 800e434:	2b02      	cmp	r3, #2
 800e436:	d005      	beq.n	800e444 <UART_SetConfig+0x640>
 800e438:	e010      	b.n	800e45c <UART_SetConfig+0x658>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e43a:	f7fe f829 	bl	800c490 <HAL_RCC_GetPCLK1Freq>
 800e43e:	0003      	movs	r3, r0
 800e440:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e442:	e015      	b.n	800e470 <UART_SetConfig+0x66c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e444:	4b20      	ldr	r3, [pc, #128]	; (800e4c8 <UART_SetConfig+0x6c4>)
 800e446:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e448:	e012      	b.n	800e470 <UART_SetConfig+0x66c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e44a:	f7fd ff95 	bl	800c378 <HAL_RCC_GetSysClockFreq>
 800e44e:	0003      	movs	r3, r0
 800e450:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e452:	e00d      	b.n	800e470 <UART_SetConfig+0x66c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e454:	2380      	movs	r3, #128	; 0x80
 800e456:	021b      	lsls	r3, r3, #8
 800e458:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e45a:	e009      	b.n	800e470 <UART_SetConfig+0x66c>
      default:
        pclk = 0U;
 800e45c:	2300      	movs	r3, #0
 800e45e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800e460:	231a      	movs	r3, #26
 800e462:	2220      	movs	r2, #32
 800e464:	4694      	mov	ip, r2
 800e466:	44bc      	add	ip, r7
 800e468:	4463      	add	r3, ip
 800e46a:	2201      	movs	r2, #1
 800e46c:	701a      	strb	r2, [r3, #0]
        break;
 800e46e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800e470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e472:	2b00      	cmp	r3, #0
 800e474:	d033      	beq.n	800e4de <UART_SetConfig+0x6da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e47a:	4b14      	ldr	r3, [pc, #80]	; (800e4cc <UART_SetConfig+0x6c8>)
 800e47c:	0052      	lsls	r2, r2, #1
 800e47e:	5ad3      	ldrh	r3, [r2, r3]
 800e480:	0019      	movs	r1, r3
 800e482:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e484:	f7f1 fe52 	bl	800012c <__udivsi3>
 800e488:	0003      	movs	r3, r0
 800e48a:	001a      	movs	r2, r3
 800e48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e48e:	685b      	ldr	r3, [r3, #4]
 800e490:	085b      	lsrs	r3, r3, #1
 800e492:	18d2      	adds	r2, r2, r3
 800e494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	0019      	movs	r1, r3
 800e49a:	0010      	movs	r0, r2
 800e49c:	f7f1 fe46 	bl	800012c <__udivsi3>
 800e4a0:	0003      	movs	r3, r0
 800e4a2:	b29b      	uxth	r3, r3
 800e4a4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e4a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4a8:	2b0f      	cmp	r3, #15
 800e4aa:	d911      	bls.n	800e4d0 <UART_SetConfig+0x6cc>
 800e4ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4ae:	2380      	movs	r3, #128	; 0x80
 800e4b0:	025b      	lsls	r3, r3, #9
 800e4b2:	429a      	cmp	r2, r3
 800e4b4:	d20c      	bcs.n	800e4d0 <UART_SetConfig+0x6cc>
      {
        huart->Instance->BRR = usartdiv;
 800e4b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4bc:	60da      	str	r2, [r3, #12]
 800e4be:	e00e      	b.n	800e4de <UART_SetConfig+0x6da>
 800e4c0:	40008000 	.word	0x40008000
 800e4c4:	40008400 	.word	0x40008400
 800e4c8:	00f42400 	.word	0x00f42400
 800e4cc:	08012ca4 	.word	0x08012ca4
      }
      else
      {
        ret = HAL_ERROR;
 800e4d0:	231a      	movs	r3, #26
 800e4d2:	2220      	movs	r2, #32
 800e4d4:	4694      	mov	ip, r2
 800e4d6:	44bc      	add	ip, r7
 800e4d8:	4463      	add	r3, ip
 800e4da:	2201      	movs	r2, #1
 800e4dc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e4de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4e0:	226a      	movs	r2, #106	; 0x6a
 800e4e2:	2101      	movs	r1, #1
 800e4e4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800e4e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4e8:	2268      	movs	r2, #104	; 0x68
 800e4ea:	2101      	movs	r1, #1
 800e4ec:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e4fa:	231a      	movs	r3, #26
 800e4fc:	2220      	movs	r2, #32
 800e4fe:	4694      	mov	ip, r2
 800e500:	44bc      	add	ip, r7
 800e502:	4463      	add	r3, ip
 800e504:	781b      	ldrb	r3, [r3, #0]
}
 800e506:	0018      	movs	r0, r3
 800e508:	46bd      	mov	sp, r7
 800e50a:	b010      	add	sp, #64	; 0x40
 800e50c:	bdb0      	pop	{r4, r5, r7, pc}
 800e50e:	46c0      	nop			; (mov r8, r8)

0800e510 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b082      	sub	sp, #8
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e51c:	2201      	movs	r2, #1
 800e51e:	4013      	ands	r3, r2
 800e520:	d00b      	beq.n	800e53a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	685b      	ldr	r3, [r3, #4]
 800e528:	4a4a      	ldr	r2, [pc, #296]	; (800e654 <UART_AdvFeatureConfig+0x144>)
 800e52a:	4013      	ands	r3, r2
 800e52c:	0019      	movs	r1, r3
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	430a      	orrs	r2, r1
 800e538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e53e:	2202      	movs	r2, #2
 800e540:	4013      	ands	r3, r2
 800e542:	d00b      	beq.n	800e55c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	4a43      	ldr	r2, [pc, #268]	; (800e658 <UART_AdvFeatureConfig+0x148>)
 800e54c:	4013      	ands	r3, r2
 800e54e:	0019      	movs	r1, r3
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	430a      	orrs	r2, r1
 800e55a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e560:	2204      	movs	r2, #4
 800e562:	4013      	ands	r3, r2
 800e564:	d00b      	beq.n	800e57e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	685b      	ldr	r3, [r3, #4]
 800e56c:	4a3b      	ldr	r2, [pc, #236]	; (800e65c <UART_AdvFeatureConfig+0x14c>)
 800e56e:	4013      	ands	r3, r2
 800e570:	0019      	movs	r1, r3
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	430a      	orrs	r2, r1
 800e57c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e582:	2208      	movs	r2, #8
 800e584:	4013      	ands	r3, r2
 800e586:	d00b      	beq.n	800e5a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	685b      	ldr	r3, [r3, #4]
 800e58e:	4a34      	ldr	r2, [pc, #208]	; (800e660 <UART_AdvFeatureConfig+0x150>)
 800e590:	4013      	ands	r3, r2
 800e592:	0019      	movs	r1, r3
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	430a      	orrs	r2, r1
 800e59e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5a4:	2210      	movs	r2, #16
 800e5a6:	4013      	ands	r3, r2
 800e5a8:	d00b      	beq.n	800e5c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	689b      	ldr	r3, [r3, #8]
 800e5b0:	4a2c      	ldr	r2, [pc, #176]	; (800e664 <UART_AdvFeatureConfig+0x154>)
 800e5b2:	4013      	ands	r3, r2
 800e5b4:	0019      	movs	r1, r3
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	430a      	orrs	r2, r1
 800e5c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5c6:	2220      	movs	r2, #32
 800e5c8:	4013      	ands	r3, r2
 800e5ca:	d00b      	beq.n	800e5e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	689b      	ldr	r3, [r3, #8]
 800e5d2:	4a25      	ldr	r2, [pc, #148]	; (800e668 <UART_AdvFeatureConfig+0x158>)
 800e5d4:	4013      	ands	r3, r2
 800e5d6:	0019      	movs	r1, r3
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	430a      	orrs	r2, r1
 800e5e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5e8:	2240      	movs	r2, #64	; 0x40
 800e5ea:	4013      	ands	r3, r2
 800e5ec:	d01d      	beq.n	800e62a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	4a1d      	ldr	r2, [pc, #116]	; (800e66c <UART_AdvFeatureConfig+0x15c>)
 800e5f6:	4013      	ands	r3, r2
 800e5f8:	0019      	movs	r1, r3
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	430a      	orrs	r2, r1
 800e604:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e60a:	2380      	movs	r3, #128	; 0x80
 800e60c:	035b      	lsls	r3, r3, #13
 800e60e:	429a      	cmp	r2, r3
 800e610:	d10b      	bne.n	800e62a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	685b      	ldr	r3, [r3, #4]
 800e618:	4a15      	ldr	r2, [pc, #84]	; (800e670 <UART_AdvFeatureConfig+0x160>)
 800e61a:	4013      	ands	r3, r2
 800e61c:	0019      	movs	r1, r3
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	430a      	orrs	r2, r1
 800e628:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e62e:	2280      	movs	r2, #128	; 0x80
 800e630:	4013      	ands	r3, r2
 800e632:	d00b      	beq.n	800e64c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	685b      	ldr	r3, [r3, #4]
 800e63a:	4a0e      	ldr	r2, [pc, #56]	; (800e674 <UART_AdvFeatureConfig+0x164>)
 800e63c:	4013      	ands	r3, r2
 800e63e:	0019      	movs	r1, r3
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	430a      	orrs	r2, r1
 800e64a:	605a      	str	r2, [r3, #4]
  }
}
 800e64c:	46c0      	nop			; (mov r8, r8)
 800e64e:	46bd      	mov	sp, r7
 800e650:	b002      	add	sp, #8
 800e652:	bd80      	pop	{r7, pc}
 800e654:	fffdffff 	.word	0xfffdffff
 800e658:	fffeffff 	.word	0xfffeffff
 800e65c:	fffbffff 	.word	0xfffbffff
 800e660:	ffff7fff 	.word	0xffff7fff
 800e664:	ffffefff 	.word	0xffffefff
 800e668:	ffffdfff 	.word	0xffffdfff
 800e66c:	ffefffff 	.word	0xffefffff
 800e670:	ff9fffff 	.word	0xff9fffff
 800e674:	fff7ffff 	.word	0xfff7ffff

0800e678 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b086      	sub	sp, #24
 800e67c:	af02      	add	r7, sp, #8
 800e67e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	228c      	movs	r2, #140	; 0x8c
 800e684:	2100      	movs	r1, #0
 800e686:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e688:	f7fb fe08 	bl	800a29c <HAL_GetTick>
 800e68c:	0003      	movs	r3, r0
 800e68e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	2208      	movs	r2, #8
 800e698:	4013      	ands	r3, r2
 800e69a:	2b08      	cmp	r3, #8
 800e69c:	d10c      	bne.n	800e6b8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2280      	movs	r2, #128	; 0x80
 800e6a2:	0391      	lsls	r1, r2, #14
 800e6a4:	6878      	ldr	r0, [r7, #4]
 800e6a6:	4a18      	ldr	r2, [pc, #96]	; (800e708 <UART_CheckIdleState+0x90>)
 800e6a8:	9200      	str	r2, [sp, #0]
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	f000 f82e 	bl	800e70c <UART_WaitOnFlagUntilTimeout>
 800e6b0:	1e03      	subs	r3, r0, #0
 800e6b2:	d001      	beq.n	800e6b8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e6b4:	2303      	movs	r3, #3
 800e6b6:	e023      	b.n	800e700 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	2204      	movs	r2, #4
 800e6c0:	4013      	ands	r3, r2
 800e6c2:	2b04      	cmp	r3, #4
 800e6c4:	d10c      	bne.n	800e6e0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2280      	movs	r2, #128	; 0x80
 800e6ca:	03d1      	lsls	r1, r2, #15
 800e6cc:	6878      	ldr	r0, [r7, #4]
 800e6ce:	4a0e      	ldr	r2, [pc, #56]	; (800e708 <UART_CheckIdleState+0x90>)
 800e6d0:	9200      	str	r2, [sp, #0]
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	f000 f81a 	bl	800e70c <UART_WaitOnFlagUntilTimeout>
 800e6d8:	1e03      	subs	r3, r0, #0
 800e6da:	d001      	beq.n	800e6e0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e6dc:	2303      	movs	r3, #3
 800e6de:	e00f      	b.n	800e700 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	2284      	movs	r2, #132	; 0x84
 800e6e4:	2120      	movs	r1, #32
 800e6e6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	2288      	movs	r2, #136	; 0x88
 800e6ec:	2120      	movs	r1, #32
 800e6ee:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2280      	movs	r2, #128	; 0x80
 800e6fa:	2100      	movs	r1, #0
 800e6fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e6fe:	2300      	movs	r3, #0
}
 800e700:	0018      	movs	r0, r3
 800e702:	46bd      	mov	sp, r7
 800e704:	b004      	add	sp, #16
 800e706:	bd80      	pop	{r7, pc}
 800e708:	01ffffff 	.word	0x01ffffff

0800e70c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b084      	sub	sp, #16
 800e710:	af00      	add	r7, sp, #0
 800e712:	60f8      	str	r0, [r7, #12]
 800e714:	60b9      	str	r1, [r7, #8]
 800e716:	603b      	str	r3, [r7, #0]
 800e718:	1dfb      	adds	r3, r7, #7
 800e71a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e71c:	e062      	b.n	800e7e4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e71e:	69bb      	ldr	r3, [r7, #24]
 800e720:	3301      	adds	r3, #1
 800e722:	d05f      	beq.n	800e7e4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e724:	f7fb fdba 	bl	800a29c <HAL_GetTick>
 800e728:	0002      	movs	r2, r0
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	1ad3      	subs	r3, r2, r3
 800e72e:	69ba      	ldr	r2, [r7, #24]
 800e730:	429a      	cmp	r2, r3
 800e732:	d302      	bcc.n	800e73a <UART_WaitOnFlagUntilTimeout+0x2e>
 800e734:	69bb      	ldr	r3, [r7, #24]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d11d      	bne.n	800e776 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	681a      	ldr	r2, [r3, #0]
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4931      	ldr	r1, [pc, #196]	; (800e80c <UART_WaitOnFlagUntilTimeout+0x100>)
 800e746:	400a      	ands	r2, r1
 800e748:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	689a      	ldr	r2, [r3, #8]
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	2101      	movs	r1, #1
 800e756:	438a      	bics	r2, r1
 800e758:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	2284      	movs	r2, #132	; 0x84
 800e75e:	2120      	movs	r1, #32
 800e760:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	2288      	movs	r2, #136	; 0x88
 800e766:	2120      	movs	r1, #32
 800e768:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	2280      	movs	r2, #128	; 0x80
 800e76e:	2100      	movs	r1, #0
 800e770:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800e772:	2303      	movs	r3, #3
 800e774:	e046      	b.n	800e804 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	2204      	movs	r2, #4
 800e77e:	4013      	ands	r3, r2
 800e780:	d030      	beq.n	800e7e4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	69da      	ldr	r2, [r3, #28]
 800e788:	2380      	movs	r3, #128	; 0x80
 800e78a:	011b      	lsls	r3, r3, #4
 800e78c:	401a      	ands	r2, r3
 800e78e:	2380      	movs	r3, #128	; 0x80
 800e790:	011b      	lsls	r3, r3, #4
 800e792:	429a      	cmp	r2, r3
 800e794:	d126      	bne.n	800e7e4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2280      	movs	r2, #128	; 0x80
 800e79c:	0112      	lsls	r2, r2, #4
 800e79e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	681a      	ldr	r2, [r3, #0]
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	4918      	ldr	r1, [pc, #96]	; (800e80c <UART_WaitOnFlagUntilTimeout+0x100>)
 800e7ac:	400a      	ands	r2, r1
 800e7ae:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	689a      	ldr	r2, [r3, #8]
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	2101      	movs	r1, #1
 800e7bc:	438a      	bics	r2, r1
 800e7be:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	2284      	movs	r2, #132	; 0x84
 800e7c4:	2120      	movs	r1, #32
 800e7c6:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	2288      	movs	r2, #136	; 0x88
 800e7cc:	2120      	movs	r1, #32
 800e7ce:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	228c      	movs	r2, #140	; 0x8c
 800e7d4:	2120      	movs	r1, #32
 800e7d6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	2280      	movs	r2, #128	; 0x80
 800e7dc:	2100      	movs	r1, #0
 800e7de:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800e7e0:	2303      	movs	r3, #3
 800e7e2:	e00f      	b.n	800e804 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	69db      	ldr	r3, [r3, #28]
 800e7ea:	68ba      	ldr	r2, [r7, #8]
 800e7ec:	4013      	ands	r3, r2
 800e7ee:	68ba      	ldr	r2, [r7, #8]
 800e7f0:	1ad3      	subs	r3, r2, r3
 800e7f2:	425a      	negs	r2, r3
 800e7f4:	4153      	adcs	r3, r2
 800e7f6:	b2db      	uxtb	r3, r3
 800e7f8:	001a      	movs	r2, r3
 800e7fa:	1dfb      	adds	r3, r7, #7
 800e7fc:	781b      	ldrb	r3, [r3, #0]
 800e7fe:	429a      	cmp	r2, r3
 800e800:	d08d      	beq.n	800e71e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e802:	2300      	movs	r3, #0
}
 800e804:	0018      	movs	r0, r3
 800e806:	46bd      	mov	sp, r7
 800e808:	b004      	add	sp, #16
 800e80a:	bd80      	pop	{r7, pc}
 800e80c:	fffffe5f 	.word	0xfffffe5f

0800e810 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b084      	sub	sp, #16
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2280      	movs	r2, #128	; 0x80
 800e81c:	5c9b      	ldrb	r3, [r3, r2]
 800e81e:	2b01      	cmp	r3, #1
 800e820:	d101      	bne.n	800e826 <HAL_UARTEx_DisableFifoMode+0x16>
 800e822:	2302      	movs	r3, #2
 800e824:	e027      	b.n	800e876 <HAL_UARTEx_DisableFifoMode+0x66>
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	2280      	movs	r2, #128	; 0x80
 800e82a:	2101      	movs	r1, #1
 800e82c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	2284      	movs	r2, #132	; 0x84
 800e832:	2124      	movs	r1, #36	; 0x24
 800e834:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	681a      	ldr	r2, [r3, #0]
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	2101      	movs	r1, #1
 800e84a:	438a      	bics	r2, r1
 800e84c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	4a0b      	ldr	r2, [pc, #44]	; (800e880 <HAL_UARTEx_DisableFifoMode+0x70>)
 800e852:	4013      	ands	r3, r2
 800e854:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	2200      	movs	r2, #0
 800e85a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	68fa      	ldr	r2, [r7, #12]
 800e862:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2284      	movs	r2, #132	; 0x84
 800e868:	2120      	movs	r1, #32
 800e86a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2280      	movs	r2, #128	; 0x80
 800e870:	2100      	movs	r1, #0
 800e872:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e874:	2300      	movs	r3, #0
}
 800e876:	0018      	movs	r0, r3
 800e878:	46bd      	mov	sp, r7
 800e87a:	b004      	add	sp, #16
 800e87c:	bd80      	pop	{r7, pc}
 800e87e:	46c0      	nop			; (mov r8, r8)
 800e880:	dfffffff 	.word	0xdfffffff

0800e884 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e884:	b580      	push	{r7, lr}
 800e886:	b084      	sub	sp, #16
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
 800e88c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	2280      	movs	r2, #128	; 0x80
 800e892:	5c9b      	ldrb	r3, [r3, r2]
 800e894:	2b01      	cmp	r3, #1
 800e896:	d101      	bne.n	800e89c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e898:	2302      	movs	r3, #2
 800e89a:	e02e      	b.n	800e8fa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2280      	movs	r2, #128	; 0x80
 800e8a0:	2101      	movs	r1, #1
 800e8a2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2284      	movs	r2, #132	; 0x84
 800e8a8:	2124      	movs	r1, #36	; 0x24
 800e8aa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	681a      	ldr	r2, [r3, #0]
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	2101      	movs	r1, #1
 800e8c0:	438a      	bics	r2, r1
 800e8c2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	689b      	ldr	r3, [r3, #8]
 800e8ca:	00db      	lsls	r3, r3, #3
 800e8cc:	08d9      	lsrs	r1, r3, #3
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	683a      	ldr	r2, [r7, #0]
 800e8d4:	430a      	orrs	r2, r1
 800e8d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	0018      	movs	r0, r3
 800e8dc:	f000 f854 	bl	800e988 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	68fa      	ldr	r2, [r7, #12]
 800e8e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2284      	movs	r2, #132	; 0x84
 800e8ec:	2120      	movs	r1, #32
 800e8ee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2280      	movs	r2, #128	; 0x80
 800e8f4:	2100      	movs	r1, #0
 800e8f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e8f8:	2300      	movs	r3, #0
}
 800e8fa:	0018      	movs	r0, r3
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	b004      	add	sp, #16
 800e900:	bd80      	pop	{r7, pc}
	...

0800e904 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b084      	sub	sp, #16
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	2280      	movs	r2, #128	; 0x80
 800e912:	5c9b      	ldrb	r3, [r3, r2]
 800e914:	2b01      	cmp	r3, #1
 800e916:	d101      	bne.n	800e91c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e918:	2302      	movs	r3, #2
 800e91a:	e02f      	b.n	800e97c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2280      	movs	r2, #128	; 0x80
 800e920:	2101      	movs	r1, #1
 800e922:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2284      	movs	r2, #132	; 0x84
 800e928:	2124      	movs	r1, #36	; 0x24
 800e92a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	2101      	movs	r1, #1
 800e940:	438a      	bics	r2, r1
 800e942:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	689b      	ldr	r3, [r3, #8]
 800e94a:	4a0e      	ldr	r2, [pc, #56]	; (800e984 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800e94c:	4013      	ands	r3, r2
 800e94e:	0019      	movs	r1, r3
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	683a      	ldr	r2, [r7, #0]
 800e956:	430a      	orrs	r2, r1
 800e958:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	0018      	movs	r0, r3
 800e95e:	f000 f813 	bl	800e988 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	68fa      	ldr	r2, [r7, #12]
 800e968:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	2284      	movs	r2, #132	; 0x84
 800e96e:	2120      	movs	r1, #32
 800e970:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	2280      	movs	r2, #128	; 0x80
 800e976:	2100      	movs	r1, #0
 800e978:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e97a:	2300      	movs	r3, #0
}
 800e97c:	0018      	movs	r0, r3
 800e97e:	46bd      	mov	sp, r7
 800e980:	b004      	add	sp, #16
 800e982:	bd80      	pop	{r7, pc}
 800e984:	f1ffffff 	.word	0xf1ffffff

0800e988 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e98a:	b089      	sub	sp, #36	; 0x24
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800e990:	2314      	movs	r3, #20
 800e992:	18fb      	adds	r3, r7, r3
 800e994:	4a2f      	ldr	r2, [pc, #188]	; (800ea54 <UARTEx_SetNbDataToProcess+0xcc>)
 800e996:	ca03      	ldmia	r2!, {r0, r1}
 800e998:	c303      	stmia	r3!, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800e99a:	230c      	movs	r3, #12
 800e99c:	18fb      	adds	r3, r7, r3
 800e99e:	4a2e      	ldr	r2, [pc, #184]	; (800ea58 <UARTEx_SetNbDataToProcess+0xd0>)
 800e9a0:	ca03      	ldmia	r2!, {r0, r1}
 800e9a2:	c303      	stmia	r3!, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d108      	bne.n	800e9be <UARTEx_SetNbDataToProcess+0x36>
  {
    huart->NbTxDataToProcess = 1U;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	226a      	movs	r2, #106	; 0x6a
 800e9b0:	2101      	movs	r1, #1
 800e9b2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2268      	movs	r2, #104	; 0x68
 800e9b8:	2101      	movs	r1, #1
 800e9ba:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e9bc:	e046      	b.n	800ea4c <UARTEx_SetNbDataToProcess+0xc4>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e9be:	261f      	movs	r6, #31
 800e9c0:	19bb      	adds	r3, r7, r6
 800e9c2:	2208      	movs	r2, #8
 800e9c4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e9c6:	201e      	movs	r0, #30
 800e9c8:	183b      	adds	r3, r7, r0
 800e9ca:	2208      	movs	r2, #8
 800e9cc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	689b      	ldr	r3, [r3, #8]
 800e9d4:	0e5b      	lsrs	r3, r3, #25
 800e9d6:	b2da      	uxtb	r2, r3
 800e9d8:	241d      	movs	r4, #29
 800e9da:	193b      	adds	r3, r7, r4
 800e9dc:	2107      	movs	r1, #7
 800e9de:	400a      	ands	r2, r1
 800e9e0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	689b      	ldr	r3, [r3, #8]
 800e9e8:	0f5b      	lsrs	r3, r3, #29
 800e9ea:	b2da      	uxtb	r2, r3
 800e9ec:	251c      	movs	r5, #28
 800e9ee:	197b      	adds	r3, r7, r5
 800e9f0:	2107      	movs	r1, #7
 800e9f2:	400a      	ands	r2, r1
 800e9f4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e9f6:	183b      	adds	r3, r7, r0
 800e9f8:	781b      	ldrb	r3, [r3, #0]
 800e9fa:	197a      	adds	r2, r7, r5
 800e9fc:	7812      	ldrb	r2, [r2, #0]
 800e9fe:	2114      	movs	r1, #20
 800ea00:	1879      	adds	r1, r7, r1
 800ea02:	5c8a      	ldrb	r2, [r1, r2]
 800ea04:	435a      	muls	r2, r3
 800ea06:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea08:	197b      	adds	r3, r7, r5
 800ea0a:	781b      	ldrb	r3, [r3, #0]
 800ea0c:	250c      	movs	r5, #12
 800ea0e:	197a      	adds	r2, r7, r5
 800ea10:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea12:	0019      	movs	r1, r3
 800ea14:	f7f1 fc14 	bl	8000240 <__divsi3>
 800ea18:	0003      	movs	r3, r0
 800ea1a:	b299      	uxth	r1, r3
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	226a      	movs	r2, #106	; 0x6a
 800ea20:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea22:	19bb      	adds	r3, r7, r6
 800ea24:	781b      	ldrb	r3, [r3, #0]
 800ea26:	193a      	adds	r2, r7, r4
 800ea28:	7812      	ldrb	r2, [r2, #0]
 800ea2a:	2114      	movs	r1, #20
 800ea2c:	1879      	adds	r1, r7, r1
 800ea2e:	5c8a      	ldrb	r2, [r1, r2]
 800ea30:	435a      	muls	r2, r3
 800ea32:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800ea34:	193b      	adds	r3, r7, r4
 800ea36:	781b      	ldrb	r3, [r3, #0]
 800ea38:	197a      	adds	r2, r7, r5
 800ea3a:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea3c:	0019      	movs	r1, r3
 800ea3e:	f7f1 fbff 	bl	8000240 <__divsi3>
 800ea42:	0003      	movs	r3, r0
 800ea44:	b299      	uxth	r1, r3
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	2268      	movs	r2, #104	; 0x68
 800ea4a:	5299      	strh	r1, [r3, r2]
}
 800ea4c:	46c0      	nop			; (mov r8, r8)
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	b009      	add	sp, #36	; 0x24
 800ea52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea54:	08012570 	.word	0x08012570
 800ea58:	08012578 	.word	0x08012578

0800ea5c <__NVIC_SetPriority>:
{
 800ea5c:	b590      	push	{r4, r7, lr}
 800ea5e:	b083      	sub	sp, #12
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	0002      	movs	r2, r0
 800ea64:	6039      	str	r1, [r7, #0]
 800ea66:	1dfb      	adds	r3, r7, #7
 800ea68:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ea6a:	1dfb      	adds	r3, r7, #7
 800ea6c:	781b      	ldrb	r3, [r3, #0]
 800ea6e:	2b7f      	cmp	r3, #127	; 0x7f
 800ea70:	d828      	bhi.n	800eac4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ea72:	4a2f      	ldr	r2, [pc, #188]	; (800eb30 <__NVIC_SetPriority+0xd4>)
 800ea74:	1dfb      	adds	r3, r7, #7
 800ea76:	781b      	ldrb	r3, [r3, #0]
 800ea78:	b25b      	sxtb	r3, r3
 800ea7a:	089b      	lsrs	r3, r3, #2
 800ea7c:	33c0      	adds	r3, #192	; 0xc0
 800ea7e:	009b      	lsls	r3, r3, #2
 800ea80:	589b      	ldr	r3, [r3, r2]
 800ea82:	1dfa      	adds	r2, r7, #7
 800ea84:	7812      	ldrb	r2, [r2, #0]
 800ea86:	0011      	movs	r1, r2
 800ea88:	2203      	movs	r2, #3
 800ea8a:	400a      	ands	r2, r1
 800ea8c:	00d2      	lsls	r2, r2, #3
 800ea8e:	21ff      	movs	r1, #255	; 0xff
 800ea90:	4091      	lsls	r1, r2
 800ea92:	000a      	movs	r2, r1
 800ea94:	43d2      	mvns	r2, r2
 800ea96:	401a      	ands	r2, r3
 800ea98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	019b      	lsls	r3, r3, #6
 800ea9e:	22ff      	movs	r2, #255	; 0xff
 800eaa0:	401a      	ands	r2, r3
 800eaa2:	1dfb      	adds	r3, r7, #7
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	0018      	movs	r0, r3
 800eaa8:	2303      	movs	r3, #3
 800eaaa:	4003      	ands	r3, r0
 800eaac:	00db      	lsls	r3, r3, #3
 800eaae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eab0:	481f      	ldr	r0, [pc, #124]	; (800eb30 <__NVIC_SetPriority+0xd4>)
 800eab2:	1dfb      	adds	r3, r7, #7
 800eab4:	781b      	ldrb	r3, [r3, #0]
 800eab6:	b25b      	sxtb	r3, r3
 800eab8:	089b      	lsrs	r3, r3, #2
 800eaba:	430a      	orrs	r2, r1
 800eabc:	33c0      	adds	r3, #192	; 0xc0
 800eabe:	009b      	lsls	r3, r3, #2
 800eac0:	501a      	str	r2, [r3, r0]
}
 800eac2:	e031      	b.n	800eb28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eac4:	4a1b      	ldr	r2, [pc, #108]	; (800eb34 <__NVIC_SetPriority+0xd8>)
 800eac6:	1dfb      	adds	r3, r7, #7
 800eac8:	781b      	ldrb	r3, [r3, #0]
 800eaca:	0019      	movs	r1, r3
 800eacc:	230f      	movs	r3, #15
 800eace:	400b      	ands	r3, r1
 800ead0:	3b08      	subs	r3, #8
 800ead2:	089b      	lsrs	r3, r3, #2
 800ead4:	3306      	adds	r3, #6
 800ead6:	009b      	lsls	r3, r3, #2
 800ead8:	18d3      	adds	r3, r2, r3
 800eada:	3304      	adds	r3, #4
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	1dfa      	adds	r2, r7, #7
 800eae0:	7812      	ldrb	r2, [r2, #0]
 800eae2:	0011      	movs	r1, r2
 800eae4:	2203      	movs	r2, #3
 800eae6:	400a      	ands	r2, r1
 800eae8:	00d2      	lsls	r2, r2, #3
 800eaea:	21ff      	movs	r1, #255	; 0xff
 800eaec:	4091      	lsls	r1, r2
 800eaee:	000a      	movs	r2, r1
 800eaf0:	43d2      	mvns	r2, r2
 800eaf2:	401a      	ands	r2, r3
 800eaf4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	019b      	lsls	r3, r3, #6
 800eafa:	22ff      	movs	r2, #255	; 0xff
 800eafc:	401a      	ands	r2, r3
 800eafe:	1dfb      	adds	r3, r7, #7
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	0018      	movs	r0, r3
 800eb04:	2303      	movs	r3, #3
 800eb06:	4003      	ands	r3, r0
 800eb08:	00db      	lsls	r3, r3, #3
 800eb0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eb0c:	4809      	ldr	r0, [pc, #36]	; (800eb34 <__NVIC_SetPriority+0xd8>)
 800eb0e:	1dfb      	adds	r3, r7, #7
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	001c      	movs	r4, r3
 800eb14:	230f      	movs	r3, #15
 800eb16:	4023      	ands	r3, r4
 800eb18:	3b08      	subs	r3, #8
 800eb1a:	089b      	lsrs	r3, r3, #2
 800eb1c:	430a      	orrs	r2, r1
 800eb1e:	3306      	adds	r3, #6
 800eb20:	009b      	lsls	r3, r3, #2
 800eb22:	18c3      	adds	r3, r0, r3
 800eb24:	3304      	adds	r3, #4
 800eb26:	601a      	str	r2, [r3, #0]
}
 800eb28:	46c0      	nop			; (mov r8, r8)
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	b003      	add	sp, #12
 800eb2e:	bd90      	pop	{r4, r7, pc}
 800eb30:	e000e100 	.word	0xe000e100
 800eb34:	e000ed00 	.word	0xe000ed00

0800eb38 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800eb3c:	4b05      	ldr	r3, [pc, #20]	; (800eb54 <SysTick_Handler+0x1c>)
 800eb3e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800eb40:	f001 fbaa 	bl	8010298 <xTaskGetSchedulerState>
 800eb44:	0003      	movs	r3, r0
 800eb46:	2b01      	cmp	r3, #1
 800eb48:	d001      	beq.n	800eb4e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800eb4a:	f002 f935 	bl	8010db8 <xPortSysTickHandler>
  }
}
 800eb4e:	46c0      	nop			; (mov r8, r8)
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}
 800eb54:	e000e010 	.word	0xe000e010

0800eb58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800eb5c:	2305      	movs	r3, #5
 800eb5e:	425b      	negs	r3, r3
 800eb60:	2100      	movs	r1, #0
 800eb62:	0018      	movs	r0, r3
 800eb64:	f7ff ff7a 	bl	800ea5c <__NVIC_SetPriority>
#endif
}
 800eb68:	46c0      	nop			; (mov r8, r8)
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}
	...

0800eb70 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b082      	sub	sp, #8
 800eb74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb76:	f3ef 8305 	mrs	r3, IPSR
 800eb7a:	603b      	str	r3, [r7, #0]
  return(result);
 800eb7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d003      	beq.n	800eb8a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800eb82:	2306      	movs	r3, #6
 800eb84:	425b      	negs	r3, r3
 800eb86:	607b      	str	r3, [r7, #4]
 800eb88:	e00c      	b.n	800eba4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800eb8a:	4b09      	ldr	r3, [pc, #36]	; (800ebb0 <osKernelInitialize+0x40>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d105      	bne.n	800eb9e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800eb92:	4b07      	ldr	r3, [pc, #28]	; (800ebb0 <osKernelInitialize+0x40>)
 800eb94:	2201      	movs	r2, #1
 800eb96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800eb98:	2300      	movs	r3, #0
 800eb9a:	607b      	str	r3, [r7, #4]
 800eb9c:	e002      	b.n	800eba4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800eb9e:	2301      	movs	r3, #1
 800eba0:	425b      	negs	r3, r3
 800eba2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eba4:	687b      	ldr	r3, [r7, #4]
}
 800eba6:	0018      	movs	r0, r3
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	b002      	add	sp, #8
 800ebac:	bd80      	pop	{r7, pc}
 800ebae:	46c0      	nop			; (mov r8, r8)
 800ebb0:	20000818 	.word	0x20000818

0800ebb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b082      	sub	sp, #8
 800ebb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ebba:	f3ef 8305 	mrs	r3, IPSR
 800ebbe:	603b      	str	r3, [r7, #0]
  return(result);
 800ebc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d003      	beq.n	800ebce <osKernelStart+0x1a>
    stat = osErrorISR;
 800ebc6:	2306      	movs	r3, #6
 800ebc8:	425b      	negs	r3, r3
 800ebca:	607b      	str	r3, [r7, #4]
 800ebcc:	e010      	b.n	800ebf0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ebce:	4b0b      	ldr	r3, [pc, #44]	; (800ebfc <osKernelStart+0x48>)
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	2b01      	cmp	r3, #1
 800ebd4:	d109      	bne.n	800ebea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ebd6:	f7ff ffbf 	bl	800eb58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ebda:	4b08      	ldr	r3, [pc, #32]	; (800ebfc <osKernelStart+0x48>)
 800ebdc:	2202      	movs	r2, #2
 800ebde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ebe0:	f000 ff6e 	bl	800fac0 <vTaskStartScheduler>
      stat = osOK;
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	607b      	str	r3, [r7, #4]
 800ebe8:	e002      	b.n	800ebf0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ebea:	2301      	movs	r3, #1
 800ebec:	425b      	negs	r3, r3
 800ebee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ebf0:	687b      	ldr	r3, [r7, #4]
}
 800ebf2:	0018      	movs	r0, r3
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	b002      	add	sp, #8
 800ebf8:	bd80      	pop	{r7, pc}
 800ebfa:	46c0      	nop			; (mov r8, r8)
 800ebfc:	20000818 	.word	0x20000818

0800ec00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ec00:	b5b0      	push	{r4, r5, r7, lr}
 800ec02:	b08e      	sub	sp, #56	; 0x38
 800ec04:	af04      	add	r7, sp, #16
 800ec06:	60f8      	str	r0, [r7, #12]
 800ec08:	60b9      	str	r1, [r7, #8]
 800ec0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec10:	f3ef 8305 	mrs	r3, IPSR
 800ec14:	617b      	str	r3, [r7, #20]
  return(result);
 800ec16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d000      	beq.n	800ec1e <osThreadNew+0x1e>
 800ec1c:	e081      	b.n	800ed22 <osThreadNew+0x122>
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d100      	bne.n	800ec26 <osThreadNew+0x26>
 800ec24:	e07d      	b.n	800ed22 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 800ec26:	2380      	movs	r3, #128	; 0x80
 800ec28:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ec2a:	2318      	movs	r3, #24
 800ec2c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ec2e:	2300      	movs	r3, #0
 800ec30:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ec32:	2301      	movs	r3, #1
 800ec34:	425b      	negs	r3, r3
 800ec36:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d044      	beq.n	800ecc8 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d002      	beq.n	800ec4c <osThreadNew+0x4c>
        name = attr->name;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	699b      	ldr	r3, [r3, #24]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d002      	beq.n	800ec5a <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	699b      	ldr	r3, [r3, #24]
 800ec58:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ec5a:	69fb      	ldr	r3, [r7, #28]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d007      	beq.n	800ec70 <osThreadNew+0x70>
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	2b38      	cmp	r3, #56	; 0x38
 800ec64:	d804      	bhi.n	800ec70 <osThreadNew+0x70>
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	685b      	ldr	r3, [r3, #4]
 800ec6a:	2201      	movs	r2, #1
 800ec6c:	4013      	ands	r3, r2
 800ec6e:	d001      	beq.n	800ec74 <osThreadNew+0x74>
        return (NULL);
 800ec70:	2300      	movs	r3, #0
 800ec72:	e057      	b.n	800ed24 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	695b      	ldr	r3, [r3, #20]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d003      	beq.n	800ec84 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	695b      	ldr	r3, [r3, #20]
 800ec80:	089b      	lsrs	r3, r3, #2
 800ec82:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	689b      	ldr	r3, [r3, #8]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d00e      	beq.n	800ecaa <osThreadNew+0xaa>
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	68db      	ldr	r3, [r3, #12]
 800ec90:	2b5b      	cmp	r3, #91	; 0x5b
 800ec92:	d90a      	bls.n	800ecaa <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d006      	beq.n	800ecaa <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	695b      	ldr	r3, [r3, #20]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d002      	beq.n	800ecaa <osThreadNew+0xaa>
        mem = 1;
 800eca4:	2301      	movs	r3, #1
 800eca6:	61bb      	str	r3, [r7, #24]
 800eca8:	e010      	b.n	800eccc <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	689b      	ldr	r3, [r3, #8]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d10c      	bne.n	800eccc <osThreadNew+0xcc>
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	68db      	ldr	r3, [r3, #12]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d108      	bne.n	800eccc <osThreadNew+0xcc>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	691b      	ldr	r3, [r3, #16]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d104      	bne.n	800eccc <osThreadNew+0xcc>
          mem = 0;
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	61bb      	str	r3, [r7, #24]
 800ecc6:	e001      	b.n	800eccc <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800ecc8:	2300      	movs	r3, #0
 800ecca:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800eccc:	69bb      	ldr	r3, [r7, #24]
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d112      	bne.n	800ecf8 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ecda:	68bd      	ldr	r5, [r7, #8]
 800ecdc:	6a3c      	ldr	r4, [r7, #32]
 800ecde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ece0:	68f8      	ldr	r0, [r7, #12]
 800ece2:	9302      	str	r3, [sp, #8]
 800ece4:	9201      	str	r2, [sp, #4]
 800ece6:	69fb      	ldr	r3, [r7, #28]
 800ece8:	9300      	str	r3, [sp, #0]
 800ecea:	002b      	movs	r3, r5
 800ecec:	0022      	movs	r2, r4
 800ecee:	f000 fd3e 	bl	800f76e <xTaskCreateStatic>
 800ecf2:	0003      	movs	r3, r0
 800ecf4:	613b      	str	r3, [r7, #16]
 800ecf6:	e014      	b.n	800ed22 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800ecf8:	69bb      	ldr	r3, [r7, #24]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d111      	bne.n	800ed22 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ecfe:	6a3b      	ldr	r3, [r7, #32]
 800ed00:	b29a      	uxth	r2, r3
 800ed02:	68bc      	ldr	r4, [r7, #8]
 800ed04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ed06:	68f8      	ldr	r0, [r7, #12]
 800ed08:	2310      	movs	r3, #16
 800ed0a:	18fb      	adds	r3, r7, r3
 800ed0c:	9301      	str	r3, [sp, #4]
 800ed0e:	69fb      	ldr	r3, [r7, #28]
 800ed10:	9300      	str	r3, [sp, #0]
 800ed12:	0023      	movs	r3, r4
 800ed14:	f000 fd6f 	bl	800f7f6 <xTaskCreate>
 800ed18:	0003      	movs	r3, r0
 800ed1a:	2b01      	cmp	r3, #1
 800ed1c:	d001      	beq.n	800ed22 <osThreadNew+0x122>
            hTask = NULL;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ed22:	693b      	ldr	r3, [r7, #16]
}
 800ed24:	0018      	movs	r0, r3
 800ed26:	46bd      	mov	sp, r7
 800ed28:	b00a      	add	sp, #40	; 0x28
 800ed2a:	bdb0      	pop	{r4, r5, r7, pc}

0800ed2c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b084      	sub	sp, #16
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed34:	f3ef 8305 	mrs	r3, IPSR
 800ed38:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed3a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d003      	beq.n	800ed48 <osDelay+0x1c>
    stat = osErrorISR;
 800ed40:	2306      	movs	r3, #6
 800ed42:	425b      	negs	r3, r3
 800ed44:	60fb      	str	r3, [r7, #12]
 800ed46:	e008      	b.n	800ed5a <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800ed48:	2300      	movs	r3, #0
 800ed4a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d003      	beq.n	800ed5a <osDelay+0x2e>
      vTaskDelay(ticks);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	0018      	movs	r0, r3
 800ed56:	f000 fe8d 	bl	800fa74 <vTaskDelay>
    }
  }

  return (stat);
 800ed5a:	68fb      	ldr	r3, [r7, #12]
}
 800ed5c:	0018      	movs	r0, r3
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	b004      	add	sp, #16
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b084      	sub	sp, #16
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	60f8      	str	r0, [r7, #12]
 800ed6c:	60b9      	str	r1, [r7, #8]
 800ed6e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	4a06      	ldr	r2, [pc, #24]	; (800ed8c <vApplicationGetIdleTaskMemory+0x28>)
 800ed74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ed76:	68bb      	ldr	r3, [r7, #8]
 800ed78:	4a05      	ldr	r2, [pc, #20]	; (800ed90 <vApplicationGetIdleTaskMemory+0x2c>)
 800ed7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2280      	movs	r2, #128	; 0x80
 800ed80:	601a      	str	r2, [r3, #0]
}
 800ed82:	46c0      	nop			; (mov r8, r8)
 800ed84:	46bd      	mov	sp, r7
 800ed86:	b004      	add	sp, #16
 800ed88:	bd80      	pop	{r7, pc}
 800ed8a:	46c0      	nop			; (mov r8, r8)
 800ed8c:	2000081c 	.word	0x2000081c
 800ed90:	20000878 	.word	0x20000878

0800ed94 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b084      	sub	sp, #16
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	60f8      	str	r0, [r7, #12]
 800ed9c:	60b9      	str	r1, [r7, #8]
 800ed9e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	4a06      	ldr	r2, [pc, #24]	; (800edbc <vApplicationGetTimerTaskMemory+0x28>)
 800eda4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	4a05      	ldr	r2, [pc, #20]	; (800edc0 <vApplicationGetTimerTaskMemory+0x2c>)
 800edaa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	2280      	movs	r2, #128	; 0x80
 800edb0:	0052      	lsls	r2, r2, #1
 800edb2:	601a      	str	r2, [r3, #0]
}
 800edb4:	46c0      	nop			; (mov r8, r8)
 800edb6:	46bd      	mov	sp, r7
 800edb8:	b004      	add	sp, #16
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	20000a78 	.word	0x20000a78
 800edc0:	20000ad4 	.word	0x20000ad4

0800edc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b082      	sub	sp, #8
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	3308      	adds	r3, #8
 800edd0:	001a      	movs	r2, r3
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2201      	movs	r2, #1
 800edda:	4252      	negs	r2, r2
 800eddc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	3308      	adds	r3, #8
 800ede2:	001a      	movs	r2, r3
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	3308      	adds	r3, #8
 800edec:	001a      	movs	r2, r3
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	2200      	movs	r2, #0
 800edf6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800edf8:	46c0      	nop			; (mov r8, r8)
 800edfa:	46bd      	mov	sp, r7
 800edfc:	b002      	add	sp, #8
 800edfe:	bd80      	pop	{r7, pc}

0800ee00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b082      	sub	sp, #8
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ee0e:	46c0      	nop			; (mov r8, r8)
 800ee10:	46bd      	mov	sp, r7
 800ee12:	b002      	add	sp, #8
 800ee14:	bd80      	pop	{r7, pc}

0800ee16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ee16:	b580      	push	{r7, lr}
 800ee18:	b084      	sub	sp, #16
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	6078      	str	r0, [r7, #4]
 800ee1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	68fa      	ldr	r2, [r7, #12]
 800ee2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	689a      	ldr	r2, [r3, #8]
 800ee30:	683b      	ldr	r3, [r7, #0]
 800ee32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	689b      	ldr	r3, [r3, #8]
 800ee38:	683a      	ldr	r2, [r7, #0]
 800ee3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	683a      	ldr	r2, [r7, #0]
 800ee40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ee42:	683b      	ldr	r3, [r7, #0]
 800ee44:	687a      	ldr	r2, [r7, #4]
 800ee46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	1c5a      	adds	r2, r3, #1
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	601a      	str	r2, [r3, #0]
}
 800ee52:	46c0      	nop			; (mov r8, r8)
 800ee54:	46bd      	mov	sp, r7
 800ee56:	b004      	add	sp, #16
 800ee58:	bd80      	pop	{r7, pc}

0800ee5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ee5a:	b580      	push	{r7, lr}
 800ee5c:	b084      	sub	sp, #16
 800ee5e:	af00      	add	r7, sp, #0
 800ee60:	6078      	str	r0, [r7, #4]
 800ee62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ee6a:	68bb      	ldr	r3, [r7, #8]
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	d103      	bne.n	800ee78 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	691b      	ldr	r3, [r3, #16]
 800ee74:	60fb      	str	r3, [r7, #12]
 800ee76:	e00c      	b.n	800ee92 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	3308      	adds	r3, #8
 800ee7c:	60fb      	str	r3, [r7, #12]
 800ee7e:	e002      	b.n	800ee86 <vListInsert+0x2c>
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	685b      	ldr	r3, [r3, #4]
 800ee84:	60fb      	str	r3, [r7, #12]
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	685b      	ldr	r3, [r3, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	68ba      	ldr	r2, [r7, #8]
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d2f6      	bcs.n	800ee80 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	685a      	ldr	r2, [r3, #4]
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ee9a:	683b      	ldr	r3, [r7, #0]
 800ee9c:	685b      	ldr	r3, [r3, #4]
 800ee9e:	683a      	ldr	r2, [r7, #0]
 800eea0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800eea2:	683b      	ldr	r3, [r7, #0]
 800eea4:	68fa      	ldr	r2, [r7, #12]
 800eea6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	683a      	ldr	r2, [r7, #0]
 800eeac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	687a      	ldr	r2, [r7, #4]
 800eeb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	1c5a      	adds	r2, r3, #1
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	601a      	str	r2, [r3, #0]
}
 800eebe:	46c0      	nop			; (mov r8, r8)
 800eec0:	46bd      	mov	sp, r7
 800eec2:	b004      	add	sp, #16
 800eec4:	bd80      	pop	{r7, pc}

0800eec6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800eec6:	b580      	push	{r7, lr}
 800eec8:	b084      	sub	sp, #16
 800eeca:	af00      	add	r7, sp, #0
 800eecc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	691b      	ldr	r3, [r3, #16]
 800eed2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	685b      	ldr	r3, [r3, #4]
 800eed8:	687a      	ldr	r2, [r7, #4]
 800eeda:	6892      	ldr	r2, [r2, #8]
 800eedc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	689b      	ldr	r3, [r3, #8]
 800eee2:	687a      	ldr	r2, [r7, #4]
 800eee4:	6852      	ldr	r2, [r2, #4]
 800eee6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	685b      	ldr	r3, [r3, #4]
 800eeec:	687a      	ldr	r2, [r7, #4]
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d103      	bne.n	800eefa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	689a      	ldr	r2, [r3, #8]
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	2200      	movs	r2, #0
 800eefe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	1e5a      	subs	r2, r3, #1
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	681b      	ldr	r3, [r3, #0]
}
 800ef0e:	0018      	movs	r0, r3
 800ef10:	46bd      	mov	sp, r7
 800ef12:	b004      	add	sp, #16
 800ef14:	bd80      	pop	{r7, pc}

0800ef16 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ef16:	b580      	push	{r7, lr}
 800ef18:	b084      	sub	sp, #16
 800ef1a:	af00      	add	r7, sp, #0
 800ef1c:	6078      	str	r0, [r7, #4]
 800ef1e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d101      	bne.n	800ef2e <xQueueGenericReset+0x18>
 800ef2a:	b672      	cpsid	i
 800ef2c:	e7fe      	b.n	800ef2c <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800ef2e:	f001 fee7 	bl	8010d00 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	681a      	ldr	r2, [r3, #0]
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef3e:	434b      	muls	r3, r1
 800ef40:	18d2      	adds	r2, r2, r3
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	2200      	movs	r2, #0
 800ef4a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	681a      	ldr	r2, [r3, #0]
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef5c:	1e59      	subs	r1, r3, #1
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef62:	434b      	muls	r3, r1
 800ef64:	18d2      	adds	r2, r2, r3
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	2244      	movs	r2, #68	; 0x44
 800ef6e:	21ff      	movs	r1, #255	; 0xff
 800ef70:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	2245      	movs	r2, #69	; 0x45
 800ef76:	21ff      	movs	r1, #255	; 0xff
 800ef78:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d10d      	bne.n	800ef9c <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	691b      	ldr	r3, [r3, #16]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d013      	beq.n	800efb0 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	3310      	adds	r3, #16
 800ef8c:	0018      	movs	r0, r3
 800ef8e:	f000 ffef 	bl	800ff70 <xTaskRemoveFromEventList>
 800ef92:	1e03      	subs	r3, r0, #0
 800ef94:	d00c      	beq.n	800efb0 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ef96:	f001 fea3 	bl	8010ce0 <vPortYield>
 800ef9a:	e009      	b.n	800efb0 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	3310      	adds	r3, #16
 800efa0:	0018      	movs	r0, r3
 800efa2:	f7ff ff0f 	bl	800edc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	3324      	adds	r3, #36	; 0x24
 800efaa:	0018      	movs	r0, r3
 800efac:	f7ff ff0a 	bl	800edc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800efb0:	f001 feb8 	bl	8010d24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800efb4:	2301      	movs	r3, #1
}
 800efb6:	0018      	movs	r0, r3
 800efb8:	46bd      	mov	sp, r7
 800efba:	b004      	add	sp, #16
 800efbc:	bd80      	pop	{r7, pc}

0800efbe <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800efbe:	b590      	push	{r4, r7, lr}
 800efc0:	b089      	sub	sp, #36	; 0x24
 800efc2:	af02      	add	r7, sp, #8
 800efc4:	60f8      	str	r0, [r7, #12]
 800efc6:	60b9      	str	r1, [r7, #8]
 800efc8:	607a      	str	r2, [r7, #4]
 800efca:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d101      	bne.n	800efd6 <xQueueGenericCreateStatic+0x18>
 800efd2:	b672      	cpsid	i
 800efd4:	e7fe      	b.n	800efd4 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d101      	bne.n	800efe0 <xQueueGenericCreateStatic+0x22>
 800efdc:	b672      	cpsid	i
 800efde:	e7fe      	b.n	800efde <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d002      	beq.n	800efec <xQueueGenericCreateStatic+0x2e>
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d001      	beq.n	800eff0 <xQueueGenericCreateStatic+0x32>
 800efec:	2301      	movs	r3, #1
 800efee:	e000      	b.n	800eff2 <xQueueGenericCreateStatic+0x34>
 800eff0:	2300      	movs	r3, #0
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d101      	bne.n	800effa <xQueueGenericCreateStatic+0x3c>
 800eff6:	b672      	cpsid	i
 800eff8:	e7fe      	b.n	800eff8 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d102      	bne.n	800f006 <xQueueGenericCreateStatic+0x48>
 800f000:	68bb      	ldr	r3, [r7, #8]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d101      	bne.n	800f00a <xQueueGenericCreateStatic+0x4c>
 800f006:	2301      	movs	r3, #1
 800f008:	e000      	b.n	800f00c <xQueueGenericCreateStatic+0x4e>
 800f00a:	2300      	movs	r3, #0
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d101      	bne.n	800f014 <xQueueGenericCreateStatic+0x56>
 800f010:	b672      	cpsid	i
 800f012:	e7fe      	b.n	800f012 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f014:	2350      	movs	r3, #80	; 0x50
 800f016:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f018:	693b      	ldr	r3, [r7, #16]
 800f01a:	2b50      	cmp	r3, #80	; 0x50
 800f01c:	d001      	beq.n	800f022 <xQueueGenericCreateStatic+0x64>
 800f01e:	b672      	cpsid	i
 800f020:	e7fe      	b.n	800f020 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f022:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800f028:	697b      	ldr	r3, [r7, #20]
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d00e      	beq.n	800f04c <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	2246      	movs	r2, #70	; 0x46
 800f032:	2101      	movs	r1, #1
 800f034:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f036:	2328      	movs	r3, #40	; 0x28
 800f038:	18fb      	adds	r3, r7, r3
 800f03a:	781c      	ldrb	r4, [r3, #0]
 800f03c:	687a      	ldr	r2, [r7, #4]
 800f03e:	68b9      	ldr	r1, [r7, #8]
 800f040:	68f8      	ldr	r0, [r7, #12]
 800f042:	697b      	ldr	r3, [r7, #20]
 800f044:	9300      	str	r3, [sp, #0]
 800f046:	0023      	movs	r3, r4
 800f048:	f000 f805 	bl	800f056 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f04c:	697b      	ldr	r3, [r7, #20]
	}
 800f04e:	0018      	movs	r0, r3
 800f050:	46bd      	mov	sp, r7
 800f052:	b007      	add	sp, #28
 800f054:	bd90      	pop	{r4, r7, pc}

0800f056 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f056:	b580      	push	{r7, lr}
 800f058:	b084      	sub	sp, #16
 800f05a:	af00      	add	r7, sp, #0
 800f05c:	60f8      	str	r0, [r7, #12]
 800f05e:	60b9      	str	r1, [r7, #8]
 800f060:	607a      	str	r2, [r7, #4]
 800f062:	001a      	movs	r2, r3
 800f064:	1cfb      	adds	r3, r7, #3
 800f066:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f068:	68bb      	ldr	r3, [r7, #8]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d103      	bne.n	800f076 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f06e:	69bb      	ldr	r3, [r7, #24]
 800f070:	69ba      	ldr	r2, [r7, #24]
 800f072:	601a      	str	r2, [r3, #0]
 800f074:	e002      	b.n	800f07c <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	687a      	ldr	r2, [r7, #4]
 800f07a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f07c:	69bb      	ldr	r3, [r7, #24]
 800f07e:	68fa      	ldr	r2, [r7, #12]
 800f080:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f082:	69bb      	ldr	r3, [r7, #24]
 800f084:	68ba      	ldr	r2, [r7, #8]
 800f086:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f088:	69bb      	ldr	r3, [r7, #24]
 800f08a:	2101      	movs	r1, #1
 800f08c:	0018      	movs	r0, r3
 800f08e:	f7ff ff42 	bl	800ef16 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	1cfa      	adds	r2, r7, #3
 800f096:	214c      	movs	r1, #76	; 0x4c
 800f098:	7812      	ldrb	r2, [r2, #0]
 800f09a:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f09c:	46c0      	nop			; (mov r8, r8)
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	b004      	add	sp, #16
 800f0a2:	bd80      	pop	{r7, pc}

0800f0a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b08a      	sub	sp, #40	; 0x28
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	60f8      	str	r0, [r7, #12]
 800f0ac:	60b9      	str	r1, [r7, #8]
 800f0ae:	607a      	str	r2, [r7, #4]
 800f0b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f0ba:	6a3b      	ldr	r3, [r7, #32]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d101      	bne.n	800f0c4 <xQueueGenericSend+0x20>
 800f0c0:	b672      	cpsid	i
 800f0c2:	e7fe      	b.n	800f0c2 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f0c4:	68bb      	ldr	r3, [r7, #8]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d103      	bne.n	800f0d2 <xQueueGenericSend+0x2e>
 800f0ca:	6a3b      	ldr	r3, [r7, #32]
 800f0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d101      	bne.n	800f0d6 <xQueueGenericSend+0x32>
 800f0d2:	2301      	movs	r3, #1
 800f0d4:	e000      	b.n	800f0d8 <xQueueGenericSend+0x34>
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d101      	bne.n	800f0e0 <xQueueGenericSend+0x3c>
 800f0dc:	b672      	cpsid	i
 800f0de:	e7fe      	b.n	800f0de <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	2b02      	cmp	r3, #2
 800f0e4:	d103      	bne.n	800f0ee <xQueueGenericSend+0x4a>
 800f0e6:	6a3b      	ldr	r3, [r7, #32]
 800f0e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0ea:	2b01      	cmp	r3, #1
 800f0ec:	d101      	bne.n	800f0f2 <xQueueGenericSend+0x4e>
 800f0ee:	2301      	movs	r3, #1
 800f0f0:	e000      	b.n	800f0f4 <xQueueGenericSend+0x50>
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d101      	bne.n	800f0fc <xQueueGenericSend+0x58>
 800f0f8:	b672      	cpsid	i
 800f0fa:	e7fe      	b.n	800f0fa <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f0fc:	f001 f8cc 	bl	8010298 <xTaskGetSchedulerState>
 800f100:	1e03      	subs	r3, r0, #0
 800f102:	d102      	bne.n	800f10a <xQueueGenericSend+0x66>
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d101      	bne.n	800f10e <xQueueGenericSend+0x6a>
 800f10a:	2301      	movs	r3, #1
 800f10c:	e000      	b.n	800f110 <xQueueGenericSend+0x6c>
 800f10e:	2300      	movs	r3, #0
 800f110:	2b00      	cmp	r3, #0
 800f112:	d101      	bne.n	800f118 <xQueueGenericSend+0x74>
 800f114:	b672      	cpsid	i
 800f116:	e7fe      	b.n	800f116 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f118:	f001 fdf2 	bl	8010d00 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f11c:	6a3b      	ldr	r3, [r7, #32]
 800f11e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f120:	6a3b      	ldr	r3, [r7, #32]
 800f122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f124:	429a      	cmp	r2, r3
 800f126:	d302      	bcc.n	800f12e <xQueueGenericSend+0x8a>
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	2b02      	cmp	r3, #2
 800f12c:	d11e      	bne.n	800f16c <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f12e:	683a      	ldr	r2, [r7, #0]
 800f130:	68b9      	ldr	r1, [r7, #8]
 800f132:	6a3b      	ldr	r3, [r7, #32]
 800f134:	0018      	movs	r0, r3
 800f136:	f000 f9a2 	bl	800f47e <prvCopyDataToQueue>
 800f13a:	0003      	movs	r3, r0
 800f13c:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f13e:	6a3b      	ldr	r3, [r7, #32]
 800f140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f142:	2b00      	cmp	r3, #0
 800f144:	d009      	beq.n	800f15a <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f146:	6a3b      	ldr	r3, [r7, #32]
 800f148:	3324      	adds	r3, #36	; 0x24
 800f14a:	0018      	movs	r0, r3
 800f14c:	f000 ff10 	bl	800ff70 <xTaskRemoveFromEventList>
 800f150:	1e03      	subs	r3, r0, #0
 800f152:	d007      	beq.n	800f164 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f154:	f001 fdc4 	bl	8010ce0 <vPortYield>
 800f158:	e004      	b.n	800f164 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f15a:	69fb      	ldr	r3, [r7, #28]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d001      	beq.n	800f164 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f160:	f001 fdbe 	bl	8010ce0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f164:	f001 fdde 	bl	8010d24 <vPortExitCritical>
				return pdPASS;
 800f168:	2301      	movs	r3, #1
 800f16a:	e05b      	b.n	800f224 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d103      	bne.n	800f17a <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f172:	f001 fdd7 	bl	8010d24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f176:	2300      	movs	r3, #0
 800f178:	e054      	b.n	800f224 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d106      	bne.n	800f18e <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f180:	2314      	movs	r3, #20
 800f182:	18fb      	adds	r3, r7, r3
 800f184:	0018      	movs	r0, r3
 800f186:	f000 ff4f 	bl	8010028 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f18a:	2301      	movs	r3, #1
 800f18c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f18e:	f001 fdc9 	bl	8010d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f192:	f000 fce9 	bl	800fb68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f196:	f001 fdb3 	bl	8010d00 <vPortEnterCritical>
 800f19a:	6a3b      	ldr	r3, [r7, #32]
 800f19c:	2244      	movs	r2, #68	; 0x44
 800f19e:	5c9b      	ldrb	r3, [r3, r2]
 800f1a0:	b25b      	sxtb	r3, r3
 800f1a2:	3301      	adds	r3, #1
 800f1a4:	d103      	bne.n	800f1ae <xQueueGenericSend+0x10a>
 800f1a6:	6a3b      	ldr	r3, [r7, #32]
 800f1a8:	2244      	movs	r2, #68	; 0x44
 800f1aa:	2100      	movs	r1, #0
 800f1ac:	5499      	strb	r1, [r3, r2]
 800f1ae:	6a3b      	ldr	r3, [r7, #32]
 800f1b0:	2245      	movs	r2, #69	; 0x45
 800f1b2:	5c9b      	ldrb	r3, [r3, r2]
 800f1b4:	b25b      	sxtb	r3, r3
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	d103      	bne.n	800f1c2 <xQueueGenericSend+0x11e>
 800f1ba:	6a3b      	ldr	r3, [r7, #32]
 800f1bc:	2245      	movs	r2, #69	; 0x45
 800f1be:	2100      	movs	r1, #0
 800f1c0:	5499      	strb	r1, [r3, r2]
 800f1c2:	f001 fdaf 	bl	8010d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f1c6:	1d3a      	adds	r2, r7, #4
 800f1c8:	2314      	movs	r3, #20
 800f1ca:	18fb      	adds	r3, r7, r3
 800f1cc:	0011      	movs	r1, r2
 800f1ce:	0018      	movs	r0, r3
 800f1d0:	f000 ff3e 	bl	8010050 <xTaskCheckForTimeOut>
 800f1d4:	1e03      	subs	r3, r0, #0
 800f1d6:	d11e      	bne.n	800f216 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f1d8:	6a3b      	ldr	r3, [r7, #32]
 800f1da:	0018      	movs	r0, r3
 800f1dc:	f000 fa54 	bl	800f688 <prvIsQueueFull>
 800f1e0:	1e03      	subs	r3, r0, #0
 800f1e2:	d011      	beq.n	800f208 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f1e4:	6a3b      	ldr	r3, [r7, #32]
 800f1e6:	3310      	adds	r3, #16
 800f1e8:	687a      	ldr	r2, [r7, #4]
 800f1ea:	0011      	movs	r1, r2
 800f1ec:	0018      	movs	r0, r3
 800f1ee:	f000 fe7b 	bl	800fee8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f1f2:	6a3b      	ldr	r3, [r7, #32]
 800f1f4:	0018      	movs	r0, r3
 800f1f6:	f000 f9d3 	bl	800f5a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f1fa:	f000 fcc1 	bl	800fb80 <xTaskResumeAll>
 800f1fe:	1e03      	subs	r3, r0, #0
 800f200:	d18a      	bne.n	800f118 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800f202:	f001 fd6d 	bl	8010ce0 <vPortYield>
 800f206:	e787      	b.n	800f118 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f208:	6a3b      	ldr	r3, [r7, #32]
 800f20a:	0018      	movs	r0, r3
 800f20c:	f000 f9c8 	bl	800f5a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f210:	f000 fcb6 	bl	800fb80 <xTaskResumeAll>
 800f214:	e780      	b.n	800f118 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f216:	6a3b      	ldr	r3, [r7, #32]
 800f218:	0018      	movs	r0, r3
 800f21a:	f000 f9c1 	bl	800f5a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f21e:	f000 fcaf 	bl	800fb80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f222:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f224:	0018      	movs	r0, r3
 800f226:	46bd      	mov	sp, r7
 800f228:	b00a      	add	sp, #40	; 0x28
 800f22a:	bd80      	pop	{r7, pc}

0800f22c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f22c:	b590      	push	{r4, r7, lr}
 800f22e:	b08b      	sub	sp, #44	; 0x2c
 800f230:	af00      	add	r7, sp, #0
 800f232:	60f8      	str	r0, [r7, #12]
 800f234:	60b9      	str	r1, [r7, #8]
 800f236:	607a      	str	r2, [r7, #4]
 800f238:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f23e:	6a3b      	ldr	r3, [r7, #32]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d101      	bne.n	800f248 <xQueueGenericSendFromISR+0x1c>
 800f244:	b672      	cpsid	i
 800f246:	e7fe      	b.n	800f246 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f248:	68bb      	ldr	r3, [r7, #8]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d103      	bne.n	800f256 <xQueueGenericSendFromISR+0x2a>
 800f24e:	6a3b      	ldr	r3, [r7, #32]
 800f250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f252:	2b00      	cmp	r3, #0
 800f254:	d101      	bne.n	800f25a <xQueueGenericSendFromISR+0x2e>
 800f256:	2301      	movs	r3, #1
 800f258:	e000      	b.n	800f25c <xQueueGenericSendFromISR+0x30>
 800f25a:	2300      	movs	r3, #0
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d101      	bne.n	800f264 <xQueueGenericSendFromISR+0x38>
 800f260:	b672      	cpsid	i
 800f262:	e7fe      	b.n	800f262 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	2b02      	cmp	r3, #2
 800f268:	d103      	bne.n	800f272 <xQueueGenericSendFromISR+0x46>
 800f26a:	6a3b      	ldr	r3, [r7, #32]
 800f26c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f26e:	2b01      	cmp	r3, #1
 800f270:	d101      	bne.n	800f276 <xQueueGenericSendFromISR+0x4a>
 800f272:	2301      	movs	r3, #1
 800f274:	e000      	b.n	800f278 <xQueueGenericSendFromISR+0x4c>
 800f276:	2300      	movs	r3, #0
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d101      	bne.n	800f280 <xQueueGenericSendFromISR+0x54>
 800f27c:	b672      	cpsid	i
 800f27e:	e7fe      	b.n	800f27e <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f280:	f001 fd68 	bl	8010d54 <ulSetInterruptMaskFromISR>
 800f284:	0003      	movs	r3, r0
 800f286:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f288:	6a3b      	ldr	r3, [r7, #32]
 800f28a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f28c:	6a3b      	ldr	r3, [r7, #32]
 800f28e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f290:	429a      	cmp	r2, r3
 800f292:	d302      	bcc.n	800f29a <xQueueGenericSendFromISR+0x6e>
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	2b02      	cmp	r3, #2
 800f298:	d131      	bne.n	800f2fe <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f29a:	241b      	movs	r4, #27
 800f29c:	193b      	adds	r3, r7, r4
 800f29e:	6a3a      	ldr	r2, [r7, #32]
 800f2a0:	2145      	movs	r1, #69	; 0x45
 800f2a2:	5c52      	ldrb	r2, [r2, r1]
 800f2a4:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f2a6:	6a3b      	ldr	r3, [r7, #32]
 800f2a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2aa:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f2ac:	683a      	ldr	r2, [r7, #0]
 800f2ae:	68b9      	ldr	r1, [r7, #8]
 800f2b0:	6a3b      	ldr	r3, [r7, #32]
 800f2b2:	0018      	movs	r0, r3
 800f2b4:	f000 f8e3 	bl	800f47e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f2b8:	193b      	adds	r3, r7, r4
 800f2ba:	781b      	ldrb	r3, [r3, #0]
 800f2bc:	b25b      	sxtb	r3, r3
 800f2be:	3301      	adds	r3, #1
 800f2c0:	d111      	bne.n	800f2e6 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f2c2:	6a3b      	ldr	r3, [r7, #32]
 800f2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d016      	beq.n	800f2f8 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f2ca:	6a3b      	ldr	r3, [r7, #32]
 800f2cc:	3324      	adds	r3, #36	; 0x24
 800f2ce:	0018      	movs	r0, r3
 800f2d0:	f000 fe4e 	bl	800ff70 <xTaskRemoveFromEventList>
 800f2d4:	1e03      	subs	r3, r0, #0
 800f2d6:	d00f      	beq.n	800f2f8 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d00c      	beq.n	800f2f8 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	601a      	str	r2, [r3, #0]
 800f2e4:	e008      	b.n	800f2f8 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f2e6:	231b      	movs	r3, #27
 800f2e8:	18fb      	adds	r3, r7, r3
 800f2ea:	781b      	ldrb	r3, [r3, #0]
 800f2ec:	3301      	adds	r3, #1
 800f2ee:	b2db      	uxtb	r3, r3
 800f2f0:	b259      	sxtb	r1, r3
 800f2f2:	6a3b      	ldr	r3, [r7, #32]
 800f2f4:	2245      	movs	r2, #69	; 0x45
 800f2f6:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800f2fc:	e001      	b.n	800f302 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f2fe:	2300      	movs	r3, #0
 800f300:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800f302:	69fb      	ldr	r3, [r7, #28]
 800f304:	0018      	movs	r0, r3
 800f306:	f001 fd2b 	bl	8010d60 <vClearInterruptMaskFromISR>

	return xReturn;
 800f30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f30c:	0018      	movs	r0, r3
 800f30e:	46bd      	mov	sp, r7
 800f310:	b00b      	add	sp, #44	; 0x2c
 800f312:	bd90      	pop	{r4, r7, pc}

0800f314 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b08a      	sub	sp, #40	; 0x28
 800f318:	af00      	add	r7, sp, #0
 800f31a:	60f8      	str	r0, [r7, #12]
 800f31c:	60b9      	str	r1, [r7, #8]
 800f31e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f320:	2300      	movs	r3, #0
 800f322:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f328:	6a3b      	ldr	r3, [r7, #32]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d101      	bne.n	800f332 <xQueueReceive+0x1e>
 800f32e:	b672      	cpsid	i
 800f330:	e7fe      	b.n	800f330 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f332:	68bb      	ldr	r3, [r7, #8]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d103      	bne.n	800f340 <xQueueReceive+0x2c>
 800f338:	6a3b      	ldr	r3, [r7, #32]
 800f33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d101      	bne.n	800f344 <xQueueReceive+0x30>
 800f340:	2301      	movs	r3, #1
 800f342:	e000      	b.n	800f346 <xQueueReceive+0x32>
 800f344:	2300      	movs	r3, #0
 800f346:	2b00      	cmp	r3, #0
 800f348:	d101      	bne.n	800f34e <xQueueReceive+0x3a>
 800f34a:	b672      	cpsid	i
 800f34c:	e7fe      	b.n	800f34c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f34e:	f000 ffa3 	bl	8010298 <xTaskGetSchedulerState>
 800f352:	1e03      	subs	r3, r0, #0
 800f354:	d102      	bne.n	800f35c <xQueueReceive+0x48>
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d101      	bne.n	800f360 <xQueueReceive+0x4c>
 800f35c:	2301      	movs	r3, #1
 800f35e:	e000      	b.n	800f362 <xQueueReceive+0x4e>
 800f360:	2300      	movs	r3, #0
 800f362:	2b00      	cmp	r3, #0
 800f364:	d101      	bne.n	800f36a <xQueueReceive+0x56>
 800f366:	b672      	cpsid	i
 800f368:	e7fe      	b.n	800f368 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f36a:	f001 fcc9 	bl	8010d00 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f36e:	6a3b      	ldr	r3, [r7, #32]
 800f370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f372:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f374:	69fb      	ldr	r3, [r7, #28]
 800f376:	2b00      	cmp	r3, #0
 800f378:	d01a      	beq.n	800f3b0 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f37a:	68ba      	ldr	r2, [r7, #8]
 800f37c:	6a3b      	ldr	r3, [r7, #32]
 800f37e:	0011      	movs	r1, r2
 800f380:	0018      	movs	r0, r3
 800f382:	f000 f8e7 	bl	800f554 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f386:	69fb      	ldr	r3, [r7, #28]
 800f388:	1e5a      	subs	r2, r3, #1
 800f38a:	6a3b      	ldr	r3, [r7, #32]
 800f38c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f38e:	6a3b      	ldr	r3, [r7, #32]
 800f390:	691b      	ldr	r3, [r3, #16]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d008      	beq.n	800f3a8 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f396:	6a3b      	ldr	r3, [r7, #32]
 800f398:	3310      	adds	r3, #16
 800f39a:	0018      	movs	r0, r3
 800f39c:	f000 fde8 	bl	800ff70 <xTaskRemoveFromEventList>
 800f3a0:	1e03      	subs	r3, r0, #0
 800f3a2:	d001      	beq.n	800f3a8 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f3a4:	f001 fc9c 	bl	8010ce0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f3a8:	f001 fcbc 	bl	8010d24 <vPortExitCritical>
				return pdPASS;
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	e062      	b.n	800f476 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d103      	bne.n	800f3be <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f3b6:	f001 fcb5 	bl	8010d24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	e05b      	b.n	800f476 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d106      	bne.n	800f3d2 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f3c4:	2314      	movs	r3, #20
 800f3c6:	18fb      	adds	r3, r7, r3
 800f3c8:	0018      	movs	r0, r3
 800f3ca:	f000 fe2d 	bl	8010028 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f3d2:	f001 fca7 	bl	8010d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f3d6:	f000 fbc7 	bl	800fb68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f3da:	f001 fc91 	bl	8010d00 <vPortEnterCritical>
 800f3de:	6a3b      	ldr	r3, [r7, #32]
 800f3e0:	2244      	movs	r2, #68	; 0x44
 800f3e2:	5c9b      	ldrb	r3, [r3, r2]
 800f3e4:	b25b      	sxtb	r3, r3
 800f3e6:	3301      	adds	r3, #1
 800f3e8:	d103      	bne.n	800f3f2 <xQueueReceive+0xde>
 800f3ea:	6a3b      	ldr	r3, [r7, #32]
 800f3ec:	2244      	movs	r2, #68	; 0x44
 800f3ee:	2100      	movs	r1, #0
 800f3f0:	5499      	strb	r1, [r3, r2]
 800f3f2:	6a3b      	ldr	r3, [r7, #32]
 800f3f4:	2245      	movs	r2, #69	; 0x45
 800f3f6:	5c9b      	ldrb	r3, [r3, r2]
 800f3f8:	b25b      	sxtb	r3, r3
 800f3fa:	3301      	adds	r3, #1
 800f3fc:	d103      	bne.n	800f406 <xQueueReceive+0xf2>
 800f3fe:	6a3b      	ldr	r3, [r7, #32]
 800f400:	2245      	movs	r2, #69	; 0x45
 800f402:	2100      	movs	r1, #0
 800f404:	5499      	strb	r1, [r3, r2]
 800f406:	f001 fc8d 	bl	8010d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f40a:	1d3a      	adds	r2, r7, #4
 800f40c:	2314      	movs	r3, #20
 800f40e:	18fb      	adds	r3, r7, r3
 800f410:	0011      	movs	r1, r2
 800f412:	0018      	movs	r0, r3
 800f414:	f000 fe1c 	bl	8010050 <xTaskCheckForTimeOut>
 800f418:	1e03      	subs	r3, r0, #0
 800f41a:	d11e      	bne.n	800f45a <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f41c:	6a3b      	ldr	r3, [r7, #32]
 800f41e:	0018      	movs	r0, r3
 800f420:	f000 f91c 	bl	800f65c <prvIsQueueEmpty>
 800f424:	1e03      	subs	r3, r0, #0
 800f426:	d011      	beq.n	800f44c <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f428:	6a3b      	ldr	r3, [r7, #32]
 800f42a:	3324      	adds	r3, #36	; 0x24
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	0011      	movs	r1, r2
 800f430:	0018      	movs	r0, r3
 800f432:	f000 fd59 	bl	800fee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f436:	6a3b      	ldr	r3, [r7, #32]
 800f438:	0018      	movs	r0, r3
 800f43a:	f000 f8b1 	bl	800f5a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f43e:	f000 fb9f 	bl	800fb80 <xTaskResumeAll>
 800f442:	1e03      	subs	r3, r0, #0
 800f444:	d191      	bne.n	800f36a <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800f446:	f001 fc4b 	bl	8010ce0 <vPortYield>
 800f44a:	e78e      	b.n	800f36a <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f44c:	6a3b      	ldr	r3, [r7, #32]
 800f44e:	0018      	movs	r0, r3
 800f450:	f000 f8a6 	bl	800f5a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f454:	f000 fb94 	bl	800fb80 <xTaskResumeAll>
 800f458:	e787      	b.n	800f36a <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f45a:	6a3b      	ldr	r3, [r7, #32]
 800f45c:	0018      	movs	r0, r3
 800f45e:	f000 f89f 	bl	800f5a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f462:	f000 fb8d 	bl	800fb80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f466:	6a3b      	ldr	r3, [r7, #32]
 800f468:	0018      	movs	r0, r3
 800f46a:	f000 f8f7 	bl	800f65c <prvIsQueueEmpty>
 800f46e:	1e03      	subs	r3, r0, #0
 800f470:	d100      	bne.n	800f474 <xQueueReceive+0x160>
 800f472:	e77a      	b.n	800f36a <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f474:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f476:	0018      	movs	r0, r3
 800f478:	46bd      	mov	sp, r7
 800f47a:	b00a      	add	sp, #40	; 0x28
 800f47c:	bd80      	pop	{r7, pc}

0800f47e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f47e:	b580      	push	{r7, lr}
 800f480:	b086      	sub	sp, #24
 800f482:	af00      	add	r7, sp, #0
 800f484:	60f8      	str	r0, [r7, #12]
 800f486:	60b9      	str	r1, [r7, #8]
 800f488:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f48a:	2300      	movs	r3, #0
 800f48c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f492:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d10e      	bne.n	800f4ba <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d14e      	bne.n	800f542 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	689b      	ldr	r3, [r3, #8]
 800f4a8:	0018      	movs	r0, r3
 800f4aa:	f000 ff11 	bl	80102d0 <xTaskPriorityDisinherit>
 800f4ae:	0003      	movs	r3, r0
 800f4b0:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	609a      	str	r2, [r3, #8]
 800f4b8:	e043      	b.n	800f542 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d119      	bne.n	800f4f4 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	6858      	ldr	r0, [r3, #4]
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	0019      	movs	r1, r3
 800f4cc:	f002 f8a6 	bl	801161c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	685a      	ldr	r2, [r3, #4]
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4d8:	18d2      	adds	r2, r2, r3
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	685a      	ldr	r2, [r3, #4]
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	689b      	ldr	r3, [r3, #8]
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d32b      	bcc.n	800f542 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	681a      	ldr	r2, [r3, #0]
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	605a      	str	r2, [r3, #4]
 800f4f2:	e026      	b.n	800f542 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	68d8      	ldr	r0, [r3, #12]
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f4fc:	68bb      	ldr	r3, [r7, #8]
 800f4fe:	0019      	movs	r1, r3
 800f500:	f002 f88c 	bl	801161c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	68da      	ldr	r2, [r3, #12]
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f50c:	425b      	negs	r3, r3
 800f50e:	18d2      	adds	r2, r2, r3
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	68da      	ldr	r2, [r3, #12]
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	429a      	cmp	r2, r3
 800f51e:	d207      	bcs.n	800f530 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	689a      	ldr	r2, [r3, #8]
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f528:	425b      	negs	r3, r3
 800f52a:	18d2      	adds	r2, r2, r3
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2b02      	cmp	r3, #2
 800f534:	d105      	bne.n	800f542 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d002      	beq.n	800f542 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f53c:	693b      	ldr	r3, [r7, #16]
 800f53e:	3b01      	subs	r3, #1
 800f540:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f542:	693b      	ldr	r3, [r7, #16]
 800f544:	1c5a      	adds	r2, r3, #1
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f54a:	697b      	ldr	r3, [r7, #20]
}
 800f54c:	0018      	movs	r0, r3
 800f54e:	46bd      	mov	sp, r7
 800f550:	b006      	add	sp, #24
 800f552:	bd80      	pop	{r7, pc}

0800f554 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b082      	sub	sp, #8
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
 800f55c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f562:	2b00      	cmp	r3, #0
 800f564:	d018      	beq.n	800f598 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	68da      	ldr	r2, [r3, #12]
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f56e:	18d2      	adds	r2, r2, r3
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	68da      	ldr	r2, [r3, #12]
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	689b      	ldr	r3, [r3, #8]
 800f57c:	429a      	cmp	r2, r3
 800f57e:	d303      	bcc.n	800f588 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681a      	ldr	r2, [r3, #0]
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	68d9      	ldr	r1, [r3, #12]
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	0018      	movs	r0, r3
 800f594:	f002 f842 	bl	801161c <memcpy>
	}
}
 800f598:	46c0      	nop			; (mov r8, r8)
 800f59a:	46bd      	mov	sp, r7
 800f59c:	b002      	add	sp, #8
 800f59e:	bd80      	pop	{r7, pc}

0800f5a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b084      	sub	sp, #16
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f5a8:	f001 fbaa 	bl	8010d00 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f5ac:	230f      	movs	r3, #15
 800f5ae:	18fb      	adds	r3, r7, r3
 800f5b0:	687a      	ldr	r2, [r7, #4]
 800f5b2:	2145      	movs	r1, #69	; 0x45
 800f5b4:	5c52      	ldrb	r2, [r2, r1]
 800f5b6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f5b8:	e013      	b.n	800f5e2 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d016      	beq.n	800f5f0 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	3324      	adds	r3, #36	; 0x24
 800f5c6:	0018      	movs	r0, r3
 800f5c8:	f000 fcd2 	bl	800ff70 <xTaskRemoveFromEventList>
 800f5cc:	1e03      	subs	r3, r0, #0
 800f5ce:	d001      	beq.n	800f5d4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f5d0:	f000 fd8e 	bl	80100f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f5d4:	210f      	movs	r1, #15
 800f5d6:	187b      	adds	r3, r7, r1
 800f5d8:	781b      	ldrb	r3, [r3, #0]
 800f5da:	3b01      	subs	r3, #1
 800f5dc:	b2da      	uxtb	r2, r3
 800f5de:	187b      	adds	r3, r7, r1
 800f5e0:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f5e2:	230f      	movs	r3, #15
 800f5e4:	18fb      	adds	r3, r7, r3
 800f5e6:	781b      	ldrb	r3, [r3, #0]
 800f5e8:	b25b      	sxtb	r3, r3
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	dce5      	bgt.n	800f5ba <prvUnlockQueue+0x1a>
 800f5ee:	e000      	b.n	800f5f2 <prvUnlockQueue+0x52>
					break;
 800f5f0:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2245      	movs	r2, #69	; 0x45
 800f5f6:	21ff      	movs	r1, #255	; 0xff
 800f5f8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800f5fa:	f001 fb93 	bl	8010d24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f5fe:	f001 fb7f 	bl	8010d00 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f602:	230e      	movs	r3, #14
 800f604:	18fb      	adds	r3, r7, r3
 800f606:	687a      	ldr	r2, [r7, #4]
 800f608:	2144      	movs	r1, #68	; 0x44
 800f60a:	5c52      	ldrb	r2, [r2, r1]
 800f60c:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f60e:	e013      	b.n	800f638 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	691b      	ldr	r3, [r3, #16]
 800f614:	2b00      	cmp	r3, #0
 800f616:	d016      	beq.n	800f646 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	3310      	adds	r3, #16
 800f61c:	0018      	movs	r0, r3
 800f61e:	f000 fca7 	bl	800ff70 <xTaskRemoveFromEventList>
 800f622:	1e03      	subs	r3, r0, #0
 800f624:	d001      	beq.n	800f62a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800f626:	f000 fd63 	bl	80100f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f62a:	210e      	movs	r1, #14
 800f62c:	187b      	adds	r3, r7, r1
 800f62e:	781b      	ldrb	r3, [r3, #0]
 800f630:	3b01      	subs	r3, #1
 800f632:	b2da      	uxtb	r2, r3
 800f634:	187b      	adds	r3, r7, r1
 800f636:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f638:	230e      	movs	r3, #14
 800f63a:	18fb      	adds	r3, r7, r3
 800f63c:	781b      	ldrb	r3, [r3, #0]
 800f63e:	b25b      	sxtb	r3, r3
 800f640:	2b00      	cmp	r3, #0
 800f642:	dce5      	bgt.n	800f610 <prvUnlockQueue+0x70>
 800f644:	e000      	b.n	800f648 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800f646:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	2244      	movs	r2, #68	; 0x44
 800f64c:	21ff      	movs	r1, #255	; 0xff
 800f64e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800f650:	f001 fb68 	bl	8010d24 <vPortExitCritical>
}
 800f654:	46c0      	nop			; (mov r8, r8)
 800f656:	46bd      	mov	sp, r7
 800f658:	b004      	add	sp, #16
 800f65a:	bd80      	pop	{r7, pc}

0800f65c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f664:	f001 fb4c 	bl	8010d00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d102      	bne.n	800f676 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f670:	2301      	movs	r3, #1
 800f672:	60fb      	str	r3, [r7, #12]
 800f674:	e001      	b.n	800f67a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f676:	2300      	movs	r3, #0
 800f678:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f67a:	f001 fb53 	bl	8010d24 <vPortExitCritical>

	return xReturn;
 800f67e:	68fb      	ldr	r3, [r7, #12]
}
 800f680:	0018      	movs	r0, r3
 800f682:	46bd      	mov	sp, r7
 800f684:	b004      	add	sp, #16
 800f686:	bd80      	pop	{r7, pc}

0800f688 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f690:	f001 fb36 	bl	8010d00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f69c:	429a      	cmp	r2, r3
 800f69e:	d102      	bne.n	800f6a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	60fb      	str	r3, [r7, #12]
 800f6a4:	e001      	b.n	800f6aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f6aa:	f001 fb3b 	bl	8010d24 <vPortExitCritical>

	return xReturn;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
}
 800f6b0:	0018      	movs	r0, r3
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	b004      	add	sp, #16
 800f6b6:	bd80      	pop	{r7, pc}

0800f6b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b084      	sub	sp, #16
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	6078      	str	r0, [r7, #4]
 800f6c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	60fb      	str	r3, [r7, #12]
 800f6c6:	e015      	b.n	800f6f4 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f6c8:	4b0e      	ldr	r3, [pc, #56]	; (800f704 <vQueueAddToRegistry+0x4c>)
 800f6ca:	68fa      	ldr	r2, [r7, #12]
 800f6cc:	00d2      	lsls	r2, r2, #3
 800f6ce:	58d3      	ldr	r3, [r2, r3]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d10c      	bne.n	800f6ee <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f6d4:	4b0b      	ldr	r3, [pc, #44]	; (800f704 <vQueueAddToRegistry+0x4c>)
 800f6d6:	68fa      	ldr	r2, [r7, #12]
 800f6d8:	00d2      	lsls	r2, r2, #3
 800f6da:	6839      	ldr	r1, [r7, #0]
 800f6dc:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f6de:	4a09      	ldr	r2, [pc, #36]	; (800f704 <vQueueAddToRegistry+0x4c>)
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	00db      	lsls	r3, r3, #3
 800f6e4:	18d3      	adds	r3, r2, r3
 800f6e6:	3304      	adds	r3, #4
 800f6e8:	687a      	ldr	r2, [r7, #4]
 800f6ea:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f6ec:	e006      	b.n	800f6fc <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	3301      	adds	r3, #1
 800f6f2:	60fb      	str	r3, [r7, #12]
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	2b07      	cmp	r3, #7
 800f6f8:	d9e6      	bls.n	800f6c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f6fa:	46c0      	nop			; (mov r8, r8)
 800f6fc:	46c0      	nop			; (mov r8, r8)
 800f6fe:	46bd      	mov	sp, r7
 800f700:	b004      	add	sp, #16
 800f702:	bd80      	pop	{r7, pc}
 800f704:	20005860 	.word	0x20005860

0800f708 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b086      	sub	sp, #24
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	60f8      	str	r0, [r7, #12]
 800f710:	60b9      	str	r1, [r7, #8]
 800f712:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f718:	f001 faf2 	bl	8010d00 <vPortEnterCritical>
 800f71c:	697b      	ldr	r3, [r7, #20]
 800f71e:	2244      	movs	r2, #68	; 0x44
 800f720:	5c9b      	ldrb	r3, [r3, r2]
 800f722:	b25b      	sxtb	r3, r3
 800f724:	3301      	adds	r3, #1
 800f726:	d103      	bne.n	800f730 <vQueueWaitForMessageRestricted+0x28>
 800f728:	697b      	ldr	r3, [r7, #20]
 800f72a:	2244      	movs	r2, #68	; 0x44
 800f72c:	2100      	movs	r1, #0
 800f72e:	5499      	strb	r1, [r3, r2]
 800f730:	697b      	ldr	r3, [r7, #20]
 800f732:	2245      	movs	r2, #69	; 0x45
 800f734:	5c9b      	ldrb	r3, [r3, r2]
 800f736:	b25b      	sxtb	r3, r3
 800f738:	3301      	adds	r3, #1
 800f73a:	d103      	bne.n	800f744 <vQueueWaitForMessageRestricted+0x3c>
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	2245      	movs	r2, #69	; 0x45
 800f740:	2100      	movs	r1, #0
 800f742:	5499      	strb	r1, [r3, r2]
 800f744:	f001 faee 	bl	8010d24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f748:	697b      	ldr	r3, [r7, #20]
 800f74a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d106      	bne.n	800f75e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	3324      	adds	r3, #36	; 0x24
 800f754:	687a      	ldr	r2, [r7, #4]
 800f756:	68b9      	ldr	r1, [r7, #8]
 800f758:	0018      	movs	r0, r3
 800f75a:	f000 fbe3 	bl	800ff24 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f75e:	697b      	ldr	r3, [r7, #20]
 800f760:	0018      	movs	r0, r3
 800f762:	f7ff ff1d 	bl	800f5a0 <prvUnlockQueue>
	}
 800f766:	46c0      	nop			; (mov r8, r8)
 800f768:	46bd      	mov	sp, r7
 800f76a:	b006      	add	sp, #24
 800f76c:	bd80      	pop	{r7, pc}

0800f76e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f76e:	b590      	push	{r4, r7, lr}
 800f770:	b08d      	sub	sp, #52	; 0x34
 800f772:	af04      	add	r7, sp, #16
 800f774:	60f8      	str	r0, [r7, #12]
 800f776:	60b9      	str	r1, [r7, #8]
 800f778:	607a      	str	r2, [r7, #4]
 800f77a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f77c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d101      	bne.n	800f786 <xTaskCreateStatic+0x18>
 800f782:	b672      	cpsid	i
 800f784:	e7fe      	b.n	800f784 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800f786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d101      	bne.n	800f790 <xTaskCreateStatic+0x22>
 800f78c:	b672      	cpsid	i
 800f78e:	e7fe      	b.n	800f78e <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f790:	235c      	movs	r3, #92	; 0x5c
 800f792:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	2b5c      	cmp	r3, #92	; 0x5c
 800f798:	d001      	beq.n	800f79e <xTaskCreateStatic+0x30>
 800f79a:	b672      	cpsid	i
 800f79c:	e7fe      	b.n	800f79c <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f79e:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f7a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d020      	beq.n	800f7e8 <xTaskCreateStatic+0x7a>
 800f7a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d01d      	beq.n	800f7e8 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7ae:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f7b0:	69fb      	ldr	r3, [r7, #28]
 800f7b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f7b4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f7b6:	69fb      	ldr	r3, [r7, #28]
 800f7b8:	2259      	movs	r2, #89	; 0x59
 800f7ba:	2102      	movs	r1, #2
 800f7bc:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f7be:	683c      	ldr	r4, [r7, #0]
 800f7c0:	687a      	ldr	r2, [r7, #4]
 800f7c2:	68b9      	ldr	r1, [r7, #8]
 800f7c4:	68f8      	ldr	r0, [r7, #12]
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	9303      	str	r3, [sp, #12]
 800f7ca:	69fb      	ldr	r3, [r7, #28]
 800f7cc:	9302      	str	r3, [sp, #8]
 800f7ce:	2318      	movs	r3, #24
 800f7d0:	18fb      	adds	r3, r7, r3
 800f7d2:	9301      	str	r3, [sp, #4]
 800f7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7d6:	9300      	str	r3, [sp, #0]
 800f7d8:	0023      	movs	r3, r4
 800f7da:	f000 f859 	bl	800f890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f7de:	69fb      	ldr	r3, [r7, #28]
 800f7e0:	0018      	movs	r0, r3
 800f7e2:	f000 f8df 	bl	800f9a4 <prvAddNewTaskToReadyList>
 800f7e6:	e001      	b.n	800f7ec <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f7ec:	69bb      	ldr	r3, [r7, #24]
	}
 800f7ee:	0018      	movs	r0, r3
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	b009      	add	sp, #36	; 0x24
 800f7f4:	bd90      	pop	{r4, r7, pc}

0800f7f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f7f6:	b590      	push	{r4, r7, lr}
 800f7f8:	b08d      	sub	sp, #52	; 0x34
 800f7fa:	af04      	add	r7, sp, #16
 800f7fc:	60f8      	str	r0, [r7, #12]
 800f7fe:	60b9      	str	r1, [r7, #8]
 800f800:	603b      	str	r3, [r7, #0]
 800f802:	1dbb      	adds	r3, r7, #6
 800f804:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f806:	1dbb      	adds	r3, r7, #6
 800f808:	881b      	ldrh	r3, [r3, #0]
 800f80a:	009b      	lsls	r3, r3, #2
 800f80c:	0018      	movs	r0, r3
 800f80e:	f001 fb0f 	bl	8010e30 <pvPortMalloc>
 800f812:	0003      	movs	r3, r0
 800f814:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d010      	beq.n	800f83e <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f81c:	205c      	movs	r0, #92	; 0x5c
 800f81e:	f001 fb07 	bl	8010e30 <pvPortMalloc>
 800f822:	0003      	movs	r3, r0
 800f824:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800f826:	69fb      	ldr	r3, [r7, #28]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d003      	beq.n	800f834 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f82c:	69fb      	ldr	r3, [r7, #28]
 800f82e:	697a      	ldr	r2, [r7, #20]
 800f830:	631a      	str	r2, [r3, #48]	; 0x30
 800f832:	e006      	b.n	800f842 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	0018      	movs	r0, r3
 800f838:	f001 fbac 	bl	8010f94 <vPortFree>
 800f83c:	e001      	b.n	800f842 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f83e:	2300      	movs	r3, #0
 800f840:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f842:	69fb      	ldr	r3, [r7, #28]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d01a      	beq.n	800f87e <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f848:	69fb      	ldr	r3, [r7, #28]
 800f84a:	2259      	movs	r2, #89	; 0x59
 800f84c:	2100      	movs	r1, #0
 800f84e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f850:	1dbb      	adds	r3, r7, #6
 800f852:	881a      	ldrh	r2, [r3, #0]
 800f854:	683c      	ldr	r4, [r7, #0]
 800f856:	68b9      	ldr	r1, [r7, #8]
 800f858:	68f8      	ldr	r0, [r7, #12]
 800f85a:	2300      	movs	r3, #0
 800f85c:	9303      	str	r3, [sp, #12]
 800f85e:	69fb      	ldr	r3, [r7, #28]
 800f860:	9302      	str	r3, [sp, #8]
 800f862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f864:	9301      	str	r3, [sp, #4]
 800f866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f868:	9300      	str	r3, [sp, #0]
 800f86a:	0023      	movs	r3, r4
 800f86c:	f000 f810 	bl	800f890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f870:	69fb      	ldr	r3, [r7, #28]
 800f872:	0018      	movs	r0, r3
 800f874:	f000 f896 	bl	800f9a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f878:	2301      	movs	r3, #1
 800f87a:	61bb      	str	r3, [r7, #24]
 800f87c:	e002      	b.n	800f884 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f87e:	2301      	movs	r3, #1
 800f880:	425b      	negs	r3, r3
 800f882:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f884:	69bb      	ldr	r3, [r7, #24]
	}
 800f886:	0018      	movs	r0, r3
 800f888:	46bd      	mov	sp, r7
 800f88a:	b009      	add	sp, #36	; 0x24
 800f88c:	bd90      	pop	{r4, r7, pc}
	...

0800f890 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b086      	sub	sp, #24
 800f894:	af00      	add	r7, sp, #0
 800f896:	60f8      	str	r0, [r7, #12]
 800f898:	60b9      	str	r1, [r7, #8]
 800f89a:	607a      	str	r2, [r7, #4]
 800f89c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	009b      	lsls	r3, r3, #2
 800f8a6:	001a      	movs	r2, r3
 800f8a8:	21a5      	movs	r1, #165	; 0xa5
 800f8aa:	f001 fed3 	bl	8011654 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f8ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	493a      	ldr	r1, [pc, #232]	; (800f9a0 <prvInitialiseNewTask+0x110>)
 800f8b6:	468c      	mov	ip, r1
 800f8b8:	4463      	add	r3, ip
 800f8ba:	009b      	lsls	r3, r3, #2
 800f8bc:	18d3      	adds	r3, r2, r3
 800f8be:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f8c0:	693b      	ldr	r3, [r7, #16]
 800f8c2:	2207      	movs	r2, #7
 800f8c4:	4393      	bics	r3, r2
 800f8c6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	2207      	movs	r2, #7
 800f8cc:	4013      	ands	r3, r2
 800f8ce:	d001      	beq.n	800f8d4 <prvInitialiseNewTask+0x44>
 800f8d0:	b672      	cpsid	i
 800f8d2:	e7fe      	b.n	800f8d2 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f8d4:	68bb      	ldr	r3, [r7, #8]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d020      	beq.n	800f91c <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f8da:	2300      	movs	r3, #0
 800f8dc:	617b      	str	r3, [r7, #20]
 800f8de:	e013      	b.n	800f908 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f8e0:	68ba      	ldr	r2, [r7, #8]
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	18d3      	adds	r3, r2, r3
 800f8e6:	7818      	ldrb	r0, [r3, #0]
 800f8e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f8ea:	2134      	movs	r1, #52	; 0x34
 800f8ec:	697b      	ldr	r3, [r7, #20]
 800f8ee:	18d3      	adds	r3, r2, r3
 800f8f0:	185b      	adds	r3, r3, r1
 800f8f2:	1c02      	adds	r2, r0, #0
 800f8f4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f8f6:	68ba      	ldr	r2, [r7, #8]
 800f8f8:	697b      	ldr	r3, [r7, #20]
 800f8fa:	18d3      	adds	r3, r2, r3
 800f8fc:	781b      	ldrb	r3, [r3, #0]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d006      	beq.n	800f910 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f902:	697b      	ldr	r3, [r7, #20]
 800f904:	3301      	adds	r3, #1
 800f906:	617b      	str	r3, [r7, #20]
 800f908:	697b      	ldr	r3, [r7, #20]
 800f90a:	2b0f      	cmp	r3, #15
 800f90c:	d9e8      	bls.n	800f8e0 <prvInitialiseNewTask+0x50>
 800f90e:	e000      	b.n	800f912 <prvInitialiseNewTask+0x82>
			{
				break;
 800f910:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f914:	2243      	movs	r2, #67	; 0x43
 800f916:	2100      	movs	r1, #0
 800f918:	5499      	strb	r1, [r3, r2]
 800f91a:	e003      	b.n	800f924 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f91e:	2234      	movs	r2, #52	; 0x34
 800f920:	2100      	movs	r1, #0
 800f922:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f924:	6a3b      	ldr	r3, [r7, #32]
 800f926:	2b37      	cmp	r3, #55	; 0x37
 800f928:	d901      	bls.n	800f92e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f92a:	2337      	movs	r3, #55	; 0x37
 800f92c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f92e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f930:	6a3a      	ldr	r2, [r7, #32]
 800f932:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f936:	6a3a      	ldr	r2, [r7, #32]
 800f938:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f93c:	2200      	movs	r2, #0
 800f93e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f942:	3304      	adds	r3, #4
 800f944:	0018      	movs	r0, r3
 800f946:	f7ff fa5b 	bl	800ee00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f94c:	3318      	adds	r3, #24
 800f94e:	0018      	movs	r0, r3
 800f950:	f7ff fa56 	bl	800ee00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f958:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f95a:	6a3b      	ldr	r3, [r7, #32]
 800f95c:	2238      	movs	r2, #56	; 0x38
 800f95e:	1ad2      	subs	r2, r2, r3
 800f960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f962:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f966:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f968:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f96c:	2200      	movs	r2, #0
 800f96e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f972:	2258      	movs	r2, #88	; 0x58
 800f974:	2100      	movs	r1, #0
 800f976:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f978:	683a      	ldr	r2, [r7, #0]
 800f97a:	68f9      	ldr	r1, [r7, #12]
 800f97c:	693b      	ldr	r3, [r7, #16]
 800f97e:	0018      	movs	r0, r3
 800f980:	f001 f924 	bl	8010bcc <pxPortInitialiseStack>
 800f984:	0002      	movs	r2, r0
 800f986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f988:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f98a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d002      	beq.n	800f996 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f992:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f996:	46c0      	nop			; (mov r8, r8)
 800f998:	46bd      	mov	sp, r7
 800f99a:	b006      	add	sp, #24
 800f99c:	bd80      	pop	{r7, pc}
 800f99e:	46c0      	nop			; (mov r8, r8)
 800f9a0:	3fffffff 	.word	0x3fffffff

0800f9a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b082      	sub	sp, #8
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f9ac:	f001 f9a8 	bl	8010d00 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f9b0:	4b2a      	ldr	r3, [pc, #168]	; (800fa5c <prvAddNewTaskToReadyList+0xb8>)
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	1c5a      	adds	r2, r3, #1
 800f9b6:	4b29      	ldr	r3, [pc, #164]	; (800fa5c <prvAddNewTaskToReadyList+0xb8>)
 800f9b8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800f9ba:	4b29      	ldr	r3, [pc, #164]	; (800fa60 <prvAddNewTaskToReadyList+0xbc>)
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d109      	bne.n	800f9d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f9c2:	4b27      	ldr	r3, [pc, #156]	; (800fa60 <prvAddNewTaskToReadyList+0xbc>)
 800f9c4:	687a      	ldr	r2, [r7, #4]
 800f9c6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f9c8:	4b24      	ldr	r3, [pc, #144]	; (800fa5c <prvAddNewTaskToReadyList+0xb8>)
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	2b01      	cmp	r3, #1
 800f9ce:	d110      	bne.n	800f9f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f9d0:	f000 fbaa 	bl	8010128 <prvInitialiseTaskLists>
 800f9d4:	e00d      	b.n	800f9f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f9d6:	4b23      	ldr	r3, [pc, #140]	; (800fa64 <prvAddNewTaskToReadyList+0xc0>)
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d109      	bne.n	800f9f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f9de:	4b20      	ldr	r3, [pc, #128]	; (800fa60 <prvAddNewTaskToReadyList+0xbc>)
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9e8:	429a      	cmp	r2, r3
 800f9ea:	d802      	bhi.n	800f9f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f9ec:	4b1c      	ldr	r3, [pc, #112]	; (800fa60 <prvAddNewTaskToReadyList+0xbc>)
 800f9ee:	687a      	ldr	r2, [r7, #4]
 800f9f0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f9f2:	4b1d      	ldr	r3, [pc, #116]	; (800fa68 <prvAddNewTaskToReadyList+0xc4>)
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	1c5a      	adds	r2, r3, #1
 800f9f8:	4b1b      	ldr	r3, [pc, #108]	; (800fa68 <prvAddNewTaskToReadyList+0xc4>)
 800f9fa:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f9fc:	4b1a      	ldr	r3, [pc, #104]	; (800fa68 <prvAddNewTaskToReadyList+0xc4>)
 800f9fe:	681a      	ldr	r2, [r3, #0]
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa08:	4b18      	ldr	r3, [pc, #96]	; (800fa6c <prvAddNewTaskToReadyList+0xc8>)
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	d903      	bls.n	800fa18 <prvAddNewTaskToReadyList+0x74>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa14:	4b15      	ldr	r3, [pc, #84]	; (800fa6c <prvAddNewTaskToReadyList+0xc8>)
 800fa16:	601a      	str	r2, [r3, #0]
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa1c:	0013      	movs	r3, r2
 800fa1e:	009b      	lsls	r3, r3, #2
 800fa20:	189b      	adds	r3, r3, r2
 800fa22:	009b      	lsls	r3, r3, #2
 800fa24:	4a12      	ldr	r2, [pc, #72]	; (800fa70 <prvAddNewTaskToReadyList+0xcc>)
 800fa26:	189a      	adds	r2, r3, r2
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	3304      	adds	r3, #4
 800fa2c:	0019      	movs	r1, r3
 800fa2e:	0010      	movs	r0, r2
 800fa30:	f7ff f9f1 	bl	800ee16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fa34:	f001 f976 	bl	8010d24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fa38:	4b0a      	ldr	r3, [pc, #40]	; (800fa64 <prvAddNewTaskToReadyList+0xc0>)
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d008      	beq.n	800fa52 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fa40:	4b07      	ldr	r3, [pc, #28]	; (800fa60 <prvAddNewTaskToReadyList+0xbc>)
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa4a:	429a      	cmp	r2, r3
 800fa4c:	d201      	bcs.n	800fa52 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fa4e:	f001 f947 	bl	8010ce0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fa52:	46c0      	nop			; (mov r8, r8)
 800fa54:	46bd      	mov	sp, r7
 800fa56:	b002      	add	sp, #8
 800fa58:	bd80      	pop	{r7, pc}
 800fa5a:	46c0      	nop			; (mov r8, r8)
 800fa5c:	200013a8 	.word	0x200013a8
 800fa60:	20000ed4 	.word	0x20000ed4
 800fa64:	200013b4 	.word	0x200013b4
 800fa68:	200013c4 	.word	0x200013c4
 800fa6c:	200013b0 	.word	0x200013b0
 800fa70:	20000ed8 	.word	0x20000ed8

0800fa74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b084      	sub	sp, #16
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d010      	beq.n	800faa8 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fa86:	4b0d      	ldr	r3, [pc, #52]	; (800fabc <vTaskDelay+0x48>)
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d001      	beq.n	800fa92 <vTaskDelay+0x1e>
 800fa8e:	b672      	cpsid	i
 800fa90:	e7fe      	b.n	800fa90 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800fa92:	f000 f869 	bl	800fb68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2100      	movs	r1, #0
 800fa9a:	0018      	movs	r0, r3
 800fa9c:	f000 fd2e 	bl	80104fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800faa0:	f000 f86e 	bl	800fb80 <xTaskResumeAll>
 800faa4:	0003      	movs	r3, r0
 800faa6:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d101      	bne.n	800fab2 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800faae:	f001 f917 	bl	8010ce0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fab2:	46c0      	nop			; (mov r8, r8)
 800fab4:	46bd      	mov	sp, r7
 800fab6:	b004      	add	sp, #16
 800fab8:	bd80      	pop	{r7, pc}
 800faba:	46c0      	nop			; (mov r8, r8)
 800fabc:	200013d0 	.word	0x200013d0

0800fac0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fac0:	b590      	push	{r4, r7, lr}
 800fac2:	b089      	sub	sp, #36	; 0x24
 800fac4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fac6:	2300      	movs	r3, #0
 800fac8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800faca:	2300      	movs	r3, #0
 800facc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800face:	003a      	movs	r2, r7
 800fad0:	1d39      	adds	r1, r7, #4
 800fad2:	2308      	movs	r3, #8
 800fad4:	18fb      	adds	r3, r7, r3
 800fad6:	0018      	movs	r0, r3
 800fad8:	f7ff f944 	bl	800ed64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fadc:	683c      	ldr	r4, [r7, #0]
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	68ba      	ldr	r2, [r7, #8]
 800fae2:	491b      	ldr	r1, [pc, #108]	; (800fb50 <vTaskStartScheduler+0x90>)
 800fae4:	481b      	ldr	r0, [pc, #108]	; (800fb54 <vTaskStartScheduler+0x94>)
 800fae6:	9202      	str	r2, [sp, #8]
 800fae8:	9301      	str	r3, [sp, #4]
 800faea:	2300      	movs	r3, #0
 800faec:	9300      	str	r3, [sp, #0]
 800faee:	2300      	movs	r3, #0
 800faf0:	0022      	movs	r2, r4
 800faf2:	f7ff fe3c 	bl	800f76e <xTaskCreateStatic>
 800faf6:	0002      	movs	r2, r0
 800faf8:	4b17      	ldr	r3, [pc, #92]	; (800fb58 <vTaskStartScheduler+0x98>)
 800fafa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fafc:	4b16      	ldr	r3, [pc, #88]	; (800fb58 <vTaskStartScheduler+0x98>)
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d002      	beq.n	800fb0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fb04:	2301      	movs	r3, #1
 800fb06:	60fb      	str	r3, [r7, #12]
 800fb08:	e001      	b.n	800fb0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	d103      	bne.n	800fb1c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800fb14:	f000 fd46 	bl	80105a4 <xTimerCreateTimerTask>
 800fb18:	0003      	movs	r3, r0
 800fb1a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	2b01      	cmp	r3, #1
 800fb20:	d10d      	bne.n	800fb3e <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800fb22:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fb24:	4b0d      	ldr	r3, [pc, #52]	; (800fb5c <vTaskStartScheduler+0x9c>)
 800fb26:	2201      	movs	r2, #1
 800fb28:	4252      	negs	r2, r2
 800fb2a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fb2c:	4b0c      	ldr	r3, [pc, #48]	; (800fb60 <vTaskStartScheduler+0xa0>)
 800fb2e:	2201      	movs	r2, #1
 800fb30:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fb32:	4b0c      	ldr	r3, [pc, #48]	; (800fb64 <vTaskStartScheduler+0xa4>)
 800fb34:	2200      	movs	r2, #0
 800fb36:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fb38:	f001 f8ae 	bl	8010c98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fb3c:	e004      	b.n	800fb48 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	3301      	adds	r3, #1
 800fb42:	d101      	bne.n	800fb48 <vTaskStartScheduler+0x88>
 800fb44:	b672      	cpsid	i
 800fb46:	e7fe      	b.n	800fb46 <vTaskStartScheduler+0x86>
}
 800fb48:	46c0      	nop			; (mov r8, r8)
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	b005      	add	sp, #20
 800fb4e:	bd90      	pop	{r4, r7, pc}
 800fb50:	08012580 	.word	0x08012580
 800fb54:	08010105 	.word	0x08010105
 800fb58:	200013cc 	.word	0x200013cc
 800fb5c:	200013c8 	.word	0x200013c8
 800fb60:	200013b4 	.word	0x200013b4
 800fb64:	200013ac 	.word	0x200013ac

0800fb68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fb6c:	4b03      	ldr	r3, [pc, #12]	; (800fb7c <vTaskSuspendAll+0x14>)
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	1c5a      	adds	r2, r3, #1
 800fb72:	4b02      	ldr	r3, [pc, #8]	; (800fb7c <vTaskSuspendAll+0x14>)
 800fb74:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fb76:	46c0      	nop			; (mov r8, r8)
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	bd80      	pop	{r7, pc}
 800fb7c:	200013d0 	.word	0x200013d0

0800fb80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b084      	sub	sp, #16
 800fb84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fb86:	2300      	movs	r3, #0
 800fb88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fb8e:	4b3a      	ldr	r3, [pc, #232]	; (800fc78 <xTaskResumeAll+0xf8>)
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d101      	bne.n	800fb9a <xTaskResumeAll+0x1a>
 800fb96:	b672      	cpsid	i
 800fb98:	e7fe      	b.n	800fb98 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fb9a:	f001 f8b1 	bl	8010d00 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fb9e:	4b36      	ldr	r3, [pc, #216]	; (800fc78 <xTaskResumeAll+0xf8>)
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	1e5a      	subs	r2, r3, #1
 800fba4:	4b34      	ldr	r3, [pc, #208]	; (800fc78 <xTaskResumeAll+0xf8>)
 800fba6:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fba8:	4b33      	ldr	r3, [pc, #204]	; (800fc78 <xTaskResumeAll+0xf8>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d15b      	bne.n	800fc68 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fbb0:	4b32      	ldr	r3, [pc, #200]	; (800fc7c <xTaskResumeAll+0xfc>)
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d057      	beq.n	800fc68 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fbb8:	e02f      	b.n	800fc1a <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fbba:	4b31      	ldr	r3, [pc, #196]	; (800fc80 <xTaskResumeAll+0x100>)
 800fbbc:	68db      	ldr	r3, [r3, #12]
 800fbbe:	68db      	ldr	r3, [r3, #12]
 800fbc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	3318      	adds	r3, #24
 800fbc6:	0018      	movs	r0, r3
 800fbc8:	f7ff f97d 	bl	800eec6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	3304      	adds	r3, #4
 800fbd0:	0018      	movs	r0, r3
 800fbd2:	f7ff f978 	bl	800eec6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fbda:	4b2a      	ldr	r3, [pc, #168]	; (800fc84 <xTaskResumeAll+0x104>)
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	429a      	cmp	r2, r3
 800fbe0:	d903      	bls.n	800fbea <xTaskResumeAll+0x6a>
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fbe6:	4b27      	ldr	r3, [pc, #156]	; (800fc84 <xTaskResumeAll+0x104>)
 800fbe8:	601a      	str	r2, [r3, #0]
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fbee:	0013      	movs	r3, r2
 800fbf0:	009b      	lsls	r3, r3, #2
 800fbf2:	189b      	adds	r3, r3, r2
 800fbf4:	009b      	lsls	r3, r3, #2
 800fbf6:	4a24      	ldr	r2, [pc, #144]	; (800fc88 <xTaskResumeAll+0x108>)
 800fbf8:	189a      	adds	r2, r3, r2
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	3304      	adds	r3, #4
 800fbfe:	0019      	movs	r1, r3
 800fc00:	0010      	movs	r0, r2
 800fc02:	f7ff f908 	bl	800ee16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fc0a:	4b20      	ldr	r3, [pc, #128]	; (800fc8c <xTaskResumeAll+0x10c>)
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc10:	429a      	cmp	r2, r3
 800fc12:	d302      	bcc.n	800fc1a <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800fc14:	4b1e      	ldr	r3, [pc, #120]	; (800fc90 <xTaskResumeAll+0x110>)
 800fc16:	2201      	movs	r2, #1
 800fc18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fc1a:	4b19      	ldr	r3, [pc, #100]	; (800fc80 <xTaskResumeAll+0x100>)
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d1cb      	bne.n	800fbba <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d001      	beq.n	800fc2c <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fc28:	f000 fb18 	bl	801025c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fc2c:	4b19      	ldr	r3, [pc, #100]	; (800fc94 <xTaskResumeAll+0x114>)
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d00f      	beq.n	800fc58 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fc38:	f000 f83c 	bl	800fcb4 <xTaskIncrementTick>
 800fc3c:	1e03      	subs	r3, r0, #0
 800fc3e:	d002      	beq.n	800fc46 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800fc40:	4b13      	ldr	r3, [pc, #76]	; (800fc90 <xTaskResumeAll+0x110>)
 800fc42:	2201      	movs	r2, #1
 800fc44:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	3b01      	subs	r3, #1
 800fc4a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d1f2      	bne.n	800fc38 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800fc52:	4b10      	ldr	r3, [pc, #64]	; (800fc94 <xTaskResumeAll+0x114>)
 800fc54:	2200      	movs	r2, #0
 800fc56:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fc58:	4b0d      	ldr	r3, [pc, #52]	; (800fc90 <xTaskResumeAll+0x110>)
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d003      	beq.n	800fc68 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fc60:	2301      	movs	r3, #1
 800fc62:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fc64:	f001 f83c 	bl	8010ce0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fc68:	f001 f85c 	bl	8010d24 <vPortExitCritical>

	return xAlreadyYielded;
 800fc6c:	68bb      	ldr	r3, [r7, #8]
}
 800fc6e:	0018      	movs	r0, r3
 800fc70:	46bd      	mov	sp, r7
 800fc72:	b004      	add	sp, #16
 800fc74:	bd80      	pop	{r7, pc}
 800fc76:	46c0      	nop			; (mov r8, r8)
 800fc78:	200013d0 	.word	0x200013d0
 800fc7c:	200013a8 	.word	0x200013a8
 800fc80:	20001368 	.word	0x20001368
 800fc84:	200013b0 	.word	0x200013b0
 800fc88:	20000ed8 	.word	0x20000ed8
 800fc8c:	20000ed4 	.word	0x20000ed4
 800fc90:	200013bc 	.word	0x200013bc
 800fc94:	200013b8 	.word	0x200013b8

0800fc98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b082      	sub	sp, #8
 800fc9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fc9e:	4b04      	ldr	r3, [pc, #16]	; (800fcb0 <xTaskGetTickCount+0x18>)
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fca4:	687b      	ldr	r3, [r7, #4]
}
 800fca6:	0018      	movs	r0, r3
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	b002      	add	sp, #8
 800fcac:	bd80      	pop	{r7, pc}
 800fcae:	46c0      	nop			; (mov r8, r8)
 800fcb0:	200013ac 	.word	0x200013ac

0800fcb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fcb4:	b580      	push	{r7, lr}
 800fcb6:	b086      	sub	sp, #24
 800fcb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fcba:	2300      	movs	r3, #0
 800fcbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fcbe:	4b4e      	ldr	r3, [pc, #312]	; (800fdf8 <xTaskIncrementTick+0x144>)
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d000      	beq.n	800fcc8 <xTaskIncrementTick+0x14>
 800fcc6:	e08a      	b.n	800fdde <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fcc8:	4b4c      	ldr	r3, [pc, #304]	; (800fdfc <xTaskIncrementTick+0x148>)
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	3301      	adds	r3, #1
 800fcce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fcd0:	4b4a      	ldr	r3, [pc, #296]	; (800fdfc <xTaskIncrementTick+0x148>)
 800fcd2:	693a      	ldr	r2, [r7, #16]
 800fcd4:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fcd6:	693b      	ldr	r3, [r7, #16]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d117      	bne.n	800fd0c <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800fcdc:	4b48      	ldr	r3, [pc, #288]	; (800fe00 <xTaskIncrementTick+0x14c>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d001      	beq.n	800fcea <xTaskIncrementTick+0x36>
 800fce6:	b672      	cpsid	i
 800fce8:	e7fe      	b.n	800fce8 <xTaskIncrementTick+0x34>
 800fcea:	4b45      	ldr	r3, [pc, #276]	; (800fe00 <xTaskIncrementTick+0x14c>)
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	60fb      	str	r3, [r7, #12]
 800fcf0:	4b44      	ldr	r3, [pc, #272]	; (800fe04 <xTaskIncrementTick+0x150>)
 800fcf2:	681a      	ldr	r2, [r3, #0]
 800fcf4:	4b42      	ldr	r3, [pc, #264]	; (800fe00 <xTaskIncrementTick+0x14c>)
 800fcf6:	601a      	str	r2, [r3, #0]
 800fcf8:	4b42      	ldr	r3, [pc, #264]	; (800fe04 <xTaskIncrementTick+0x150>)
 800fcfa:	68fa      	ldr	r2, [r7, #12]
 800fcfc:	601a      	str	r2, [r3, #0]
 800fcfe:	4b42      	ldr	r3, [pc, #264]	; (800fe08 <xTaskIncrementTick+0x154>)
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	1c5a      	adds	r2, r3, #1
 800fd04:	4b40      	ldr	r3, [pc, #256]	; (800fe08 <xTaskIncrementTick+0x154>)
 800fd06:	601a      	str	r2, [r3, #0]
 800fd08:	f000 faa8 	bl	801025c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fd0c:	4b3f      	ldr	r3, [pc, #252]	; (800fe0c <xTaskIncrementTick+0x158>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	693a      	ldr	r2, [r7, #16]
 800fd12:	429a      	cmp	r2, r3
 800fd14:	d349      	bcc.n	800fdaa <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fd16:	4b3a      	ldr	r3, [pc, #232]	; (800fe00 <xTaskIncrementTick+0x14c>)
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d104      	bne.n	800fd2a <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd20:	4b3a      	ldr	r3, [pc, #232]	; (800fe0c <xTaskIncrementTick+0x158>)
 800fd22:	2201      	movs	r2, #1
 800fd24:	4252      	negs	r2, r2
 800fd26:	601a      	str	r2, [r3, #0]
					break;
 800fd28:	e03f      	b.n	800fdaa <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd2a:	4b35      	ldr	r3, [pc, #212]	; (800fe00 <xTaskIncrementTick+0x14c>)
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	68db      	ldr	r3, [r3, #12]
 800fd30:	68db      	ldr	r3, [r3, #12]
 800fd32:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fd34:	68bb      	ldr	r3, [r7, #8]
 800fd36:	685b      	ldr	r3, [r3, #4]
 800fd38:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fd3a:	693a      	ldr	r2, [r7, #16]
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	429a      	cmp	r2, r3
 800fd40:	d203      	bcs.n	800fd4a <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fd42:	4b32      	ldr	r3, [pc, #200]	; (800fe0c <xTaskIncrementTick+0x158>)
 800fd44:	687a      	ldr	r2, [r7, #4]
 800fd46:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fd48:	e02f      	b.n	800fdaa <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fd4a:	68bb      	ldr	r3, [r7, #8]
 800fd4c:	3304      	adds	r3, #4
 800fd4e:	0018      	movs	r0, r3
 800fd50:	f7ff f8b9 	bl	800eec6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fd54:	68bb      	ldr	r3, [r7, #8]
 800fd56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d004      	beq.n	800fd66 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fd5c:	68bb      	ldr	r3, [r7, #8]
 800fd5e:	3318      	adds	r3, #24
 800fd60:	0018      	movs	r0, r3
 800fd62:	f7ff f8b0 	bl	800eec6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fd66:	68bb      	ldr	r3, [r7, #8]
 800fd68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd6a:	4b29      	ldr	r3, [pc, #164]	; (800fe10 <xTaskIncrementTick+0x15c>)
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	429a      	cmp	r2, r3
 800fd70:	d903      	bls.n	800fd7a <xTaskIncrementTick+0xc6>
 800fd72:	68bb      	ldr	r3, [r7, #8]
 800fd74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd76:	4b26      	ldr	r3, [pc, #152]	; (800fe10 <xTaskIncrementTick+0x15c>)
 800fd78:	601a      	str	r2, [r3, #0]
 800fd7a:	68bb      	ldr	r3, [r7, #8]
 800fd7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd7e:	0013      	movs	r3, r2
 800fd80:	009b      	lsls	r3, r3, #2
 800fd82:	189b      	adds	r3, r3, r2
 800fd84:	009b      	lsls	r3, r3, #2
 800fd86:	4a23      	ldr	r2, [pc, #140]	; (800fe14 <xTaskIncrementTick+0x160>)
 800fd88:	189a      	adds	r2, r3, r2
 800fd8a:	68bb      	ldr	r3, [r7, #8]
 800fd8c:	3304      	adds	r3, #4
 800fd8e:	0019      	movs	r1, r3
 800fd90:	0010      	movs	r0, r2
 800fd92:	f7ff f840 	bl	800ee16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fd96:	68bb      	ldr	r3, [r7, #8]
 800fd98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd9a:	4b1f      	ldr	r3, [pc, #124]	; (800fe18 <xTaskIncrementTick+0x164>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fda0:	429a      	cmp	r2, r3
 800fda2:	d3b8      	bcc.n	800fd16 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800fda4:	2301      	movs	r3, #1
 800fda6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fda8:	e7b5      	b.n	800fd16 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fdaa:	4b1b      	ldr	r3, [pc, #108]	; (800fe18 <xTaskIncrementTick+0x164>)
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fdb0:	4918      	ldr	r1, [pc, #96]	; (800fe14 <xTaskIncrementTick+0x160>)
 800fdb2:	0013      	movs	r3, r2
 800fdb4:	009b      	lsls	r3, r3, #2
 800fdb6:	189b      	adds	r3, r3, r2
 800fdb8:	009b      	lsls	r3, r3, #2
 800fdba:	585b      	ldr	r3, [r3, r1]
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	d901      	bls.n	800fdc4 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800fdc4:	4b15      	ldr	r3, [pc, #84]	; (800fe1c <xTaskIncrementTick+0x168>)
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d101      	bne.n	800fdd0 <xTaskIncrementTick+0x11c>
			{
				vApplicationTickHook();
 800fdcc:	f7f8 fdd1 	bl	8008972 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fdd0:	4b13      	ldr	r3, [pc, #76]	; (800fe20 <xTaskIncrementTick+0x16c>)
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d009      	beq.n	800fdec <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800fdd8:	2301      	movs	r3, #1
 800fdda:	617b      	str	r3, [r7, #20]
 800fddc:	e006      	b.n	800fdec <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fdde:	4b0f      	ldr	r3, [pc, #60]	; (800fe1c <xTaskIncrementTick+0x168>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	1c5a      	adds	r2, r3, #1
 800fde4:	4b0d      	ldr	r3, [pc, #52]	; (800fe1c <xTaskIncrementTick+0x168>)
 800fde6:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800fde8:	f7f8 fdc3 	bl	8008972 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800fdec:	697b      	ldr	r3, [r7, #20]
}
 800fdee:	0018      	movs	r0, r3
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	b006      	add	sp, #24
 800fdf4:	bd80      	pop	{r7, pc}
 800fdf6:	46c0      	nop			; (mov r8, r8)
 800fdf8:	200013d0 	.word	0x200013d0
 800fdfc:	200013ac 	.word	0x200013ac
 800fe00:	20001360 	.word	0x20001360
 800fe04:	20001364 	.word	0x20001364
 800fe08:	200013c0 	.word	0x200013c0
 800fe0c:	200013c8 	.word	0x200013c8
 800fe10:	200013b0 	.word	0x200013b0
 800fe14:	20000ed8 	.word	0x20000ed8
 800fe18:	20000ed4 	.word	0x20000ed4
 800fe1c:	200013b8 	.word	0x200013b8
 800fe20:	200013bc 	.word	0x200013bc

0800fe24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fe24:	b580      	push	{r7, lr}
 800fe26:	b082      	sub	sp, #8
 800fe28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fe2a:	4b2a      	ldr	r3, [pc, #168]	; (800fed4 <vTaskSwitchContext+0xb0>)
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d003      	beq.n	800fe3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fe32:	4b29      	ldr	r3, [pc, #164]	; (800fed8 <vTaskSwitchContext+0xb4>)
 800fe34:	2201      	movs	r2, #1
 800fe36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fe38:	e048      	b.n	800fecc <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800fe3a:	4b27      	ldr	r3, [pc, #156]	; (800fed8 <vTaskSwitchContext+0xb4>)
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800fe40:	4b26      	ldr	r3, [pc, #152]	; (800fedc <vTaskSwitchContext+0xb8>)
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	681a      	ldr	r2, [r3, #0]
 800fe46:	4b25      	ldr	r3, [pc, #148]	; (800fedc <vTaskSwitchContext+0xb8>)
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	d808      	bhi.n	800fe62 <vTaskSwitchContext+0x3e>
 800fe50:	4b22      	ldr	r3, [pc, #136]	; (800fedc <vTaskSwitchContext+0xb8>)
 800fe52:	681a      	ldr	r2, [r3, #0]
 800fe54:	4b21      	ldr	r3, [pc, #132]	; (800fedc <vTaskSwitchContext+0xb8>)
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	3334      	adds	r3, #52	; 0x34
 800fe5a:	0019      	movs	r1, r3
 800fe5c:	0010      	movs	r0, r2
 800fe5e:	f7f8 fd8d 	bl	800897c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe62:	4b1f      	ldr	r3, [pc, #124]	; (800fee0 <vTaskSwitchContext+0xbc>)
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	607b      	str	r3, [r7, #4]
 800fe68:	e007      	b.n	800fe7a <vTaskSwitchContext+0x56>
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d101      	bne.n	800fe74 <vTaskSwitchContext+0x50>
 800fe70:	b672      	cpsid	i
 800fe72:	e7fe      	b.n	800fe72 <vTaskSwitchContext+0x4e>
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	3b01      	subs	r3, #1
 800fe78:	607b      	str	r3, [r7, #4]
 800fe7a:	491a      	ldr	r1, [pc, #104]	; (800fee4 <vTaskSwitchContext+0xc0>)
 800fe7c:	687a      	ldr	r2, [r7, #4]
 800fe7e:	0013      	movs	r3, r2
 800fe80:	009b      	lsls	r3, r3, #2
 800fe82:	189b      	adds	r3, r3, r2
 800fe84:	009b      	lsls	r3, r3, #2
 800fe86:	585b      	ldr	r3, [r3, r1]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d0ee      	beq.n	800fe6a <vTaskSwitchContext+0x46>
 800fe8c:	687a      	ldr	r2, [r7, #4]
 800fe8e:	0013      	movs	r3, r2
 800fe90:	009b      	lsls	r3, r3, #2
 800fe92:	189b      	adds	r3, r3, r2
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	4a13      	ldr	r2, [pc, #76]	; (800fee4 <vTaskSwitchContext+0xc0>)
 800fe98:	189b      	adds	r3, r3, r2
 800fe9a:	603b      	str	r3, [r7, #0]
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	685a      	ldr	r2, [r3, #4]
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	605a      	str	r2, [r3, #4]
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	685a      	ldr	r2, [r3, #4]
 800feaa:	683b      	ldr	r3, [r7, #0]
 800feac:	3308      	adds	r3, #8
 800feae:	429a      	cmp	r2, r3
 800feb0:	d104      	bne.n	800febc <vTaskSwitchContext+0x98>
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	685b      	ldr	r3, [r3, #4]
 800feb6:	685a      	ldr	r2, [r3, #4]
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	605a      	str	r2, [r3, #4]
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	685b      	ldr	r3, [r3, #4]
 800fec0:	68da      	ldr	r2, [r3, #12]
 800fec2:	4b06      	ldr	r3, [pc, #24]	; (800fedc <vTaskSwitchContext+0xb8>)
 800fec4:	601a      	str	r2, [r3, #0]
 800fec6:	4b06      	ldr	r3, [pc, #24]	; (800fee0 <vTaskSwitchContext+0xbc>)
 800fec8:	687a      	ldr	r2, [r7, #4]
 800feca:	601a      	str	r2, [r3, #0]
}
 800fecc:	46c0      	nop			; (mov r8, r8)
 800fece:	46bd      	mov	sp, r7
 800fed0:	b002      	add	sp, #8
 800fed2:	bd80      	pop	{r7, pc}
 800fed4:	200013d0 	.word	0x200013d0
 800fed8:	200013bc 	.word	0x200013bc
 800fedc:	20000ed4 	.word	0x20000ed4
 800fee0:	200013b0 	.word	0x200013b0
 800fee4:	20000ed8 	.word	0x20000ed8

0800fee8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b082      	sub	sp, #8
 800feec:	af00      	add	r7, sp, #0
 800feee:	6078      	str	r0, [r7, #4]
 800fef0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d101      	bne.n	800fefc <vTaskPlaceOnEventList+0x14>
 800fef8:	b672      	cpsid	i
 800fefa:	e7fe      	b.n	800fefa <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fefc:	4b08      	ldr	r3, [pc, #32]	; (800ff20 <vTaskPlaceOnEventList+0x38>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	3318      	adds	r3, #24
 800ff02:	001a      	movs	r2, r3
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	0011      	movs	r1, r2
 800ff08:	0018      	movs	r0, r3
 800ff0a:	f7fe ffa6 	bl	800ee5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	2101      	movs	r1, #1
 800ff12:	0018      	movs	r0, r3
 800ff14:	f000 faf2 	bl	80104fc <prvAddCurrentTaskToDelayedList>
}
 800ff18:	46c0      	nop			; (mov r8, r8)
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	b002      	add	sp, #8
 800ff1e:	bd80      	pop	{r7, pc}
 800ff20:	20000ed4 	.word	0x20000ed4

0800ff24 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b084      	sub	sp, #16
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	60f8      	str	r0, [r7, #12]
 800ff2c:	60b9      	str	r1, [r7, #8]
 800ff2e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d101      	bne.n	800ff3a <vTaskPlaceOnEventListRestricted+0x16>
 800ff36:	b672      	cpsid	i
 800ff38:	e7fe      	b.n	800ff38 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ff3a:	4b0c      	ldr	r3, [pc, #48]	; (800ff6c <vTaskPlaceOnEventListRestricted+0x48>)
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	3318      	adds	r3, #24
 800ff40:	001a      	movs	r2, r3
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	0011      	movs	r1, r2
 800ff46:	0018      	movs	r0, r3
 800ff48:	f7fe ff65 	bl	800ee16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d002      	beq.n	800ff58 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800ff52:	2301      	movs	r3, #1
 800ff54:	425b      	negs	r3, r3
 800ff56:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ff58:	687a      	ldr	r2, [r7, #4]
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	0011      	movs	r1, r2
 800ff5e:	0018      	movs	r0, r3
 800ff60:	f000 facc 	bl	80104fc <prvAddCurrentTaskToDelayedList>
	}
 800ff64:	46c0      	nop			; (mov r8, r8)
 800ff66:	46bd      	mov	sp, r7
 800ff68:	b004      	add	sp, #16
 800ff6a:	bd80      	pop	{r7, pc}
 800ff6c:	20000ed4 	.word	0x20000ed4

0800ff70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b084      	sub	sp, #16
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	68db      	ldr	r3, [r3, #12]
 800ff7c:	68db      	ldr	r3, [r3, #12]
 800ff7e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800ff80:	68bb      	ldr	r3, [r7, #8]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d101      	bne.n	800ff8a <xTaskRemoveFromEventList+0x1a>
 800ff86:	b672      	cpsid	i
 800ff88:	e7fe      	b.n	800ff88 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ff8a:	68bb      	ldr	r3, [r7, #8]
 800ff8c:	3318      	adds	r3, #24
 800ff8e:	0018      	movs	r0, r3
 800ff90:	f7fe ff99 	bl	800eec6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ff94:	4b1e      	ldr	r3, [pc, #120]	; (8010010 <xTaskRemoveFromEventList+0xa0>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d11d      	bne.n	800ffd8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ff9c:	68bb      	ldr	r3, [r7, #8]
 800ff9e:	3304      	adds	r3, #4
 800ffa0:	0018      	movs	r0, r3
 800ffa2:	f7fe ff90 	bl	800eec6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ffa6:	68bb      	ldr	r3, [r7, #8]
 800ffa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffaa:	4b1a      	ldr	r3, [pc, #104]	; (8010014 <xTaskRemoveFromEventList+0xa4>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	429a      	cmp	r2, r3
 800ffb0:	d903      	bls.n	800ffba <xTaskRemoveFromEventList+0x4a>
 800ffb2:	68bb      	ldr	r3, [r7, #8]
 800ffb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffb6:	4b17      	ldr	r3, [pc, #92]	; (8010014 <xTaskRemoveFromEventList+0xa4>)
 800ffb8:	601a      	str	r2, [r3, #0]
 800ffba:	68bb      	ldr	r3, [r7, #8]
 800ffbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffbe:	0013      	movs	r3, r2
 800ffc0:	009b      	lsls	r3, r3, #2
 800ffc2:	189b      	adds	r3, r3, r2
 800ffc4:	009b      	lsls	r3, r3, #2
 800ffc6:	4a14      	ldr	r2, [pc, #80]	; (8010018 <xTaskRemoveFromEventList+0xa8>)
 800ffc8:	189a      	adds	r2, r3, r2
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	3304      	adds	r3, #4
 800ffce:	0019      	movs	r1, r3
 800ffd0:	0010      	movs	r0, r2
 800ffd2:	f7fe ff20 	bl	800ee16 <vListInsertEnd>
 800ffd6:	e007      	b.n	800ffe8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ffd8:	68bb      	ldr	r3, [r7, #8]
 800ffda:	3318      	adds	r3, #24
 800ffdc:	001a      	movs	r2, r3
 800ffde:	4b0f      	ldr	r3, [pc, #60]	; (801001c <xTaskRemoveFromEventList+0xac>)
 800ffe0:	0011      	movs	r1, r2
 800ffe2:	0018      	movs	r0, r3
 800ffe4:	f7fe ff17 	bl	800ee16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffec:	4b0c      	ldr	r3, [pc, #48]	; (8010020 <xTaskRemoveFromEventList+0xb0>)
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fff2:	429a      	cmp	r2, r3
 800fff4:	d905      	bls.n	8010002 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800fff6:	2301      	movs	r3, #1
 800fff8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800fffa:	4b0a      	ldr	r3, [pc, #40]	; (8010024 <xTaskRemoveFromEventList+0xb4>)
 800fffc:	2201      	movs	r2, #1
 800fffe:	601a      	str	r2, [r3, #0]
 8010000:	e001      	b.n	8010006 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8010002:	2300      	movs	r3, #0
 8010004:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8010006:	68fb      	ldr	r3, [r7, #12]
}
 8010008:	0018      	movs	r0, r3
 801000a:	46bd      	mov	sp, r7
 801000c:	b004      	add	sp, #16
 801000e:	bd80      	pop	{r7, pc}
 8010010:	200013d0 	.word	0x200013d0
 8010014:	200013b0 	.word	0x200013b0
 8010018:	20000ed8 	.word	0x20000ed8
 801001c:	20001368 	.word	0x20001368
 8010020:	20000ed4 	.word	0x20000ed4
 8010024:	200013bc 	.word	0x200013bc

08010028 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010028:	b580      	push	{r7, lr}
 801002a:	b082      	sub	sp, #8
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010030:	4b05      	ldr	r3, [pc, #20]	; (8010048 <vTaskInternalSetTimeOutState+0x20>)
 8010032:	681a      	ldr	r2, [r3, #0]
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010038:	4b04      	ldr	r3, [pc, #16]	; (801004c <vTaskInternalSetTimeOutState+0x24>)
 801003a:	681a      	ldr	r2, [r3, #0]
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	605a      	str	r2, [r3, #4]
}
 8010040:	46c0      	nop			; (mov r8, r8)
 8010042:	46bd      	mov	sp, r7
 8010044:	b002      	add	sp, #8
 8010046:	bd80      	pop	{r7, pc}
 8010048:	200013c0 	.word	0x200013c0
 801004c:	200013ac 	.word	0x200013ac

08010050 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b086      	sub	sp, #24
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
 8010058:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d101      	bne.n	8010064 <xTaskCheckForTimeOut+0x14>
 8010060:	b672      	cpsid	i
 8010062:	e7fe      	b.n	8010062 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d101      	bne.n	801006e <xTaskCheckForTimeOut+0x1e>
 801006a:	b672      	cpsid	i
 801006c:	e7fe      	b.n	801006c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 801006e:	f000 fe47 	bl	8010d00 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010072:	4b1d      	ldr	r3, [pc, #116]	; (80100e8 <xTaskCheckForTimeOut+0x98>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	685b      	ldr	r3, [r3, #4]
 801007c:	693a      	ldr	r2, [r7, #16]
 801007e:	1ad3      	subs	r3, r2, r3
 8010080:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	3301      	adds	r3, #1
 8010088:	d102      	bne.n	8010090 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801008a:	2300      	movs	r3, #0
 801008c:	617b      	str	r3, [r7, #20]
 801008e:	e024      	b.n	80100da <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	681a      	ldr	r2, [r3, #0]
 8010094:	4b15      	ldr	r3, [pc, #84]	; (80100ec <xTaskCheckForTimeOut+0x9c>)
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	429a      	cmp	r2, r3
 801009a:	d007      	beq.n	80100ac <xTaskCheckForTimeOut+0x5c>
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	685b      	ldr	r3, [r3, #4]
 80100a0:	693a      	ldr	r2, [r7, #16]
 80100a2:	429a      	cmp	r2, r3
 80100a4:	d302      	bcc.n	80100ac <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80100a6:	2301      	movs	r3, #1
 80100a8:	617b      	str	r3, [r7, #20]
 80100aa:	e016      	b.n	80100da <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	68fa      	ldr	r2, [r7, #12]
 80100b2:	429a      	cmp	r2, r3
 80100b4:	d20c      	bcs.n	80100d0 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80100b6:	683b      	ldr	r3, [r7, #0]
 80100b8:	681a      	ldr	r2, [r3, #0]
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	1ad2      	subs	r2, r2, r3
 80100be:	683b      	ldr	r3, [r7, #0]
 80100c0:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	0018      	movs	r0, r3
 80100c6:	f7ff ffaf 	bl	8010028 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80100ca:	2300      	movs	r3, #0
 80100cc:	617b      	str	r3, [r7, #20]
 80100ce:	e004      	b.n	80100da <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	2200      	movs	r2, #0
 80100d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80100d6:	2301      	movs	r3, #1
 80100d8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80100da:	f000 fe23 	bl	8010d24 <vPortExitCritical>

	return xReturn;
 80100de:	697b      	ldr	r3, [r7, #20]
}
 80100e0:	0018      	movs	r0, r3
 80100e2:	46bd      	mov	sp, r7
 80100e4:	b006      	add	sp, #24
 80100e6:	bd80      	pop	{r7, pc}
 80100e8:	200013ac 	.word	0x200013ac
 80100ec:	200013c0 	.word	0x200013c0

080100f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80100f0:	b580      	push	{r7, lr}
 80100f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80100f4:	4b02      	ldr	r3, [pc, #8]	; (8010100 <vTaskMissedYield+0x10>)
 80100f6:	2201      	movs	r2, #1
 80100f8:	601a      	str	r2, [r3, #0]
}
 80100fa:	46c0      	nop			; (mov r8, r8)
 80100fc:	46bd      	mov	sp, r7
 80100fe:	bd80      	pop	{r7, pc}
 8010100:	200013bc 	.word	0x200013bc

08010104 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b082      	sub	sp, #8
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801010c:	f000 f850 	bl	80101b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010110:	4b04      	ldr	r3, [pc, #16]	; (8010124 <prvIdleTask+0x20>)
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	2b01      	cmp	r3, #1
 8010116:	d901      	bls.n	801011c <prvIdleTask+0x18>
			{
				taskYIELD();
 8010118:	f000 fde2 	bl	8010ce0 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 801011c:	f7f8 fc24 	bl	8008968 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8010120:	e7f4      	b.n	801010c <prvIdleTask+0x8>
 8010122:	46c0      	nop			; (mov r8, r8)
 8010124:	20000ed8 	.word	0x20000ed8

08010128 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b082      	sub	sp, #8
 801012c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801012e:	2300      	movs	r3, #0
 8010130:	607b      	str	r3, [r7, #4]
 8010132:	e00c      	b.n	801014e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010134:	687a      	ldr	r2, [r7, #4]
 8010136:	0013      	movs	r3, r2
 8010138:	009b      	lsls	r3, r3, #2
 801013a:	189b      	adds	r3, r3, r2
 801013c:	009b      	lsls	r3, r3, #2
 801013e:	4a14      	ldr	r2, [pc, #80]	; (8010190 <prvInitialiseTaskLists+0x68>)
 8010140:	189b      	adds	r3, r3, r2
 8010142:	0018      	movs	r0, r3
 8010144:	f7fe fe3e 	bl	800edc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	3301      	adds	r3, #1
 801014c:	607b      	str	r3, [r7, #4]
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	2b37      	cmp	r3, #55	; 0x37
 8010152:	d9ef      	bls.n	8010134 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010154:	4b0f      	ldr	r3, [pc, #60]	; (8010194 <prvInitialiseTaskLists+0x6c>)
 8010156:	0018      	movs	r0, r3
 8010158:	f7fe fe34 	bl	800edc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801015c:	4b0e      	ldr	r3, [pc, #56]	; (8010198 <prvInitialiseTaskLists+0x70>)
 801015e:	0018      	movs	r0, r3
 8010160:	f7fe fe30 	bl	800edc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010164:	4b0d      	ldr	r3, [pc, #52]	; (801019c <prvInitialiseTaskLists+0x74>)
 8010166:	0018      	movs	r0, r3
 8010168:	f7fe fe2c 	bl	800edc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801016c:	4b0c      	ldr	r3, [pc, #48]	; (80101a0 <prvInitialiseTaskLists+0x78>)
 801016e:	0018      	movs	r0, r3
 8010170:	f7fe fe28 	bl	800edc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010174:	4b0b      	ldr	r3, [pc, #44]	; (80101a4 <prvInitialiseTaskLists+0x7c>)
 8010176:	0018      	movs	r0, r3
 8010178:	f7fe fe24 	bl	800edc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801017c:	4b0a      	ldr	r3, [pc, #40]	; (80101a8 <prvInitialiseTaskLists+0x80>)
 801017e:	4a05      	ldr	r2, [pc, #20]	; (8010194 <prvInitialiseTaskLists+0x6c>)
 8010180:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010182:	4b0a      	ldr	r3, [pc, #40]	; (80101ac <prvInitialiseTaskLists+0x84>)
 8010184:	4a04      	ldr	r2, [pc, #16]	; (8010198 <prvInitialiseTaskLists+0x70>)
 8010186:	601a      	str	r2, [r3, #0]
}
 8010188:	46c0      	nop			; (mov r8, r8)
 801018a:	46bd      	mov	sp, r7
 801018c:	b002      	add	sp, #8
 801018e:	bd80      	pop	{r7, pc}
 8010190:	20000ed8 	.word	0x20000ed8
 8010194:	20001338 	.word	0x20001338
 8010198:	2000134c 	.word	0x2000134c
 801019c:	20001368 	.word	0x20001368
 80101a0:	2000137c 	.word	0x2000137c
 80101a4:	20001394 	.word	0x20001394
 80101a8:	20001360 	.word	0x20001360
 80101ac:	20001364 	.word	0x20001364

080101b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b082      	sub	sp, #8
 80101b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80101b6:	e01a      	b.n	80101ee <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80101b8:	f000 fda2 	bl	8010d00 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101bc:	4b10      	ldr	r3, [pc, #64]	; (8010200 <prvCheckTasksWaitingTermination+0x50>)
 80101be:	68db      	ldr	r3, [r3, #12]
 80101c0:	68db      	ldr	r3, [r3, #12]
 80101c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	3304      	adds	r3, #4
 80101c8:	0018      	movs	r0, r3
 80101ca:	f7fe fe7c 	bl	800eec6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80101ce:	4b0d      	ldr	r3, [pc, #52]	; (8010204 <prvCheckTasksWaitingTermination+0x54>)
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	1e5a      	subs	r2, r3, #1
 80101d4:	4b0b      	ldr	r3, [pc, #44]	; (8010204 <prvCheckTasksWaitingTermination+0x54>)
 80101d6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80101d8:	4b0b      	ldr	r3, [pc, #44]	; (8010208 <prvCheckTasksWaitingTermination+0x58>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	1e5a      	subs	r2, r3, #1
 80101de:	4b0a      	ldr	r3, [pc, #40]	; (8010208 <prvCheckTasksWaitingTermination+0x58>)
 80101e0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80101e2:	f000 fd9f 	bl	8010d24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	0018      	movs	r0, r3
 80101ea:	f000 f80f 	bl	801020c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80101ee:	4b06      	ldr	r3, [pc, #24]	; (8010208 <prvCheckTasksWaitingTermination+0x58>)
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d1e0      	bne.n	80101b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80101f6:	46c0      	nop			; (mov r8, r8)
 80101f8:	46c0      	nop			; (mov r8, r8)
 80101fa:	46bd      	mov	sp, r7
 80101fc:	b002      	add	sp, #8
 80101fe:	bd80      	pop	{r7, pc}
 8010200:	2000137c 	.word	0x2000137c
 8010204:	200013a8 	.word	0x200013a8
 8010208:	20001390 	.word	0x20001390

0801020c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801020c:	b580      	push	{r7, lr}
 801020e:	b082      	sub	sp, #8
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	2259      	movs	r2, #89	; 0x59
 8010218:	5c9b      	ldrb	r3, [r3, r2]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d109      	bne.n	8010232 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010222:	0018      	movs	r0, r3
 8010224:	f000 feb6 	bl	8010f94 <vPortFree>
				vPortFree( pxTCB );
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	0018      	movs	r0, r3
 801022c:	f000 feb2 	bl	8010f94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010230:	e010      	b.n	8010254 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	2259      	movs	r2, #89	; 0x59
 8010236:	5c9b      	ldrb	r3, [r3, r2]
 8010238:	2b01      	cmp	r3, #1
 801023a:	d104      	bne.n	8010246 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	0018      	movs	r0, r3
 8010240:	f000 fea8 	bl	8010f94 <vPortFree>
	}
 8010244:	e006      	b.n	8010254 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	2259      	movs	r2, #89	; 0x59
 801024a:	5c9b      	ldrb	r3, [r3, r2]
 801024c:	2b02      	cmp	r3, #2
 801024e:	d001      	beq.n	8010254 <prvDeleteTCB+0x48>
 8010250:	b672      	cpsid	i
 8010252:	e7fe      	b.n	8010252 <prvDeleteTCB+0x46>
	}
 8010254:	46c0      	nop			; (mov r8, r8)
 8010256:	46bd      	mov	sp, r7
 8010258:	b002      	add	sp, #8
 801025a:	bd80      	pop	{r7, pc}

0801025c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b082      	sub	sp, #8
 8010260:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010262:	4b0b      	ldr	r3, [pc, #44]	; (8010290 <prvResetNextTaskUnblockTime+0x34>)
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d104      	bne.n	8010276 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801026c:	4b09      	ldr	r3, [pc, #36]	; (8010294 <prvResetNextTaskUnblockTime+0x38>)
 801026e:	2201      	movs	r2, #1
 8010270:	4252      	negs	r2, r2
 8010272:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010274:	e008      	b.n	8010288 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010276:	4b06      	ldr	r3, [pc, #24]	; (8010290 <prvResetNextTaskUnblockTime+0x34>)
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	68db      	ldr	r3, [r3, #12]
 801027c:	68db      	ldr	r3, [r3, #12]
 801027e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	685a      	ldr	r2, [r3, #4]
 8010284:	4b03      	ldr	r3, [pc, #12]	; (8010294 <prvResetNextTaskUnblockTime+0x38>)
 8010286:	601a      	str	r2, [r3, #0]
}
 8010288:	46c0      	nop			; (mov r8, r8)
 801028a:	46bd      	mov	sp, r7
 801028c:	b002      	add	sp, #8
 801028e:	bd80      	pop	{r7, pc}
 8010290:	20001360 	.word	0x20001360
 8010294:	200013c8 	.word	0x200013c8

08010298 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010298:	b580      	push	{r7, lr}
 801029a:	b082      	sub	sp, #8
 801029c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801029e:	4b0a      	ldr	r3, [pc, #40]	; (80102c8 <xTaskGetSchedulerState+0x30>)
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d102      	bne.n	80102ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80102a6:	2301      	movs	r3, #1
 80102a8:	607b      	str	r3, [r7, #4]
 80102aa:	e008      	b.n	80102be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80102ac:	4b07      	ldr	r3, [pc, #28]	; (80102cc <xTaskGetSchedulerState+0x34>)
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d102      	bne.n	80102ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80102b4:	2302      	movs	r3, #2
 80102b6:	607b      	str	r3, [r7, #4]
 80102b8:	e001      	b.n	80102be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80102ba:	2300      	movs	r3, #0
 80102bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80102be:	687b      	ldr	r3, [r7, #4]
	}
 80102c0:	0018      	movs	r0, r3
 80102c2:	46bd      	mov	sp, r7
 80102c4:	b002      	add	sp, #8
 80102c6:	bd80      	pop	{r7, pc}
 80102c8:	200013b4 	.word	0x200013b4
 80102cc:	200013d0 	.word	0x200013d0

080102d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b084      	sub	sp, #16
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80102dc:	2300      	movs	r3, #0
 80102de:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d044      	beq.n	8010370 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80102e6:	4b25      	ldr	r3, [pc, #148]	; (801037c <xTaskPriorityDisinherit+0xac>)
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	68ba      	ldr	r2, [r7, #8]
 80102ec:	429a      	cmp	r2, r3
 80102ee:	d001      	beq.n	80102f4 <xTaskPriorityDisinherit+0x24>
 80102f0:	b672      	cpsid	i
 80102f2:	e7fe      	b.n	80102f2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d101      	bne.n	8010300 <xTaskPriorityDisinherit+0x30>
 80102fc:	b672      	cpsid	i
 80102fe:	e7fe      	b.n	80102fe <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8010300:	68bb      	ldr	r3, [r7, #8]
 8010302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010304:	1e5a      	subs	r2, r3, #1
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801030a:	68bb      	ldr	r3, [r7, #8]
 801030c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801030e:	68bb      	ldr	r3, [r7, #8]
 8010310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010312:	429a      	cmp	r2, r3
 8010314:	d02c      	beq.n	8010370 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010316:	68bb      	ldr	r3, [r7, #8]
 8010318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801031a:	2b00      	cmp	r3, #0
 801031c:	d128      	bne.n	8010370 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801031e:	68bb      	ldr	r3, [r7, #8]
 8010320:	3304      	adds	r3, #4
 8010322:	0018      	movs	r0, r3
 8010324:	f7fe fdcf 	bl	800eec6 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010328:	68bb      	ldr	r3, [r7, #8]
 801032a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801032c:	68bb      	ldr	r3, [r7, #8]
 801032e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010330:	68bb      	ldr	r3, [r7, #8]
 8010332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010334:	2238      	movs	r2, #56	; 0x38
 8010336:	1ad2      	subs	r2, r2, r3
 8010338:	68bb      	ldr	r3, [r7, #8]
 801033a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801033c:	68bb      	ldr	r3, [r7, #8]
 801033e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010340:	4b0f      	ldr	r3, [pc, #60]	; (8010380 <xTaskPriorityDisinherit+0xb0>)
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	429a      	cmp	r2, r3
 8010346:	d903      	bls.n	8010350 <xTaskPriorityDisinherit+0x80>
 8010348:	68bb      	ldr	r3, [r7, #8]
 801034a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801034c:	4b0c      	ldr	r3, [pc, #48]	; (8010380 <xTaskPriorityDisinherit+0xb0>)
 801034e:	601a      	str	r2, [r3, #0]
 8010350:	68bb      	ldr	r3, [r7, #8]
 8010352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010354:	0013      	movs	r3, r2
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	189b      	adds	r3, r3, r2
 801035a:	009b      	lsls	r3, r3, #2
 801035c:	4a09      	ldr	r2, [pc, #36]	; (8010384 <xTaskPriorityDisinherit+0xb4>)
 801035e:	189a      	adds	r2, r3, r2
 8010360:	68bb      	ldr	r3, [r7, #8]
 8010362:	3304      	adds	r3, #4
 8010364:	0019      	movs	r1, r3
 8010366:	0010      	movs	r0, r2
 8010368:	f7fe fd55 	bl	800ee16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801036c:	2301      	movs	r3, #1
 801036e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010370:	68fb      	ldr	r3, [r7, #12]
	}
 8010372:	0018      	movs	r0, r3
 8010374:	46bd      	mov	sp, r7
 8010376:	b004      	add	sp, #16
 8010378:	bd80      	pop	{r7, pc}
 801037a:	46c0      	nop			; (mov r8, r8)
 801037c:	20000ed4 	.word	0x20000ed4
 8010380:	200013b0 	.word	0x200013b0
 8010384:	20000ed8 	.word	0x20000ed8

08010388 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8010388:	b580      	push	{r7, lr}
 801038a:	b084      	sub	sp, #16
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
 8010390:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8010392:	f000 fcb5 	bl	8010d00 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8010396:	4b1c      	ldr	r3, [pc, #112]	; (8010408 <ulTaskNotifyTake+0x80>)
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801039c:	2b00      	cmp	r3, #0
 801039e:	d10e      	bne.n	80103be <ulTaskNotifyTake+0x36>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80103a0:	4b19      	ldr	r3, [pc, #100]	; (8010408 <ulTaskNotifyTake+0x80>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	2258      	movs	r2, #88	; 0x58
 80103a6:	2101      	movs	r1, #1
 80103a8:	5499      	strb	r1, [r3, r2]

				if( xTicksToWait > ( TickType_t ) 0 )
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d006      	beq.n	80103be <ulTaskNotifyTake+0x36>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	2101      	movs	r1, #1
 80103b4:	0018      	movs	r0, r3
 80103b6:	f000 f8a1 	bl	80104fc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80103ba:	f000 fc91 	bl	8010ce0 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80103be:	f000 fcb1 	bl	8010d24 <vPortExitCritical>

		taskENTER_CRITICAL();
 80103c2:	f000 fc9d 	bl	8010d00 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80103c6:	4b10      	ldr	r3, [pc, #64]	; (8010408 <ulTaskNotifyTake+0x80>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80103cc:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d00c      	beq.n	80103ee <ulTaskNotifyTake+0x66>
			{
				if( xClearCountOnExit != pdFALSE )
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d004      	beq.n	80103e4 <ulTaskNotifyTake+0x5c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80103da:	4b0b      	ldr	r3, [pc, #44]	; (8010408 <ulTaskNotifyTake+0x80>)
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	2200      	movs	r2, #0
 80103e0:	655a      	str	r2, [r3, #84]	; 0x54
 80103e2:	e004      	b.n	80103ee <ulTaskNotifyTake+0x66>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80103e4:	4b08      	ldr	r3, [pc, #32]	; (8010408 <ulTaskNotifyTake+0x80>)
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	68fa      	ldr	r2, [r7, #12]
 80103ea:	3a01      	subs	r2, #1
 80103ec:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80103ee:	4b06      	ldr	r3, [pc, #24]	; (8010408 <ulTaskNotifyTake+0x80>)
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	2258      	movs	r2, #88	; 0x58
 80103f4:	2100      	movs	r1, #0
 80103f6:	5499      	strb	r1, [r3, r2]
		}
		taskEXIT_CRITICAL();
 80103f8:	f000 fc94 	bl	8010d24 <vPortExitCritical>

		return ulReturn;
 80103fc:	68fb      	ldr	r3, [r7, #12]
	}
 80103fe:	0018      	movs	r0, r3
 8010400:	46bd      	mov	sp, r7
 8010402:	b004      	add	sp, #16
 8010404:	bd80      	pop	{r7, pc}
 8010406:	46c0      	nop			; (mov r8, r8)
 8010408:	20000ed4 	.word	0x20000ed4

0801040c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801040c:	b580      	push	{r7, lr}
 801040e:	b086      	sub	sp, #24
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
 8010414:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d101      	bne.n	8010420 <vTaskNotifyGiveFromISR+0x14>
 801041c:	b672      	cpsid	i
 801041e:	e7fe      	b.n	801041e <vTaskNotifyGiveFromISR+0x12>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = xTaskToNotify;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	617b      	str	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010424:	f000 fc96 	bl	8010d54 <ulSetInterruptMaskFromISR>
 8010428:	0003      	movs	r3, r0
 801042a:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801042c:	200f      	movs	r0, #15
 801042e:	183b      	adds	r3, r7, r0
 8010430:	697a      	ldr	r2, [r7, #20]
 8010432:	2158      	movs	r1, #88	; 0x58
 8010434:	5c52      	ldrb	r2, [r2, r1]
 8010436:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010438:	697b      	ldr	r3, [r7, #20]
 801043a:	2258      	movs	r2, #88	; 0x58
 801043c:	2102      	movs	r1, #2
 801043e:	5499      	strb	r1, [r3, r2]

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010444:	1c5a      	adds	r2, r3, #1
 8010446:	697b      	ldr	r3, [r7, #20]
 8010448:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801044a:	183b      	adds	r3, r7, r0
 801044c:	781b      	ldrb	r3, [r3, #0]
 801044e:	2b01      	cmp	r3, #1
 8010450:	d13f      	bne.n	80104d2 <vTaskNotifyGiveFromISR+0xc6>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010456:	2b00      	cmp	r3, #0
 8010458:	d001      	beq.n	801045e <vTaskNotifyGiveFromISR+0x52>
 801045a:	b672      	cpsid	i
 801045c:	e7fe      	b.n	801045c <vTaskNotifyGiveFromISR+0x50>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801045e:	4b21      	ldr	r3, [pc, #132]	; (80104e4 <vTaskNotifyGiveFromISR+0xd8>)
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d11d      	bne.n	80104a2 <vTaskNotifyGiveFromISR+0x96>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010466:	697b      	ldr	r3, [r7, #20]
 8010468:	3304      	adds	r3, #4
 801046a:	0018      	movs	r0, r3
 801046c:	f7fe fd2b 	bl	800eec6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010470:	697b      	ldr	r3, [r7, #20]
 8010472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010474:	4b1c      	ldr	r3, [pc, #112]	; (80104e8 <vTaskNotifyGiveFromISR+0xdc>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	429a      	cmp	r2, r3
 801047a:	d903      	bls.n	8010484 <vTaskNotifyGiveFromISR+0x78>
 801047c:	697b      	ldr	r3, [r7, #20]
 801047e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010480:	4b19      	ldr	r3, [pc, #100]	; (80104e8 <vTaskNotifyGiveFromISR+0xdc>)
 8010482:	601a      	str	r2, [r3, #0]
 8010484:	697b      	ldr	r3, [r7, #20]
 8010486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010488:	0013      	movs	r3, r2
 801048a:	009b      	lsls	r3, r3, #2
 801048c:	189b      	adds	r3, r3, r2
 801048e:	009b      	lsls	r3, r3, #2
 8010490:	4a16      	ldr	r2, [pc, #88]	; (80104ec <vTaskNotifyGiveFromISR+0xe0>)
 8010492:	189a      	adds	r2, r3, r2
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	3304      	adds	r3, #4
 8010498:	0019      	movs	r1, r3
 801049a:	0010      	movs	r0, r2
 801049c:	f7fe fcbb 	bl	800ee16 <vListInsertEnd>
 80104a0:	e007      	b.n	80104b2 <vTaskNotifyGiveFromISR+0xa6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80104a2:	697b      	ldr	r3, [r7, #20]
 80104a4:	3318      	adds	r3, #24
 80104a6:	001a      	movs	r2, r3
 80104a8:	4b11      	ldr	r3, [pc, #68]	; (80104f0 <vTaskNotifyGiveFromISR+0xe4>)
 80104aa:	0011      	movs	r1, r2
 80104ac:	0018      	movs	r0, r3
 80104ae:	f7fe fcb2 	bl	800ee16 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104b6:	4b0f      	ldr	r3, [pc, #60]	; (80104f4 <vTaskNotifyGiveFromISR+0xe8>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104bc:	429a      	cmp	r2, r3
 80104be:	d908      	bls.n	80104d2 <vTaskNotifyGiveFromISR+0xc6>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80104c0:	683b      	ldr	r3, [r7, #0]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d002      	beq.n	80104cc <vTaskNotifyGiveFromISR+0xc0>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	2201      	movs	r2, #1
 80104ca:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80104cc:	4b0a      	ldr	r3, [pc, #40]	; (80104f8 <vTaskNotifyGiveFromISR+0xec>)
 80104ce:	2201      	movs	r2, #1
 80104d0:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80104d2:	693b      	ldr	r3, [r7, #16]
 80104d4:	0018      	movs	r0, r3
 80104d6:	f000 fc43 	bl	8010d60 <vClearInterruptMaskFromISR>
	}
 80104da:	46c0      	nop			; (mov r8, r8)
 80104dc:	46bd      	mov	sp, r7
 80104de:	b006      	add	sp, #24
 80104e0:	bd80      	pop	{r7, pc}
 80104e2:	46c0      	nop			; (mov r8, r8)
 80104e4:	200013d0 	.word	0x200013d0
 80104e8:	200013b0 	.word	0x200013b0
 80104ec:	20000ed8 	.word	0x20000ed8
 80104f0:	20001368 	.word	0x20001368
 80104f4:	20000ed4 	.word	0x20000ed4
 80104f8:	200013bc 	.word	0x200013bc

080104fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b084      	sub	sp, #16
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010506:	4b21      	ldr	r3, [pc, #132]	; (801058c <prvAddCurrentTaskToDelayedList+0x90>)
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801050c:	4b20      	ldr	r3, [pc, #128]	; (8010590 <prvAddCurrentTaskToDelayedList+0x94>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	3304      	adds	r3, #4
 8010512:	0018      	movs	r0, r3
 8010514:	f7fe fcd7 	bl	800eec6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	3301      	adds	r3, #1
 801051c:	d10b      	bne.n	8010536 <prvAddCurrentTaskToDelayedList+0x3a>
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d008      	beq.n	8010536 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010524:	4b1a      	ldr	r3, [pc, #104]	; (8010590 <prvAddCurrentTaskToDelayedList+0x94>)
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	1d1a      	adds	r2, r3, #4
 801052a:	4b1a      	ldr	r3, [pc, #104]	; (8010594 <prvAddCurrentTaskToDelayedList+0x98>)
 801052c:	0011      	movs	r1, r2
 801052e:	0018      	movs	r0, r3
 8010530:	f7fe fc71 	bl	800ee16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010534:	e026      	b.n	8010584 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010536:	68fa      	ldr	r2, [r7, #12]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	18d3      	adds	r3, r2, r3
 801053c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801053e:	4b14      	ldr	r3, [pc, #80]	; (8010590 <prvAddCurrentTaskToDelayedList+0x94>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	68ba      	ldr	r2, [r7, #8]
 8010544:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010546:	68ba      	ldr	r2, [r7, #8]
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	429a      	cmp	r2, r3
 801054c:	d209      	bcs.n	8010562 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801054e:	4b12      	ldr	r3, [pc, #72]	; (8010598 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010550:	681a      	ldr	r2, [r3, #0]
 8010552:	4b0f      	ldr	r3, [pc, #60]	; (8010590 <prvAddCurrentTaskToDelayedList+0x94>)
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	3304      	adds	r3, #4
 8010558:	0019      	movs	r1, r3
 801055a:	0010      	movs	r0, r2
 801055c:	f7fe fc7d 	bl	800ee5a <vListInsert>
}
 8010560:	e010      	b.n	8010584 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010562:	4b0e      	ldr	r3, [pc, #56]	; (801059c <prvAddCurrentTaskToDelayedList+0xa0>)
 8010564:	681a      	ldr	r2, [r3, #0]
 8010566:	4b0a      	ldr	r3, [pc, #40]	; (8010590 <prvAddCurrentTaskToDelayedList+0x94>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	3304      	adds	r3, #4
 801056c:	0019      	movs	r1, r3
 801056e:	0010      	movs	r0, r2
 8010570:	f7fe fc73 	bl	800ee5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010574:	4b0a      	ldr	r3, [pc, #40]	; (80105a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	68ba      	ldr	r2, [r7, #8]
 801057a:	429a      	cmp	r2, r3
 801057c:	d202      	bcs.n	8010584 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801057e:	4b08      	ldr	r3, [pc, #32]	; (80105a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010580:	68ba      	ldr	r2, [r7, #8]
 8010582:	601a      	str	r2, [r3, #0]
}
 8010584:	46c0      	nop			; (mov r8, r8)
 8010586:	46bd      	mov	sp, r7
 8010588:	b004      	add	sp, #16
 801058a:	bd80      	pop	{r7, pc}
 801058c:	200013ac 	.word	0x200013ac
 8010590:	20000ed4 	.word	0x20000ed4
 8010594:	20001394 	.word	0x20001394
 8010598:	20001364 	.word	0x20001364
 801059c:	20001360 	.word	0x20001360
 80105a0:	200013c8 	.word	0x200013c8

080105a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80105a4:	b590      	push	{r4, r7, lr}
 80105a6:	b089      	sub	sp, #36	; 0x24
 80105a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80105aa:	2300      	movs	r3, #0
 80105ac:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80105ae:	f000 facb 	bl	8010b48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80105b2:	4b17      	ldr	r3, [pc, #92]	; (8010610 <xTimerCreateTimerTask+0x6c>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d020      	beq.n	80105fc <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80105ba:	2300      	movs	r3, #0
 80105bc:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80105be:	2300      	movs	r3, #0
 80105c0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80105c2:	003a      	movs	r2, r7
 80105c4:	1d39      	adds	r1, r7, #4
 80105c6:	2308      	movs	r3, #8
 80105c8:	18fb      	adds	r3, r7, r3
 80105ca:	0018      	movs	r0, r3
 80105cc:	f7fe fbe2 	bl	800ed94 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80105d0:	683c      	ldr	r4, [r7, #0]
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	68ba      	ldr	r2, [r7, #8]
 80105d6:	490f      	ldr	r1, [pc, #60]	; (8010614 <xTimerCreateTimerTask+0x70>)
 80105d8:	480f      	ldr	r0, [pc, #60]	; (8010618 <xTimerCreateTimerTask+0x74>)
 80105da:	9202      	str	r2, [sp, #8]
 80105dc:	9301      	str	r3, [sp, #4]
 80105de:	2302      	movs	r3, #2
 80105e0:	9300      	str	r3, [sp, #0]
 80105e2:	2300      	movs	r3, #0
 80105e4:	0022      	movs	r2, r4
 80105e6:	f7ff f8c2 	bl	800f76e <xTaskCreateStatic>
 80105ea:	0002      	movs	r2, r0
 80105ec:	4b0b      	ldr	r3, [pc, #44]	; (801061c <xTimerCreateTimerTask+0x78>)
 80105ee:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80105f0:	4b0a      	ldr	r3, [pc, #40]	; (801061c <xTimerCreateTimerTask+0x78>)
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d001      	beq.n	80105fc <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80105f8:	2301      	movs	r3, #1
 80105fa:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d101      	bne.n	8010606 <xTimerCreateTimerTask+0x62>
 8010602:	b672      	cpsid	i
 8010604:	e7fe      	b.n	8010604 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8010606:	68fb      	ldr	r3, [r7, #12]
}
 8010608:	0018      	movs	r0, r3
 801060a:	46bd      	mov	sp, r7
 801060c:	b005      	add	sp, #20
 801060e:	bd90      	pop	{r4, r7, pc}
 8010610:	20001404 	.word	0x20001404
 8010614:	08012588 	.word	0x08012588
 8010618:	0801073d 	.word	0x0801073d
 801061c:	20001408 	.word	0x20001408

08010620 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010620:	b590      	push	{r4, r7, lr}
 8010622:	b08b      	sub	sp, #44	; 0x2c
 8010624:	af00      	add	r7, sp, #0
 8010626:	60f8      	str	r0, [r7, #12]
 8010628:	60b9      	str	r1, [r7, #8]
 801062a:	607a      	str	r2, [r7, #4]
 801062c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801062e:	2300      	movs	r3, #0
 8010630:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d101      	bne.n	801063c <xTimerGenericCommand+0x1c>
 8010638:	b672      	cpsid	i
 801063a:	e7fe      	b.n	801063a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801063c:	4b1c      	ldr	r3, [pc, #112]	; (80106b0 <xTimerGenericCommand+0x90>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d030      	beq.n	80106a6 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010644:	2414      	movs	r4, #20
 8010646:	193b      	adds	r3, r7, r4
 8010648:	68ba      	ldr	r2, [r7, #8]
 801064a:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801064c:	193b      	adds	r3, r7, r4
 801064e:	687a      	ldr	r2, [r7, #4]
 8010650:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010652:	193b      	adds	r3, r7, r4
 8010654:	68fa      	ldr	r2, [r7, #12]
 8010656:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010658:	68bb      	ldr	r3, [r7, #8]
 801065a:	2b05      	cmp	r3, #5
 801065c:	dc19      	bgt.n	8010692 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801065e:	f7ff fe1b 	bl	8010298 <xTaskGetSchedulerState>
 8010662:	0003      	movs	r3, r0
 8010664:	2b02      	cmp	r3, #2
 8010666:	d109      	bne.n	801067c <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010668:	4b11      	ldr	r3, [pc, #68]	; (80106b0 <xTimerGenericCommand+0x90>)
 801066a:	6818      	ldr	r0, [r3, #0]
 801066c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801066e:	1939      	adds	r1, r7, r4
 8010670:	2300      	movs	r3, #0
 8010672:	f7fe fd17 	bl	800f0a4 <xQueueGenericSend>
 8010676:	0003      	movs	r3, r0
 8010678:	627b      	str	r3, [r7, #36]	; 0x24
 801067a:	e014      	b.n	80106a6 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801067c:	4b0c      	ldr	r3, [pc, #48]	; (80106b0 <xTimerGenericCommand+0x90>)
 801067e:	6818      	ldr	r0, [r3, #0]
 8010680:	2314      	movs	r3, #20
 8010682:	18f9      	adds	r1, r7, r3
 8010684:	2300      	movs	r3, #0
 8010686:	2200      	movs	r2, #0
 8010688:	f7fe fd0c 	bl	800f0a4 <xQueueGenericSend>
 801068c:	0003      	movs	r3, r0
 801068e:	627b      	str	r3, [r7, #36]	; 0x24
 8010690:	e009      	b.n	80106a6 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010692:	4b07      	ldr	r3, [pc, #28]	; (80106b0 <xTimerGenericCommand+0x90>)
 8010694:	6818      	ldr	r0, [r3, #0]
 8010696:	683a      	ldr	r2, [r7, #0]
 8010698:	2314      	movs	r3, #20
 801069a:	18f9      	adds	r1, r7, r3
 801069c:	2300      	movs	r3, #0
 801069e:	f7fe fdc5 	bl	800f22c <xQueueGenericSendFromISR>
 80106a2:	0003      	movs	r3, r0
 80106a4:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80106a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80106a8:	0018      	movs	r0, r3
 80106aa:	46bd      	mov	sp, r7
 80106ac:	b00b      	add	sp, #44	; 0x2c
 80106ae:	bd90      	pop	{r4, r7, pc}
 80106b0:	20001404 	.word	0x20001404

080106b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80106b4:	b580      	push	{r7, lr}
 80106b6:	b086      	sub	sp, #24
 80106b8:	af02      	add	r7, sp, #8
 80106ba:	6078      	str	r0, [r7, #4]
 80106bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80106be:	4b1e      	ldr	r3, [pc, #120]	; (8010738 <prvProcessExpiredTimer+0x84>)
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	68db      	ldr	r3, [r3, #12]
 80106c4:	68db      	ldr	r3, [r3, #12]
 80106c6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	3304      	adds	r3, #4
 80106cc:	0018      	movs	r0, r3
 80106ce:	f7fe fbfa 	bl	800eec6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	2228      	movs	r2, #40	; 0x28
 80106d6:	5c9b      	ldrb	r3, [r3, r2]
 80106d8:	001a      	movs	r2, r3
 80106da:	2304      	movs	r3, #4
 80106dc:	4013      	ands	r3, r2
 80106de:	d019      	beq.n	8010714 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	699a      	ldr	r2, [r3, #24]
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	18d1      	adds	r1, r2, r3
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	683a      	ldr	r2, [r7, #0]
 80106ec:	68f8      	ldr	r0, [r7, #12]
 80106ee:	f000 f8c5 	bl	801087c <prvInsertTimerInActiveList>
 80106f2:	1e03      	subs	r3, r0, #0
 80106f4:	d017      	beq.n	8010726 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80106f6:	687a      	ldr	r2, [r7, #4]
 80106f8:	68f8      	ldr	r0, [r7, #12]
 80106fa:	2300      	movs	r3, #0
 80106fc:	9300      	str	r3, [sp, #0]
 80106fe:	2300      	movs	r3, #0
 8010700:	2100      	movs	r1, #0
 8010702:	f7ff ff8d 	bl	8010620 <xTimerGenericCommand>
 8010706:	0003      	movs	r3, r0
 8010708:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 801070a:	68bb      	ldr	r3, [r7, #8]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d10a      	bne.n	8010726 <prvProcessExpiredTimer+0x72>
 8010710:	b672      	cpsid	i
 8010712:	e7fe      	b.n	8010712 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	2228      	movs	r2, #40	; 0x28
 8010718:	5c9b      	ldrb	r3, [r3, r2]
 801071a:	2201      	movs	r2, #1
 801071c:	4393      	bics	r3, r2
 801071e:	b2d9      	uxtb	r1, r3
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	2228      	movs	r2, #40	; 0x28
 8010724:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	6a1b      	ldr	r3, [r3, #32]
 801072a:	68fa      	ldr	r2, [r7, #12]
 801072c:	0010      	movs	r0, r2
 801072e:	4798      	blx	r3
}
 8010730:	46c0      	nop			; (mov r8, r8)
 8010732:	46bd      	mov	sp, r7
 8010734:	b004      	add	sp, #16
 8010736:	bd80      	pop	{r7, pc}
 8010738:	200013fc 	.word	0x200013fc

0801073c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b084      	sub	sp, #16
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 8010744:	f7f8 f928 	bl	8008998 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010748:	2308      	movs	r3, #8
 801074a:	18fb      	adds	r3, r7, r3
 801074c:	0018      	movs	r0, r3
 801074e:	f000 f853 	bl	80107f8 <prvGetNextExpireTime>
 8010752:	0003      	movs	r3, r0
 8010754:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010756:	68ba      	ldr	r2, [r7, #8]
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	0011      	movs	r1, r2
 801075c:	0018      	movs	r0, r3
 801075e:	f000 f803 	bl	8010768 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010762:	f000 f8cd 	bl	8010900 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010766:	e7ef      	b.n	8010748 <prvTimerTask+0xc>

08010768 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b084      	sub	sp, #16
 801076c:	af00      	add	r7, sp, #0
 801076e:	6078      	str	r0, [r7, #4]
 8010770:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010772:	f7ff f9f9 	bl	800fb68 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010776:	2308      	movs	r3, #8
 8010778:	18fb      	adds	r3, r7, r3
 801077a:	0018      	movs	r0, r3
 801077c:	f000 f85e 	bl	801083c <prvSampleTimeNow>
 8010780:	0003      	movs	r3, r0
 8010782:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010784:	68bb      	ldr	r3, [r7, #8]
 8010786:	2b00      	cmp	r3, #0
 8010788:	d12b      	bne.n	80107e2 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d10c      	bne.n	80107aa <prvProcessTimerOrBlockTask+0x42>
 8010790:	687a      	ldr	r2, [r7, #4]
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	429a      	cmp	r2, r3
 8010796:	d808      	bhi.n	80107aa <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8010798:	f7ff f9f2 	bl	800fb80 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801079c:	68fa      	ldr	r2, [r7, #12]
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	0011      	movs	r1, r2
 80107a2:	0018      	movs	r0, r3
 80107a4:	f7ff ff86 	bl	80106b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80107a8:	e01d      	b.n	80107e6 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d008      	beq.n	80107c2 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80107b0:	4b0f      	ldr	r3, [pc, #60]	; (80107f0 <prvProcessTimerOrBlockTask+0x88>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d101      	bne.n	80107be <prvProcessTimerOrBlockTask+0x56>
 80107ba:	2301      	movs	r3, #1
 80107bc:	e000      	b.n	80107c0 <prvProcessTimerOrBlockTask+0x58>
 80107be:	2300      	movs	r3, #0
 80107c0:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80107c2:	4b0c      	ldr	r3, [pc, #48]	; (80107f4 <prvProcessTimerOrBlockTask+0x8c>)
 80107c4:	6818      	ldr	r0, [r3, #0]
 80107c6:	687a      	ldr	r2, [r7, #4]
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	1ad3      	subs	r3, r2, r3
 80107cc:	683a      	ldr	r2, [r7, #0]
 80107ce:	0019      	movs	r1, r3
 80107d0:	f7fe ff9a 	bl	800f708 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80107d4:	f7ff f9d4 	bl	800fb80 <xTaskResumeAll>
 80107d8:	1e03      	subs	r3, r0, #0
 80107da:	d104      	bne.n	80107e6 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 80107dc:	f000 fa80 	bl	8010ce0 <vPortYield>
}
 80107e0:	e001      	b.n	80107e6 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 80107e2:	f7ff f9cd 	bl	800fb80 <xTaskResumeAll>
}
 80107e6:	46c0      	nop			; (mov r8, r8)
 80107e8:	46bd      	mov	sp, r7
 80107ea:	b004      	add	sp, #16
 80107ec:	bd80      	pop	{r7, pc}
 80107ee:	46c0      	nop			; (mov r8, r8)
 80107f0:	20001400 	.word	0x20001400
 80107f4:	20001404 	.word	0x20001404

080107f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010800:	4b0d      	ldr	r3, [pc, #52]	; (8010838 <prvGetNextExpireTime+0x40>)
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d101      	bne.n	801080e <prvGetNextExpireTime+0x16>
 801080a:	2201      	movs	r2, #1
 801080c:	e000      	b.n	8010810 <prvGetNextExpireTime+0x18>
 801080e:	2200      	movs	r2, #0
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	2b00      	cmp	r3, #0
 801081a:	d105      	bne.n	8010828 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801081c:	4b06      	ldr	r3, [pc, #24]	; (8010838 <prvGetNextExpireTime+0x40>)
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	68db      	ldr	r3, [r3, #12]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	60fb      	str	r3, [r7, #12]
 8010826:	e001      	b.n	801082c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010828:	2300      	movs	r3, #0
 801082a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801082c:	68fb      	ldr	r3, [r7, #12]
}
 801082e:	0018      	movs	r0, r3
 8010830:	46bd      	mov	sp, r7
 8010832:	b004      	add	sp, #16
 8010834:	bd80      	pop	{r7, pc}
 8010836:	46c0      	nop			; (mov r8, r8)
 8010838:	200013fc 	.word	0x200013fc

0801083c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b084      	sub	sp, #16
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010844:	f7ff fa28 	bl	800fc98 <xTaskGetTickCount>
 8010848:	0003      	movs	r3, r0
 801084a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 801084c:	4b0a      	ldr	r3, [pc, #40]	; (8010878 <prvSampleTimeNow+0x3c>)
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	68fa      	ldr	r2, [r7, #12]
 8010852:	429a      	cmp	r2, r3
 8010854:	d205      	bcs.n	8010862 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8010856:	f000 f919 	bl	8010a8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2201      	movs	r2, #1
 801085e:	601a      	str	r2, [r3, #0]
 8010860:	e002      	b.n	8010868 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	2200      	movs	r2, #0
 8010866:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010868:	4b03      	ldr	r3, [pc, #12]	; (8010878 <prvSampleTimeNow+0x3c>)
 801086a:	68fa      	ldr	r2, [r7, #12]
 801086c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 801086e:	68fb      	ldr	r3, [r7, #12]
}
 8010870:	0018      	movs	r0, r3
 8010872:	46bd      	mov	sp, r7
 8010874:	b004      	add	sp, #16
 8010876:	bd80      	pop	{r7, pc}
 8010878:	2000140c 	.word	0x2000140c

0801087c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b086      	sub	sp, #24
 8010880:	af00      	add	r7, sp, #0
 8010882:	60f8      	str	r0, [r7, #12]
 8010884:	60b9      	str	r1, [r7, #8]
 8010886:	607a      	str	r2, [r7, #4]
 8010888:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801088a:	2300      	movs	r3, #0
 801088c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	68ba      	ldr	r2, [r7, #8]
 8010892:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	68fa      	ldr	r2, [r7, #12]
 8010898:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801089a:	68ba      	ldr	r2, [r7, #8]
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	429a      	cmp	r2, r3
 80108a0:	d812      	bhi.n	80108c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	683b      	ldr	r3, [r7, #0]
 80108a6:	1ad2      	subs	r2, r2, r3
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	699b      	ldr	r3, [r3, #24]
 80108ac:	429a      	cmp	r2, r3
 80108ae:	d302      	bcc.n	80108b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80108b0:	2301      	movs	r3, #1
 80108b2:	617b      	str	r3, [r7, #20]
 80108b4:	e01b      	b.n	80108ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80108b6:	4b10      	ldr	r3, [pc, #64]	; (80108f8 <prvInsertTimerInActiveList+0x7c>)
 80108b8:	681a      	ldr	r2, [r3, #0]
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	3304      	adds	r3, #4
 80108be:	0019      	movs	r1, r3
 80108c0:	0010      	movs	r0, r2
 80108c2:	f7fe faca 	bl	800ee5a <vListInsert>
 80108c6:	e012      	b.n	80108ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80108c8:	687a      	ldr	r2, [r7, #4]
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	429a      	cmp	r2, r3
 80108ce:	d206      	bcs.n	80108de <prvInsertTimerInActiveList+0x62>
 80108d0:	68ba      	ldr	r2, [r7, #8]
 80108d2:	683b      	ldr	r3, [r7, #0]
 80108d4:	429a      	cmp	r2, r3
 80108d6:	d302      	bcc.n	80108de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80108d8:	2301      	movs	r3, #1
 80108da:	617b      	str	r3, [r7, #20]
 80108dc:	e007      	b.n	80108ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80108de:	4b07      	ldr	r3, [pc, #28]	; (80108fc <prvInsertTimerInActiveList+0x80>)
 80108e0:	681a      	ldr	r2, [r3, #0]
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	3304      	adds	r3, #4
 80108e6:	0019      	movs	r1, r3
 80108e8:	0010      	movs	r0, r2
 80108ea:	f7fe fab6 	bl	800ee5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80108ee:	697b      	ldr	r3, [r7, #20]
}
 80108f0:	0018      	movs	r0, r3
 80108f2:	46bd      	mov	sp, r7
 80108f4:	b006      	add	sp, #24
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	20001400 	.word	0x20001400
 80108fc:	200013fc 	.word	0x200013fc

08010900 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010900:	b590      	push	{r4, r7, lr}
 8010902:	b08d      	sub	sp, #52	; 0x34
 8010904:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010906:	e0ac      	b.n	8010a62 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010908:	2208      	movs	r2, #8
 801090a:	18bb      	adds	r3, r7, r2
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	2b00      	cmp	r3, #0
 8010910:	da0f      	bge.n	8010932 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010912:	18bb      	adds	r3, r7, r2
 8010914:	3304      	adds	r3, #4
 8010916:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801091a:	2b00      	cmp	r3, #0
 801091c:	d101      	bne.n	8010922 <prvProcessReceivedCommands+0x22>
 801091e:	b672      	cpsid	i
 8010920:	e7fe      	b.n	8010920 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010924:	681a      	ldr	r2, [r3, #0]
 8010926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010928:	6858      	ldr	r0, [r3, #4]
 801092a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801092c:	689b      	ldr	r3, [r3, #8]
 801092e:	0019      	movs	r1, r3
 8010930:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010932:	2208      	movs	r2, #8
 8010934:	18bb      	adds	r3, r7, r2
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	2b00      	cmp	r3, #0
 801093a:	da00      	bge.n	801093e <prvProcessReceivedCommands+0x3e>
 801093c:	e090      	b.n	8010a60 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801093e:	18bb      	adds	r3, r7, r2
 8010940:	689b      	ldr	r3, [r3, #8]
 8010942:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010944:	6a3b      	ldr	r3, [r7, #32]
 8010946:	695b      	ldr	r3, [r3, #20]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d004      	beq.n	8010956 <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801094c:	6a3b      	ldr	r3, [r7, #32]
 801094e:	3304      	adds	r3, #4
 8010950:	0018      	movs	r0, r3
 8010952:	f7fe fab8 	bl	800eec6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010956:	1d3b      	adds	r3, r7, #4
 8010958:	0018      	movs	r0, r3
 801095a:	f7ff ff6f 	bl	801083c <prvSampleTimeNow>
 801095e:	0003      	movs	r3, r0
 8010960:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8010962:	2308      	movs	r3, #8
 8010964:	18fb      	adds	r3, r7, r3
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	2b09      	cmp	r3, #9
 801096a:	d900      	bls.n	801096e <prvProcessReceivedCommands+0x6e>
 801096c:	e079      	b.n	8010a62 <prvProcessReceivedCommands+0x162>
 801096e:	009a      	lsls	r2, r3, #2
 8010970:	4b44      	ldr	r3, [pc, #272]	; (8010a84 <prvProcessReceivedCommands+0x184>)
 8010972:	18d3      	adds	r3, r2, r3
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010978:	6a3b      	ldr	r3, [r7, #32]
 801097a:	2228      	movs	r2, #40	; 0x28
 801097c:	5c9b      	ldrb	r3, [r3, r2]
 801097e:	2201      	movs	r2, #1
 8010980:	4313      	orrs	r3, r2
 8010982:	b2d9      	uxtb	r1, r3
 8010984:	6a3b      	ldr	r3, [r7, #32]
 8010986:	2228      	movs	r2, #40	; 0x28
 8010988:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801098a:	2408      	movs	r4, #8
 801098c:	193b      	adds	r3, r7, r4
 801098e:	685a      	ldr	r2, [r3, #4]
 8010990:	6a3b      	ldr	r3, [r7, #32]
 8010992:	699b      	ldr	r3, [r3, #24]
 8010994:	18d1      	adds	r1, r2, r3
 8010996:	193b      	adds	r3, r7, r4
 8010998:	685b      	ldr	r3, [r3, #4]
 801099a:	69fa      	ldr	r2, [r7, #28]
 801099c:	6a38      	ldr	r0, [r7, #32]
 801099e:	f7ff ff6d 	bl	801087c <prvInsertTimerInActiveList>
 80109a2:	1e03      	subs	r3, r0, #0
 80109a4:	d05d      	beq.n	8010a62 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80109a6:	6a3b      	ldr	r3, [r7, #32]
 80109a8:	6a1b      	ldr	r3, [r3, #32]
 80109aa:	6a3a      	ldr	r2, [r7, #32]
 80109ac:	0010      	movs	r0, r2
 80109ae:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80109b0:	6a3b      	ldr	r3, [r7, #32]
 80109b2:	2228      	movs	r2, #40	; 0x28
 80109b4:	5c9b      	ldrb	r3, [r3, r2]
 80109b6:	001a      	movs	r2, r3
 80109b8:	2304      	movs	r3, #4
 80109ba:	4013      	ands	r3, r2
 80109bc:	d051      	beq.n	8010a62 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80109be:	193b      	adds	r3, r7, r4
 80109c0:	685a      	ldr	r2, [r3, #4]
 80109c2:	6a3b      	ldr	r3, [r7, #32]
 80109c4:	699b      	ldr	r3, [r3, #24]
 80109c6:	18d2      	adds	r2, r2, r3
 80109c8:	6a38      	ldr	r0, [r7, #32]
 80109ca:	2300      	movs	r3, #0
 80109cc:	9300      	str	r3, [sp, #0]
 80109ce:	2300      	movs	r3, #0
 80109d0:	2100      	movs	r1, #0
 80109d2:	f7ff fe25 	bl	8010620 <xTimerGenericCommand>
 80109d6:	0003      	movs	r3, r0
 80109d8:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 80109da:	69bb      	ldr	r3, [r7, #24]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d140      	bne.n	8010a62 <prvProcessReceivedCommands+0x162>
 80109e0:	b672      	cpsid	i
 80109e2:	e7fe      	b.n	80109e2 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80109e4:	6a3b      	ldr	r3, [r7, #32]
 80109e6:	2228      	movs	r2, #40	; 0x28
 80109e8:	5c9b      	ldrb	r3, [r3, r2]
 80109ea:	2201      	movs	r2, #1
 80109ec:	4393      	bics	r3, r2
 80109ee:	b2d9      	uxtb	r1, r3
 80109f0:	6a3b      	ldr	r3, [r7, #32]
 80109f2:	2228      	movs	r2, #40	; 0x28
 80109f4:	5499      	strb	r1, [r3, r2]
					break;
 80109f6:	e034      	b.n	8010a62 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80109f8:	6a3b      	ldr	r3, [r7, #32]
 80109fa:	2228      	movs	r2, #40	; 0x28
 80109fc:	5c9b      	ldrb	r3, [r3, r2]
 80109fe:	2201      	movs	r2, #1
 8010a00:	4313      	orrs	r3, r2
 8010a02:	b2d9      	uxtb	r1, r3
 8010a04:	6a3b      	ldr	r3, [r7, #32]
 8010a06:	2228      	movs	r2, #40	; 0x28
 8010a08:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010a0a:	2308      	movs	r3, #8
 8010a0c:	18fb      	adds	r3, r7, r3
 8010a0e:	685a      	ldr	r2, [r3, #4]
 8010a10:	6a3b      	ldr	r3, [r7, #32]
 8010a12:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010a14:	6a3b      	ldr	r3, [r7, #32]
 8010a16:	699b      	ldr	r3, [r3, #24]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d101      	bne.n	8010a20 <prvProcessReceivedCommands+0x120>
 8010a1c:	b672      	cpsid	i
 8010a1e:	e7fe      	b.n	8010a1e <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010a20:	6a3b      	ldr	r3, [r7, #32]
 8010a22:	699a      	ldr	r2, [r3, #24]
 8010a24:	69fb      	ldr	r3, [r7, #28]
 8010a26:	18d1      	adds	r1, r2, r3
 8010a28:	69fb      	ldr	r3, [r7, #28]
 8010a2a:	69fa      	ldr	r2, [r7, #28]
 8010a2c:	6a38      	ldr	r0, [r7, #32]
 8010a2e:	f7ff ff25 	bl	801087c <prvInsertTimerInActiveList>
					break;
 8010a32:	e016      	b.n	8010a62 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010a34:	6a3b      	ldr	r3, [r7, #32]
 8010a36:	2228      	movs	r2, #40	; 0x28
 8010a38:	5c9b      	ldrb	r3, [r3, r2]
 8010a3a:	001a      	movs	r2, r3
 8010a3c:	2302      	movs	r3, #2
 8010a3e:	4013      	ands	r3, r2
 8010a40:	d104      	bne.n	8010a4c <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8010a42:	6a3b      	ldr	r3, [r7, #32]
 8010a44:	0018      	movs	r0, r3
 8010a46:	f000 faa5 	bl	8010f94 <vPortFree>
 8010a4a:	e00a      	b.n	8010a62 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010a4c:	6a3b      	ldr	r3, [r7, #32]
 8010a4e:	2228      	movs	r2, #40	; 0x28
 8010a50:	5c9b      	ldrb	r3, [r3, r2]
 8010a52:	2201      	movs	r2, #1
 8010a54:	4393      	bics	r3, r2
 8010a56:	b2d9      	uxtb	r1, r3
 8010a58:	6a3b      	ldr	r3, [r7, #32]
 8010a5a:	2228      	movs	r2, #40	; 0x28
 8010a5c:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010a5e:	e000      	b.n	8010a62 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010a60:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010a62:	4b09      	ldr	r3, [pc, #36]	; (8010a88 <prvProcessReceivedCommands+0x188>)
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	2208      	movs	r2, #8
 8010a68:	18b9      	adds	r1, r7, r2
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	0018      	movs	r0, r3
 8010a6e:	f7fe fc51 	bl	800f314 <xQueueReceive>
 8010a72:	1e03      	subs	r3, r0, #0
 8010a74:	d000      	beq.n	8010a78 <prvProcessReceivedCommands+0x178>
 8010a76:	e747      	b.n	8010908 <prvProcessReceivedCommands+0x8>
	}
}
 8010a78:	46c0      	nop			; (mov r8, r8)
 8010a7a:	46c0      	nop			; (mov r8, r8)
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	b00b      	add	sp, #44	; 0x2c
 8010a80:	bd90      	pop	{r4, r7, pc}
 8010a82:	46c0      	nop			; (mov r8, r8)
 8010a84:	08012cbc 	.word	0x08012cbc
 8010a88:	20001404 	.word	0x20001404

08010a8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b088      	sub	sp, #32
 8010a90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010a92:	e041      	b.n	8010b18 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010a94:	4b2a      	ldr	r3, [pc, #168]	; (8010b40 <prvSwitchTimerLists+0xb4>)
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	68db      	ldr	r3, [r3, #12]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a9e:	4b28      	ldr	r3, [pc, #160]	; (8010b40 <prvSwitchTimerLists+0xb4>)
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	68db      	ldr	r3, [r3, #12]
 8010aa4:	68db      	ldr	r3, [r3, #12]
 8010aa6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	3304      	adds	r3, #4
 8010aac:	0018      	movs	r0, r3
 8010aae:	f7fe fa0a 	bl	800eec6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	6a1b      	ldr	r3, [r3, #32]
 8010ab6:	68fa      	ldr	r2, [r7, #12]
 8010ab8:	0010      	movs	r0, r2
 8010aba:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	2228      	movs	r2, #40	; 0x28
 8010ac0:	5c9b      	ldrb	r3, [r3, r2]
 8010ac2:	001a      	movs	r2, r3
 8010ac4:	2304      	movs	r3, #4
 8010ac6:	4013      	ands	r3, r2
 8010ac8:	d026      	beq.n	8010b18 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	699b      	ldr	r3, [r3, #24]
 8010ace:	693a      	ldr	r2, [r7, #16]
 8010ad0:	18d3      	adds	r3, r2, r3
 8010ad2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010ad4:	68ba      	ldr	r2, [r7, #8]
 8010ad6:	693b      	ldr	r3, [r7, #16]
 8010ad8:	429a      	cmp	r2, r3
 8010ada:	d90e      	bls.n	8010afa <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	68ba      	ldr	r2, [r7, #8]
 8010ae0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	68fa      	ldr	r2, [r7, #12]
 8010ae6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010ae8:	4b15      	ldr	r3, [pc, #84]	; (8010b40 <prvSwitchTimerLists+0xb4>)
 8010aea:	681a      	ldr	r2, [r3, #0]
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	3304      	adds	r3, #4
 8010af0:	0019      	movs	r1, r3
 8010af2:	0010      	movs	r0, r2
 8010af4:	f7fe f9b1 	bl	800ee5a <vListInsert>
 8010af8:	e00e      	b.n	8010b18 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010afa:	693a      	ldr	r2, [r7, #16]
 8010afc:	68f8      	ldr	r0, [r7, #12]
 8010afe:	2300      	movs	r3, #0
 8010b00:	9300      	str	r3, [sp, #0]
 8010b02:	2300      	movs	r3, #0
 8010b04:	2100      	movs	r1, #0
 8010b06:	f7ff fd8b 	bl	8010620 <xTimerGenericCommand>
 8010b0a:	0003      	movs	r3, r0
 8010b0c:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d101      	bne.n	8010b18 <prvSwitchTimerLists+0x8c>
 8010b14:	b672      	cpsid	i
 8010b16:	e7fe      	b.n	8010b16 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010b18:	4b09      	ldr	r3, [pc, #36]	; (8010b40 <prvSwitchTimerLists+0xb4>)
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d1b8      	bne.n	8010a94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010b22:	4b07      	ldr	r3, [pc, #28]	; (8010b40 <prvSwitchTimerLists+0xb4>)
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010b28:	4b06      	ldr	r3, [pc, #24]	; (8010b44 <prvSwitchTimerLists+0xb8>)
 8010b2a:	681a      	ldr	r2, [r3, #0]
 8010b2c:	4b04      	ldr	r3, [pc, #16]	; (8010b40 <prvSwitchTimerLists+0xb4>)
 8010b2e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8010b30:	4b04      	ldr	r3, [pc, #16]	; (8010b44 <prvSwitchTimerLists+0xb8>)
 8010b32:	697a      	ldr	r2, [r7, #20]
 8010b34:	601a      	str	r2, [r3, #0]
}
 8010b36:	46c0      	nop			; (mov r8, r8)
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	b006      	add	sp, #24
 8010b3c:	bd80      	pop	{r7, pc}
 8010b3e:	46c0      	nop			; (mov r8, r8)
 8010b40:	200013fc 	.word	0x200013fc
 8010b44:	20001400 	.word	0x20001400

08010b48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b082      	sub	sp, #8
 8010b4c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010b4e:	f000 f8d7 	bl	8010d00 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010b52:	4b16      	ldr	r3, [pc, #88]	; (8010bac <prvCheckForValidListAndQueue+0x64>)
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d123      	bne.n	8010ba2 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8010b5a:	4b15      	ldr	r3, [pc, #84]	; (8010bb0 <prvCheckForValidListAndQueue+0x68>)
 8010b5c:	0018      	movs	r0, r3
 8010b5e:	f7fe f931 	bl	800edc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010b62:	4b14      	ldr	r3, [pc, #80]	; (8010bb4 <prvCheckForValidListAndQueue+0x6c>)
 8010b64:	0018      	movs	r0, r3
 8010b66:	f7fe f92d 	bl	800edc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010b6a:	4b13      	ldr	r3, [pc, #76]	; (8010bb8 <prvCheckForValidListAndQueue+0x70>)
 8010b6c:	4a10      	ldr	r2, [pc, #64]	; (8010bb0 <prvCheckForValidListAndQueue+0x68>)
 8010b6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010b70:	4b12      	ldr	r3, [pc, #72]	; (8010bbc <prvCheckForValidListAndQueue+0x74>)
 8010b72:	4a10      	ldr	r2, [pc, #64]	; (8010bb4 <prvCheckForValidListAndQueue+0x6c>)
 8010b74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010b76:	4b12      	ldr	r3, [pc, #72]	; (8010bc0 <prvCheckForValidListAndQueue+0x78>)
 8010b78:	4a12      	ldr	r2, [pc, #72]	; (8010bc4 <prvCheckForValidListAndQueue+0x7c>)
 8010b7a:	2100      	movs	r1, #0
 8010b7c:	9100      	str	r1, [sp, #0]
 8010b7e:	2110      	movs	r1, #16
 8010b80:	200a      	movs	r0, #10
 8010b82:	f7fe fa1c 	bl	800efbe <xQueueGenericCreateStatic>
 8010b86:	0002      	movs	r2, r0
 8010b88:	4b08      	ldr	r3, [pc, #32]	; (8010bac <prvCheckForValidListAndQueue+0x64>)
 8010b8a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010b8c:	4b07      	ldr	r3, [pc, #28]	; (8010bac <prvCheckForValidListAndQueue+0x64>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d006      	beq.n	8010ba2 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010b94:	4b05      	ldr	r3, [pc, #20]	; (8010bac <prvCheckForValidListAndQueue+0x64>)
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	4a0b      	ldr	r2, [pc, #44]	; (8010bc8 <prvCheckForValidListAndQueue+0x80>)
 8010b9a:	0011      	movs	r1, r2
 8010b9c:	0018      	movs	r0, r3
 8010b9e:	f7fe fd8b 	bl	800f6b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010ba2:	f000 f8bf 	bl	8010d24 <vPortExitCritical>
}
 8010ba6:	46c0      	nop			; (mov r8, r8)
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	bd80      	pop	{r7, pc}
 8010bac:	20001404 	.word	0x20001404
 8010bb0:	200013d4 	.word	0x200013d4
 8010bb4:	200013e8 	.word	0x200013e8
 8010bb8:	200013fc 	.word	0x200013fc
 8010bbc:	20001400 	.word	0x20001400
 8010bc0:	200014b0 	.word	0x200014b0
 8010bc4:	20001410 	.word	0x20001410
 8010bc8:	08012590 	.word	0x08012590

08010bcc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b084      	sub	sp, #16
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	60f8      	str	r0, [r7, #12]
 8010bd4:	60b9      	str	r1, [r7, #8]
 8010bd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	3b04      	subs	r3, #4
 8010bdc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	2280      	movs	r2, #128	; 0x80
 8010be2:	0452      	lsls	r2, r2, #17
 8010be4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	3b04      	subs	r3, #4
 8010bea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8010bec:	68ba      	ldr	r2, [r7, #8]
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	3b04      	subs	r3, #4
 8010bf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010bf8:	4a08      	ldr	r2, [pc, #32]	; (8010c1c <pxPortInitialiseStack+0x50>)
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	3b14      	subs	r3, #20
 8010c02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010c04:	687a      	ldr	r2, [r7, #4]
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	3b20      	subs	r3, #32
 8010c0e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010c10:	68fb      	ldr	r3, [r7, #12]
}
 8010c12:	0018      	movs	r0, r3
 8010c14:	46bd      	mov	sp, r7
 8010c16:	b004      	add	sp, #16
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	46c0      	nop			; (mov r8, r8)
 8010c1c:	08010c21 	.word	0x08010c21

08010c20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b082      	sub	sp, #8
 8010c24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8010c26:	2300      	movs	r3, #0
 8010c28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010c2a:	4b08      	ldr	r3, [pc, #32]	; (8010c4c <prvTaskExitError+0x2c>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	3301      	adds	r3, #1
 8010c30:	d001      	beq.n	8010c36 <prvTaskExitError+0x16>
 8010c32:	b672      	cpsid	i
 8010c34:	e7fe      	b.n	8010c34 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8010c36:	b672      	cpsid	i
	while( ulDummy == 0 )
 8010c38:	46c0      	nop			; (mov r8, r8)
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d0fc      	beq.n	8010c3a <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010c40:	46c0      	nop			; (mov r8, r8)
 8010c42:	46c0      	nop			; (mov r8, r8)
 8010c44:	46bd      	mov	sp, r7
 8010c46:	b002      	add	sp, #8
 8010c48:	bd80      	pop	{r7, pc}
 8010c4a:	46c0      	nop			; (mov r8, r8)
 8010c4c:	20000488 	.word	0x20000488

08010c50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8010c54:	46c0      	nop			; (mov r8, r8)
 8010c56:	46bd      	mov	sp, r7
 8010c58:	bd80      	pop	{r7, pc}
 8010c5a:	0000      	movs	r0, r0
 8010c5c:	0000      	movs	r0, r0
	...

08010c60 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8010c60:	4a0b      	ldr	r2, [pc, #44]	; (8010c90 <pxCurrentTCBConst2>)
 8010c62:	6813      	ldr	r3, [r2, #0]
 8010c64:	6818      	ldr	r0, [r3, #0]
 8010c66:	3020      	adds	r0, #32
 8010c68:	f380 8809 	msr	PSP, r0
 8010c6c:	2002      	movs	r0, #2
 8010c6e:	f380 8814 	msr	CONTROL, r0
 8010c72:	f3bf 8f6f 	isb	sy
 8010c76:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8010c78:	46ae      	mov	lr, r5
 8010c7a:	bc08      	pop	{r3}
 8010c7c:	bc04      	pop	{r2}
 8010c7e:	b662      	cpsie	i
 8010c80:	4718      	bx	r3
 8010c82:	46c0      	nop			; (mov r8, r8)
 8010c84:	46c0      	nop			; (mov r8, r8)
 8010c86:	46c0      	nop			; (mov r8, r8)
 8010c88:	46c0      	nop			; (mov r8, r8)
 8010c8a:	46c0      	nop			; (mov r8, r8)
 8010c8c:	46c0      	nop			; (mov r8, r8)
 8010c8e:	46c0      	nop			; (mov r8, r8)

08010c90 <pxCurrentTCBConst2>:
 8010c90:	20000ed4 	.word	0x20000ed4
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8010c94:	46c0      	nop			; (mov r8, r8)
 8010c96:	46c0      	nop			; (mov r8, r8)

08010c98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010c9c:	4b0e      	ldr	r3, [pc, #56]	; (8010cd8 <xPortStartScheduler+0x40>)
 8010c9e:	681a      	ldr	r2, [r3, #0]
 8010ca0:	4b0d      	ldr	r3, [pc, #52]	; (8010cd8 <xPortStartScheduler+0x40>)
 8010ca2:	21ff      	movs	r1, #255	; 0xff
 8010ca4:	0409      	lsls	r1, r1, #16
 8010ca6:	430a      	orrs	r2, r1
 8010ca8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010caa:	4b0b      	ldr	r3, [pc, #44]	; (8010cd8 <xPortStartScheduler+0x40>)
 8010cac:	681a      	ldr	r2, [r3, #0]
 8010cae:	4b0a      	ldr	r3, [pc, #40]	; (8010cd8 <xPortStartScheduler+0x40>)
 8010cb0:	21ff      	movs	r1, #255	; 0xff
 8010cb2:	0609      	lsls	r1, r1, #24
 8010cb4:	430a      	orrs	r2, r1
 8010cb6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010cb8:	f000 f898 	bl	8010dec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010cbc:	4b07      	ldr	r3, [pc, #28]	; (8010cdc <xPortStartScheduler+0x44>)
 8010cbe:	2200      	movs	r2, #0
 8010cc0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8010cc2:	f7ff ffcd 	bl	8010c60 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010cc6:	f7ff f8ad 	bl	800fe24 <vTaskSwitchContext>
	prvTaskExitError();
 8010cca:	f7ff ffa9 	bl	8010c20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010cce:	2300      	movs	r3, #0
}
 8010cd0:	0018      	movs	r0, r3
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	46c0      	nop			; (mov r8, r8)
 8010cd8:	e000ed20 	.word	0xe000ed20
 8010cdc:	20000488 	.word	0x20000488

08010ce0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010ce4:	4b05      	ldr	r3, [pc, #20]	; (8010cfc <vPortYield+0x1c>)
 8010ce6:	2280      	movs	r2, #128	; 0x80
 8010ce8:	0552      	lsls	r2, r2, #21
 8010cea:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8010cec:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8010cf0:	f3bf 8f6f 	isb	sy
}
 8010cf4:	46c0      	nop			; (mov r8, r8)
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}
 8010cfa:	46c0      	nop			; (mov r8, r8)
 8010cfc:	e000ed04 	.word	0xe000ed04

08010d00 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8010d04:	b672      	cpsid	i
	uxCriticalNesting++;
 8010d06:	4b06      	ldr	r3, [pc, #24]	; (8010d20 <vPortEnterCritical+0x20>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	1c5a      	adds	r2, r3, #1
 8010d0c:	4b04      	ldr	r3, [pc, #16]	; (8010d20 <vPortEnterCritical+0x20>)
 8010d0e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8010d10:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8010d14:	f3bf 8f6f 	isb	sy
}
 8010d18:	46c0      	nop			; (mov r8, r8)
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	bd80      	pop	{r7, pc}
 8010d1e:	46c0      	nop			; (mov r8, r8)
 8010d20:	20000488 	.word	0x20000488

08010d24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010d28:	4b09      	ldr	r3, [pc, #36]	; (8010d50 <vPortExitCritical+0x2c>)
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d101      	bne.n	8010d34 <vPortExitCritical+0x10>
 8010d30:	b672      	cpsid	i
 8010d32:	e7fe      	b.n	8010d32 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8010d34:	4b06      	ldr	r3, [pc, #24]	; (8010d50 <vPortExitCritical+0x2c>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	1e5a      	subs	r2, r3, #1
 8010d3a:	4b05      	ldr	r3, [pc, #20]	; (8010d50 <vPortExitCritical+0x2c>)
 8010d3c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8010d3e:	4b04      	ldr	r3, [pc, #16]	; (8010d50 <vPortExitCritical+0x2c>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d100      	bne.n	8010d48 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8010d46:	b662      	cpsie	i
	}
}
 8010d48:	46c0      	nop			; (mov r8, r8)
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	46c0      	nop			; (mov r8, r8)
 8010d50:	20000488 	.word	0x20000488

08010d54 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8010d54:	f3ef 8010 	mrs	r0, PRIMASK
 8010d58:	b672      	cpsid	i
 8010d5a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8010d5c:	46c0      	nop			; (mov r8, r8)
 8010d5e:	0018      	movs	r0, r3

08010d60 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8010d60:	f380 8810 	msr	PRIMASK, r0
 8010d64:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8010d66:	46c0      	nop			; (mov r8, r8)
	...

08010d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010d70:	f3ef 8009 	mrs	r0, PSP
 8010d74:	4b0e      	ldr	r3, [pc, #56]	; (8010db0 <pxCurrentTCBConst>)
 8010d76:	681a      	ldr	r2, [r3, #0]
 8010d78:	3820      	subs	r0, #32
 8010d7a:	6010      	str	r0, [r2, #0]
 8010d7c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8010d7e:	4644      	mov	r4, r8
 8010d80:	464d      	mov	r5, r9
 8010d82:	4656      	mov	r6, sl
 8010d84:	465f      	mov	r7, fp
 8010d86:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8010d88:	b508      	push	{r3, lr}
 8010d8a:	b672      	cpsid	i
 8010d8c:	f7ff f84a 	bl	800fe24 <vTaskSwitchContext>
 8010d90:	b662      	cpsie	i
 8010d92:	bc0c      	pop	{r2, r3}
 8010d94:	6811      	ldr	r1, [r2, #0]
 8010d96:	6808      	ldr	r0, [r1, #0]
 8010d98:	3010      	adds	r0, #16
 8010d9a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8010d9c:	46a0      	mov	r8, r4
 8010d9e:	46a9      	mov	r9, r5
 8010da0:	46b2      	mov	sl, r6
 8010da2:	46bb      	mov	fp, r7
 8010da4:	f380 8809 	msr	PSP, r0
 8010da8:	3820      	subs	r0, #32
 8010daa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8010dac:	4718      	bx	r3
 8010dae:	46c0      	nop			; (mov r8, r8)

08010db0 <pxCurrentTCBConst>:
 8010db0:	20000ed4 	.word	0x20000ed4
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8010db4:	46c0      	nop			; (mov r8, r8)
 8010db6:	46c0      	nop			; (mov r8, r8)

08010db8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b082      	sub	sp, #8
 8010dbc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8010dbe:	f7ff ffc9 	bl	8010d54 <ulSetInterruptMaskFromISR>
 8010dc2:	0003      	movs	r3, r0
 8010dc4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010dc6:	f7fe ff75 	bl	800fcb4 <xTaskIncrementTick>
 8010dca:	1e03      	subs	r3, r0, #0
 8010dcc:	d003      	beq.n	8010dd6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010dce:	4b06      	ldr	r3, [pc, #24]	; (8010de8 <xPortSysTickHandler+0x30>)
 8010dd0:	2280      	movs	r2, #128	; 0x80
 8010dd2:	0552      	lsls	r2, r2, #21
 8010dd4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	0018      	movs	r0, r3
 8010dda:	f7ff ffc1 	bl	8010d60 <vClearInterruptMaskFromISR>
}
 8010dde:	46c0      	nop			; (mov r8, r8)
 8010de0:	46bd      	mov	sp, r7
 8010de2:	b002      	add	sp, #8
 8010de4:	bd80      	pop	{r7, pc}
 8010de6:	46c0      	nop			; (mov r8, r8)
 8010de8:	e000ed04 	.word	0xe000ed04

08010dec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010df0:	4b0b      	ldr	r3, [pc, #44]	; (8010e20 <vPortSetupTimerInterrupt+0x34>)
 8010df2:	2200      	movs	r2, #0
 8010df4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010df6:	4b0b      	ldr	r3, [pc, #44]	; (8010e24 <vPortSetupTimerInterrupt+0x38>)
 8010df8:	2200      	movs	r2, #0
 8010dfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010dfc:	4b0a      	ldr	r3, [pc, #40]	; (8010e28 <vPortSetupTimerInterrupt+0x3c>)
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	22fa      	movs	r2, #250	; 0xfa
 8010e02:	0091      	lsls	r1, r2, #2
 8010e04:	0018      	movs	r0, r3
 8010e06:	f7ef f991 	bl	800012c <__udivsi3>
 8010e0a:	0003      	movs	r3, r0
 8010e0c:	001a      	movs	r2, r3
 8010e0e:	4b07      	ldr	r3, [pc, #28]	; (8010e2c <vPortSetupTimerInterrupt+0x40>)
 8010e10:	3a01      	subs	r2, #1
 8010e12:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8010e14:	4b02      	ldr	r3, [pc, #8]	; (8010e20 <vPortSetupTimerInterrupt+0x34>)
 8010e16:	2207      	movs	r2, #7
 8010e18:	601a      	str	r2, [r3, #0]
}
 8010e1a:	46c0      	nop			; (mov r8, r8)
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	bd80      	pop	{r7, pc}
 8010e20:	e000e010 	.word	0xe000e010
 8010e24:	e000e018 	.word	0xe000e018
 8010e28:	2000047c 	.word	0x2000047c
 8010e2c:	e000e014 	.word	0xe000e014

08010e30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b086      	sub	sp, #24
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8010e3c:	f7fe fe94 	bl	800fb68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010e40:	4b4e      	ldr	r3, [pc, #312]	; (8010f7c <pvPortMalloc+0x14c>)
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d101      	bne.n	8010e4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010e48:	f000 f8f2 	bl	8011030 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010e4c:	4b4c      	ldr	r3, [pc, #304]	; (8010f80 <pvPortMalloc+0x150>)
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	687a      	ldr	r2, [r7, #4]
 8010e52:	4013      	ands	r3, r2
 8010e54:	d000      	beq.n	8010e58 <pvPortMalloc+0x28>
 8010e56:	e07e      	b.n	8010f56 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d012      	beq.n	8010e84 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8010e5e:	2208      	movs	r2, #8
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	189b      	adds	r3, r3, r2
 8010e64:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2207      	movs	r2, #7
 8010e6a:	4013      	ands	r3, r2
 8010e6c:	d00a      	beq.n	8010e84 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	2207      	movs	r2, #7
 8010e72:	4393      	bics	r3, r2
 8010e74:	3308      	adds	r3, #8
 8010e76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	2207      	movs	r2, #7
 8010e7c:	4013      	ands	r3, r2
 8010e7e:	d001      	beq.n	8010e84 <pvPortMalloc+0x54>
 8010e80:	b672      	cpsid	i
 8010e82:	e7fe      	b.n	8010e82 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d065      	beq.n	8010f56 <pvPortMalloc+0x126>
 8010e8a:	4b3e      	ldr	r3, [pc, #248]	; (8010f84 <pvPortMalloc+0x154>)
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	687a      	ldr	r2, [r7, #4]
 8010e90:	429a      	cmp	r2, r3
 8010e92:	d860      	bhi.n	8010f56 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010e94:	4b3c      	ldr	r3, [pc, #240]	; (8010f88 <pvPortMalloc+0x158>)
 8010e96:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8010e98:	4b3b      	ldr	r3, [pc, #236]	; (8010f88 <pvPortMalloc+0x158>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010e9e:	e004      	b.n	8010eaa <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8010ea0:	697b      	ldr	r3, [r7, #20]
 8010ea2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010ea4:	697b      	ldr	r3, [r7, #20]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010eaa:	697b      	ldr	r3, [r7, #20]
 8010eac:	685b      	ldr	r3, [r3, #4]
 8010eae:	687a      	ldr	r2, [r7, #4]
 8010eb0:	429a      	cmp	r2, r3
 8010eb2:	d903      	bls.n	8010ebc <pvPortMalloc+0x8c>
 8010eb4:	697b      	ldr	r3, [r7, #20]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d1f1      	bne.n	8010ea0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010ebc:	4b2f      	ldr	r3, [pc, #188]	; (8010f7c <pvPortMalloc+0x14c>)
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	697a      	ldr	r2, [r7, #20]
 8010ec2:	429a      	cmp	r2, r3
 8010ec4:	d047      	beq.n	8010f56 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010ec6:	693b      	ldr	r3, [r7, #16]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	2208      	movs	r2, #8
 8010ecc:	189b      	adds	r3, r3, r2
 8010ece:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010ed0:	697b      	ldr	r3, [r7, #20]
 8010ed2:	681a      	ldr	r2, [r3, #0]
 8010ed4:	693b      	ldr	r3, [r7, #16]
 8010ed6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010ed8:	697b      	ldr	r3, [r7, #20]
 8010eda:	685a      	ldr	r2, [r3, #4]
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	1ad2      	subs	r2, r2, r3
 8010ee0:	2308      	movs	r3, #8
 8010ee2:	005b      	lsls	r3, r3, #1
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	d916      	bls.n	8010f16 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010ee8:	697a      	ldr	r2, [r7, #20]
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	18d3      	adds	r3, r2, r3
 8010eee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010ef0:	68bb      	ldr	r3, [r7, #8]
 8010ef2:	2207      	movs	r2, #7
 8010ef4:	4013      	ands	r3, r2
 8010ef6:	d001      	beq.n	8010efc <pvPortMalloc+0xcc>
 8010ef8:	b672      	cpsid	i
 8010efa:	e7fe      	b.n	8010efa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010efc:	697b      	ldr	r3, [r7, #20]
 8010efe:	685a      	ldr	r2, [r3, #4]
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	1ad2      	subs	r2, r2, r3
 8010f04:	68bb      	ldr	r3, [r7, #8]
 8010f06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010f08:	697b      	ldr	r3, [r7, #20]
 8010f0a:	687a      	ldr	r2, [r7, #4]
 8010f0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010f0e:	68bb      	ldr	r3, [r7, #8]
 8010f10:	0018      	movs	r0, r3
 8010f12:	f000 f8ed 	bl	80110f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010f16:	4b1b      	ldr	r3, [pc, #108]	; (8010f84 <pvPortMalloc+0x154>)
 8010f18:	681a      	ldr	r2, [r3, #0]
 8010f1a:	697b      	ldr	r3, [r7, #20]
 8010f1c:	685b      	ldr	r3, [r3, #4]
 8010f1e:	1ad2      	subs	r2, r2, r3
 8010f20:	4b18      	ldr	r3, [pc, #96]	; (8010f84 <pvPortMalloc+0x154>)
 8010f22:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010f24:	4b17      	ldr	r3, [pc, #92]	; (8010f84 <pvPortMalloc+0x154>)
 8010f26:	681a      	ldr	r2, [r3, #0]
 8010f28:	4b18      	ldr	r3, [pc, #96]	; (8010f8c <pvPortMalloc+0x15c>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	429a      	cmp	r2, r3
 8010f2e:	d203      	bcs.n	8010f38 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010f30:	4b14      	ldr	r3, [pc, #80]	; (8010f84 <pvPortMalloc+0x154>)
 8010f32:	681a      	ldr	r2, [r3, #0]
 8010f34:	4b15      	ldr	r3, [pc, #84]	; (8010f8c <pvPortMalloc+0x15c>)
 8010f36:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	685a      	ldr	r2, [r3, #4]
 8010f3c:	4b10      	ldr	r3, [pc, #64]	; (8010f80 <pvPortMalloc+0x150>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	431a      	orrs	r2, r3
 8010f42:	697b      	ldr	r3, [r7, #20]
 8010f44:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	2200      	movs	r2, #0
 8010f4a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010f4c:	4b10      	ldr	r3, [pc, #64]	; (8010f90 <pvPortMalloc+0x160>)
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	1c5a      	adds	r2, r3, #1
 8010f52:	4b0f      	ldr	r3, [pc, #60]	; (8010f90 <pvPortMalloc+0x160>)
 8010f54:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010f56:	f7fe fe13 	bl	800fb80 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d101      	bne.n	8010f64 <pvPortMalloc+0x134>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8010f60:	f7f7 fd15 	bl	800898e <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	2207      	movs	r2, #7
 8010f68:	4013      	ands	r3, r2
 8010f6a:	d001      	beq.n	8010f70 <pvPortMalloc+0x140>
 8010f6c:	b672      	cpsid	i
 8010f6e:	e7fe      	b.n	8010f6e <pvPortMalloc+0x13e>
	return pvReturn;
 8010f70:	68fb      	ldr	r3, [r7, #12]
}
 8010f72:	0018      	movs	r0, r3
 8010f74:	46bd      	mov	sp, r7
 8010f76:	b006      	add	sp, #24
 8010f78:	bd80      	pop	{r7, pc}
 8010f7a:	46c0      	nop			; (mov r8, r8)
 8010f7c:	20005504 	.word	0x20005504
 8010f80:	20005518 	.word	0x20005518
 8010f84:	20005508 	.word	0x20005508
 8010f88:	200054fc 	.word	0x200054fc
 8010f8c:	2000550c 	.word	0x2000550c
 8010f90:	20005510 	.word	0x20005510

08010f94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010f94:	b580      	push	{r7, lr}
 8010f96:	b084      	sub	sp, #16
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d03a      	beq.n	801101c <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010fa6:	2308      	movs	r3, #8
 8010fa8:	425b      	negs	r3, r3
 8010faa:	68fa      	ldr	r2, [r7, #12]
 8010fac:	18d3      	adds	r3, r2, r3
 8010fae:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010fb4:	68bb      	ldr	r3, [r7, #8]
 8010fb6:	685a      	ldr	r2, [r3, #4]
 8010fb8:	4b1a      	ldr	r3, [pc, #104]	; (8011024 <vPortFree+0x90>)
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	4013      	ands	r3, r2
 8010fbe:	d101      	bne.n	8010fc4 <vPortFree+0x30>
 8010fc0:	b672      	cpsid	i
 8010fc2:	e7fe      	b.n	8010fc2 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010fc4:	68bb      	ldr	r3, [r7, #8]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d001      	beq.n	8010fd0 <vPortFree+0x3c>
 8010fcc:	b672      	cpsid	i
 8010fce:	e7fe      	b.n	8010fce <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010fd0:	68bb      	ldr	r3, [r7, #8]
 8010fd2:	685a      	ldr	r2, [r3, #4]
 8010fd4:	4b13      	ldr	r3, [pc, #76]	; (8011024 <vPortFree+0x90>)
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	4013      	ands	r3, r2
 8010fda:	d01f      	beq.n	801101c <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010fdc:	68bb      	ldr	r3, [r7, #8]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d11b      	bne.n	801101c <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010fe4:	68bb      	ldr	r3, [r7, #8]
 8010fe6:	685a      	ldr	r2, [r3, #4]
 8010fe8:	4b0e      	ldr	r3, [pc, #56]	; (8011024 <vPortFree+0x90>)
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	43db      	mvns	r3, r3
 8010fee:	401a      	ands	r2, r3
 8010ff0:	68bb      	ldr	r3, [r7, #8]
 8010ff2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010ff4:	f7fe fdb8 	bl	800fb68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010ff8:	68bb      	ldr	r3, [r7, #8]
 8010ffa:	685a      	ldr	r2, [r3, #4]
 8010ffc:	4b0a      	ldr	r3, [pc, #40]	; (8011028 <vPortFree+0x94>)
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	18d2      	adds	r2, r2, r3
 8011002:	4b09      	ldr	r3, [pc, #36]	; (8011028 <vPortFree+0x94>)
 8011004:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011006:	68bb      	ldr	r3, [r7, #8]
 8011008:	0018      	movs	r0, r3
 801100a:	f000 f871 	bl	80110f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801100e:	4b07      	ldr	r3, [pc, #28]	; (801102c <vPortFree+0x98>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	1c5a      	adds	r2, r3, #1
 8011014:	4b05      	ldr	r3, [pc, #20]	; (801102c <vPortFree+0x98>)
 8011016:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8011018:	f7fe fdb2 	bl	800fb80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801101c:	46c0      	nop			; (mov r8, r8)
 801101e:	46bd      	mov	sp, r7
 8011020:	b004      	add	sp, #16
 8011022:	bd80      	pop	{r7, pc}
 8011024:	20005518 	.word	0x20005518
 8011028:	20005508 	.word	0x20005508
 801102c:	20005514 	.word	0x20005514

08011030 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011030:	b580      	push	{r7, lr}
 8011032:	b084      	sub	sp, #16
 8011034:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011036:	4b27      	ldr	r3, [pc, #156]	; (80110d4 <prvHeapInit+0xa4>)
 8011038:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801103a:	4b27      	ldr	r3, [pc, #156]	; (80110d8 <prvHeapInit+0xa8>)
 801103c:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	2207      	movs	r2, #7
 8011042:	4013      	ands	r3, r2
 8011044:	d00c      	beq.n	8011060 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	3307      	adds	r3, #7
 801104a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	2207      	movs	r2, #7
 8011050:	4393      	bics	r3, r2
 8011052:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011054:	68ba      	ldr	r2, [r7, #8]
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	1ad2      	subs	r2, r2, r3
 801105a:	4b1f      	ldr	r3, [pc, #124]	; (80110d8 <prvHeapInit+0xa8>)
 801105c:	18d3      	adds	r3, r2, r3
 801105e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011064:	4b1d      	ldr	r3, [pc, #116]	; (80110dc <prvHeapInit+0xac>)
 8011066:	687a      	ldr	r2, [r7, #4]
 8011068:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801106a:	4b1c      	ldr	r3, [pc, #112]	; (80110dc <prvHeapInit+0xac>)
 801106c:	2200      	movs	r2, #0
 801106e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	68ba      	ldr	r2, [r7, #8]
 8011074:	18d3      	adds	r3, r2, r3
 8011076:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011078:	2208      	movs	r2, #8
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	1a9b      	subs	r3, r3, r2
 801107e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	2207      	movs	r2, #7
 8011084:	4393      	bics	r3, r2
 8011086:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011088:	68fa      	ldr	r2, [r7, #12]
 801108a:	4b15      	ldr	r3, [pc, #84]	; (80110e0 <prvHeapInit+0xb0>)
 801108c:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 801108e:	4b14      	ldr	r3, [pc, #80]	; (80110e0 <prvHeapInit+0xb0>)
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	2200      	movs	r2, #0
 8011094:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011096:	4b12      	ldr	r3, [pc, #72]	; (80110e0 <prvHeapInit+0xb0>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	2200      	movs	r2, #0
 801109c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	68fa      	ldr	r2, [r7, #12]
 80110a6:	1ad2      	subs	r2, r2, r3
 80110a8:	683b      	ldr	r3, [r7, #0]
 80110aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80110ac:	4b0c      	ldr	r3, [pc, #48]	; (80110e0 <prvHeapInit+0xb0>)
 80110ae:	681a      	ldr	r2, [r3, #0]
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80110b4:	683b      	ldr	r3, [r7, #0]
 80110b6:	685a      	ldr	r2, [r3, #4]
 80110b8:	4b0a      	ldr	r3, [pc, #40]	; (80110e4 <prvHeapInit+0xb4>)
 80110ba:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	685a      	ldr	r2, [r3, #4]
 80110c0:	4b09      	ldr	r3, [pc, #36]	; (80110e8 <prvHeapInit+0xb8>)
 80110c2:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80110c4:	4b09      	ldr	r3, [pc, #36]	; (80110ec <prvHeapInit+0xbc>)
 80110c6:	2280      	movs	r2, #128	; 0x80
 80110c8:	0612      	lsls	r2, r2, #24
 80110ca:	601a      	str	r2, [r3, #0]
}
 80110cc:	46c0      	nop			; (mov r8, r8)
 80110ce:	46bd      	mov	sp, r7
 80110d0:	b004      	add	sp, #16
 80110d2:	bd80      	pop	{r7, pc}
 80110d4:	00003ffc 	.word	0x00003ffc
 80110d8:	20001500 	.word	0x20001500
 80110dc:	200054fc 	.word	0x200054fc
 80110e0:	20005504 	.word	0x20005504
 80110e4:	2000550c 	.word	0x2000550c
 80110e8:	20005508 	.word	0x20005508
 80110ec:	20005518 	.word	0x20005518

080110f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b084      	sub	sp, #16
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80110f8:	4b27      	ldr	r3, [pc, #156]	; (8011198 <prvInsertBlockIntoFreeList+0xa8>)
 80110fa:	60fb      	str	r3, [r7, #12]
 80110fc:	e002      	b.n	8011104 <prvInsertBlockIntoFreeList+0x14>
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	60fb      	str	r3, [r7, #12]
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	687a      	ldr	r2, [r7, #4]
 801110a:	429a      	cmp	r2, r3
 801110c:	d8f7      	bhi.n	80110fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	685b      	ldr	r3, [r3, #4]
 8011116:	68ba      	ldr	r2, [r7, #8]
 8011118:	18d3      	adds	r3, r2, r3
 801111a:	687a      	ldr	r2, [r7, #4]
 801111c:	429a      	cmp	r2, r3
 801111e:	d108      	bne.n	8011132 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	685a      	ldr	r2, [r3, #4]
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	685b      	ldr	r3, [r3, #4]
 8011128:	18d2      	adds	r2, r2, r3
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	685b      	ldr	r3, [r3, #4]
 801113a:	68ba      	ldr	r2, [r7, #8]
 801113c:	18d2      	adds	r2, r2, r3
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	429a      	cmp	r2, r3
 8011144:	d118      	bne.n	8011178 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	681a      	ldr	r2, [r3, #0]
 801114a:	4b14      	ldr	r3, [pc, #80]	; (801119c <prvInsertBlockIntoFreeList+0xac>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	429a      	cmp	r2, r3
 8011150:	d00d      	beq.n	801116e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	685a      	ldr	r2, [r3, #4]
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	685b      	ldr	r3, [r3, #4]
 801115c:	18d2      	adds	r2, r2, r3
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	681a      	ldr	r2, [r3, #0]
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	601a      	str	r2, [r3, #0]
 801116c:	e008      	b.n	8011180 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801116e:	4b0b      	ldr	r3, [pc, #44]	; (801119c <prvInsertBlockIntoFreeList+0xac>)
 8011170:	681a      	ldr	r2, [r3, #0]
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	601a      	str	r2, [r3, #0]
 8011176:	e003      	b.n	8011180 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	681a      	ldr	r2, [r3, #0]
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011180:	68fa      	ldr	r2, [r7, #12]
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	429a      	cmp	r2, r3
 8011186:	d002      	beq.n	801118e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	687a      	ldr	r2, [r7, #4]
 801118c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801118e:	46c0      	nop			; (mov r8, r8)
 8011190:	46bd      	mov	sp, r7
 8011192:	b004      	add	sp, #16
 8011194:	bd80      	pop	{r7, pc}
 8011196:	46c0      	nop			; (mov r8, r8)
 8011198:	200054fc 	.word	0x200054fc
 801119c:	20005504 	.word	0x20005504

080111a0 <calloc>:
 80111a0:	b510      	push	{r4, lr}
 80111a2:	4b03      	ldr	r3, [pc, #12]	; (80111b0 <calloc+0x10>)
 80111a4:	000a      	movs	r2, r1
 80111a6:	0001      	movs	r1, r0
 80111a8:	6818      	ldr	r0, [r3, #0]
 80111aa:	f000 fa5b 	bl	8011664 <_calloc_r>
 80111ae:	bd10      	pop	{r4, pc}
 80111b0:	2000048c 	.word	0x2000048c

080111b4 <__errno>:
 80111b4:	4b01      	ldr	r3, [pc, #4]	; (80111bc <__errno+0x8>)
 80111b6:	6818      	ldr	r0, [r3, #0]
 80111b8:	4770      	bx	lr
 80111ba:	46c0      	nop			; (mov r8, r8)
 80111bc:	2000048c 	.word	0x2000048c

080111c0 <__sflush_r>:
 80111c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80111c2:	898b      	ldrh	r3, [r1, #12]
 80111c4:	0005      	movs	r5, r0
 80111c6:	000c      	movs	r4, r1
 80111c8:	071a      	lsls	r2, r3, #28
 80111ca:	d45f      	bmi.n	801128c <__sflush_r+0xcc>
 80111cc:	684a      	ldr	r2, [r1, #4]
 80111ce:	2a00      	cmp	r2, #0
 80111d0:	dc04      	bgt.n	80111dc <__sflush_r+0x1c>
 80111d2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80111d4:	2a00      	cmp	r2, #0
 80111d6:	dc01      	bgt.n	80111dc <__sflush_r+0x1c>
 80111d8:	2000      	movs	r0, #0
 80111da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80111dc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80111de:	2f00      	cmp	r7, #0
 80111e0:	d0fa      	beq.n	80111d8 <__sflush_r+0x18>
 80111e2:	2200      	movs	r2, #0
 80111e4:	2180      	movs	r1, #128	; 0x80
 80111e6:	682e      	ldr	r6, [r5, #0]
 80111e8:	602a      	str	r2, [r5, #0]
 80111ea:	001a      	movs	r2, r3
 80111ec:	0149      	lsls	r1, r1, #5
 80111ee:	400a      	ands	r2, r1
 80111f0:	420b      	tst	r3, r1
 80111f2:	d034      	beq.n	801125e <__sflush_r+0x9e>
 80111f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80111f6:	89a3      	ldrh	r3, [r4, #12]
 80111f8:	075b      	lsls	r3, r3, #29
 80111fa:	d506      	bpl.n	801120a <__sflush_r+0x4a>
 80111fc:	6863      	ldr	r3, [r4, #4]
 80111fe:	1ac0      	subs	r0, r0, r3
 8011200:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011202:	2b00      	cmp	r3, #0
 8011204:	d001      	beq.n	801120a <__sflush_r+0x4a>
 8011206:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011208:	1ac0      	subs	r0, r0, r3
 801120a:	0002      	movs	r2, r0
 801120c:	6a21      	ldr	r1, [r4, #32]
 801120e:	2300      	movs	r3, #0
 8011210:	0028      	movs	r0, r5
 8011212:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8011214:	47b8      	blx	r7
 8011216:	89a1      	ldrh	r1, [r4, #12]
 8011218:	1c43      	adds	r3, r0, #1
 801121a:	d106      	bne.n	801122a <__sflush_r+0x6a>
 801121c:	682b      	ldr	r3, [r5, #0]
 801121e:	2b1d      	cmp	r3, #29
 8011220:	d831      	bhi.n	8011286 <__sflush_r+0xc6>
 8011222:	4a2c      	ldr	r2, [pc, #176]	; (80112d4 <__sflush_r+0x114>)
 8011224:	40da      	lsrs	r2, r3
 8011226:	07d3      	lsls	r3, r2, #31
 8011228:	d52d      	bpl.n	8011286 <__sflush_r+0xc6>
 801122a:	2300      	movs	r3, #0
 801122c:	6063      	str	r3, [r4, #4]
 801122e:	6923      	ldr	r3, [r4, #16]
 8011230:	6023      	str	r3, [r4, #0]
 8011232:	04cb      	lsls	r3, r1, #19
 8011234:	d505      	bpl.n	8011242 <__sflush_r+0x82>
 8011236:	1c43      	adds	r3, r0, #1
 8011238:	d102      	bne.n	8011240 <__sflush_r+0x80>
 801123a:	682b      	ldr	r3, [r5, #0]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d100      	bne.n	8011242 <__sflush_r+0x82>
 8011240:	6560      	str	r0, [r4, #84]	; 0x54
 8011242:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011244:	602e      	str	r6, [r5, #0]
 8011246:	2900      	cmp	r1, #0
 8011248:	d0c6      	beq.n	80111d8 <__sflush_r+0x18>
 801124a:	0023      	movs	r3, r4
 801124c:	3344      	adds	r3, #68	; 0x44
 801124e:	4299      	cmp	r1, r3
 8011250:	d002      	beq.n	8011258 <__sflush_r+0x98>
 8011252:	0028      	movs	r0, r5
 8011254:	f000 fa14 	bl	8011680 <_free_r>
 8011258:	2000      	movs	r0, #0
 801125a:	6360      	str	r0, [r4, #52]	; 0x34
 801125c:	e7bd      	b.n	80111da <__sflush_r+0x1a>
 801125e:	2301      	movs	r3, #1
 8011260:	0028      	movs	r0, r5
 8011262:	6a21      	ldr	r1, [r4, #32]
 8011264:	47b8      	blx	r7
 8011266:	1c43      	adds	r3, r0, #1
 8011268:	d1c5      	bne.n	80111f6 <__sflush_r+0x36>
 801126a:	682b      	ldr	r3, [r5, #0]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d0c2      	beq.n	80111f6 <__sflush_r+0x36>
 8011270:	2b1d      	cmp	r3, #29
 8011272:	d001      	beq.n	8011278 <__sflush_r+0xb8>
 8011274:	2b16      	cmp	r3, #22
 8011276:	d101      	bne.n	801127c <__sflush_r+0xbc>
 8011278:	602e      	str	r6, [r5, #0]
 801127a:	e7ad      	b.n	80111d8 <__sflush_r+0x18>
 801127c:	2340      	movs	r3, #64	; 0x40
 801127e:	89a2      	ldrh	r2, [r4, #12]
 8011280:	4313      	orrs	r3, r2
 8011282:	81a3      	strh	r3, [r4, #12]
 8011284:	e7a9      	b.n	80111da <__sflush_r+0x1a>
 8011286:	2340      	movs	r3, #64	; 0x40
 8011288:	430b      	orrs	r3, r1
 801128a:	e7fa      	b.n	8011282 <__sflush_r+0xc2>
 801128c:	690f      	ldr	r7, [r1, #16]
 801128e:	2f00      	cmp	r7, #0
 8011290:	d0a2      	beq.n	80111d8 <__sflush_r+0x18>
 8011292:	680a      	ldr	r2, [r1, #0]
 8011294:	600f      	str	r7, [r1, #0]
 8011296:	1bd2      	subs	r2, r2, r7
 8011298:	9201      	str	r2, [sp, #4]
 801129a:	2200      	movs	r2, #0
 801129c:	079b      	lsls	r3, r3, #30
 801129e:	d100      	bne.n	80112a2 <__sflush_r+0xe2>
 80112a0:	694a      	ldr	r2, [r1, #20]
 80112a2:	60a2      	str	r2, [r4, #8]
 80112a4:	9b01      	ldr	r3, [sp, #4]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	dc00      	bgt.n	80112ac <__sflush_r+0xec>
 80112aa:	e795      	b.n	80111d8 <__sflush_r+0x18>
 80112ac:	003a      	movs	r2, r7
 80112ae:	0028      	movs	r0, r5
 80112b0:	9b01      	ldr	r3, [sp, #4]
 80112b2:	6a21      	ldr	r1, [r4, #32]
 80112b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80112b6:	47b0      	blx	r6
 80112b8:	2800      	cmp	r0, #0
 80112ba:	dc06      	bgt.n	80112ca <__sflush_r+0x10a>
 80112bc:	2340      	movs	r3, #64	; 0x40
 80112be:	2001      	movs	r0, #1
 80112c0:	89a2      	ldrh	r2, [r4, #12]
 80112c2:	4240      	negs	r0, r0
 80112c4:	4313      	orrs	r3, r2
 80112c6:	81a3      	strh	r3, [r4, #12]
 80112c8:	e787      	b.n	80111da <__sflush_r+0x1a>
 80112ca:	9b01      	ldr	r3, [sp, #4]
 80112cc:	183f      	adds	r7, r7, r0
 80112ce:	1a1b      	subs	r3, r3, r0
 80112d0:	9301      	str	r3, [sp, #4]
 80112d2:	e7e7      	b.n	80112a4 <__sflush_r+0xe4>
 80112d4:	20400001 	.word	0x20400001

080112d8 <_fflush_r>:
 80112d8:	690b      	ldr	r3, [r1, #16]
 80112da:	b570      	push	{r4, r5, r6, lr}
 80112dc:	0005      	movs	r5, r0
 80112de:	000c      	movs	r4, r1
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d102      	bne.n	80112ea <_fflush_r+0x12>
 80112e4:	2500      	movs	r5, #0
 80112e6:	0028      	movs	r0, r5
 80112e8:	bd70      	pop	{r4, r5, r6, pc}
 80112ea:	2800      	cmp	r0, #0
 80112ec:	d004      	beq.n	80112f8 <_fflush_r+0x20>
 80112ee:	6983      	ldr	r3, [r0, #24]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d101      	bne.n	80112f8 <_fflush_r+0x20>
 80112f4:	f000 f8a8 	bl	8011448 <__sinit>
 80112f8:	4b14      	ldr	r3, [pc, #80]	; (801134c <_fflush_r+0x74>)
 80112fa:	429c      	cmp	r4, r3
 80112fc:	d11b      	bne.n	8011336 <_fflush_r+0x5e>
 80112fe:	686c      	ldr	r4, [r5, #4]
 8011300:	220c      	movs	r2, #12
 8011302:	5ea3      	ldrsh	r3, [r4, r2]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d0ed      	beq.n	80112e4 <_fflush_r+0xc>
 8011308:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801130a:	07d2      	lsls	r2, r2, #31
 801130c:	d404      	bmi.n	8011318 <_fflush_r+0x40>
 801130e:	059b      	lsls	r3, r3, #22
 8011310:	d402      	bmi.n	8011318 <_fflush_r+0x40>
 8011312:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011314:	f000 f95d 	bl	80115d2 <__retarget_lock_acquire_recursive>
 8011318:	0028      	movs	r0, r5
 801131a:	0021      	movs	r1, r4
 801131c:	f7ff ff50 	bl	80111c0 <__sflush_r>
 8011320:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011322:	0005      	movs	r5, r0
 8011324:	07db      	lsls	r3, r3, #31
 8011326:	d4de      	bmi.n	80112e6 <_fflush_r+0xe>
 8011328:	89a3      	ldrh	r3, [r4, #12]
 801132a:	059b      	lsls	r3, r3, #22
 801132c:	d4db      	bmi.n	80112e6 <_fflush_r+0xe>
 801132e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011330:	f000 f950 	bl	80115d4 <__retarget_lock_release_recursive>
 8011334:	e7d7      	b.n	80112e6 <_fflush_r+0xe>
 8011336:	4b06      	ldr	r3, [pc, #24]	; (8011350 <_fflush_r+0x78>)
 8011338:	429c      	cmp	r4, r3
 801133a:	d101      	bne.n	8011340 <_fflush_r+0x68>
 801133c:	68ac      	ldr	r4, [r5, #8]
 801133e:	e7df      	b.n	8011300 <_fflush_r+0x28>
 8011340:	4b04      	ldr	r3, [pc, #16]	; (8011354 <_fflush_r+0x7c>)
 8011342:	429c      	cmp	r4, r3
 8011344:	d1dc      	bne.n	8011300 <_fflush_r+0x28>
 8011346:	68ec      	ldr	r4, [r5, #12]
 8011348:	e7da      	b.n	8011300 <_fflush_r+0x28>
 801134a:	46c0      	nop			; (mov r8, r8)
 801134c:	08012d04 	.word	0x08012d04
 8011350:	08012d24 	.word	0x08012d24
 8011354:	08012ce4 	.word	0x08012ce4

08011358 <fflush>:
 8011358:	0001      	movs	r1, r0
 801135a:	b510      	push	{r4, lr}
 801135c:	2800      	cmp	r0, #0
 801135e:	d105      	bne.n	801136c <fflush+0x14>
 8011360:	4b05      	ldr	r3, [pc, #20]	; (8011378 <fflush+0x20>)
 8011362:	4906      	ldr	r1, [pc, #24]	; (801137c <fflush+0x24>)
 8011364:	6818      	ldr	r0, [r3, #0]
 8011366:	f000 f8ef 	bl	8011548 <_fwalk_reent>
 801136a:	bd10      	pop	{r4, pc}
 801136c:	4b04      	ldr	r3, [pc, #16]	; (8011380 <fflush+0x28>)
 801136e:	6818      	ldr	r0, [r3, #0]
 8011370:	f7ff ffb2 	bl	80112d8 <_fflush_r>
 8011374:	e7f9      	b.n	801136a <fflush+0x12>
 8011376:	46c0      	nop			; (mov r8, r8)
 8011378:	08012d44 	.word	0x08012d44
 801137c:	080112d9 	.word	0x080112d9
 8011380:	2000048c 	.word	0x2000048c

08011384 <std>:
 8011384:	2300      	movs	r3, #0
 8011386:	b510      	push	{r4, lr}
 8011388:	0004      	movs	r4, r0
 801138a:	6003      	str	r3, [r0, #0]
 801138c:	6043      	str	r3, [r0, #4]
 801138e:	6083      	str	r3, [r0, #8]
 8011390:	8181      	strh	r1, [r0, #12]
 8011392:	6643      	str	r3, [r0, #100]	; 0x64
 8011394:	0019      	movs	r1, r3
 8011396:	81c2      	strh	r2, [r0, #14]
 8011398:	6103      	str	r3, [r0, #16]
 801139a:	6143      	str	r3, [r0, #20]
 801139c:	6183      	str	r3, [r0, #24]
 801139e:	2208      	movs	r2, #8
 80113a0:	305c      	adds	r0, #92	; 0x5c
 80113a2:	f000 f957 	bl	8011654 <memset>
 80113a6:	4b05      	ldr	r3, [pc, #20]	; (80113bc <std+0x38>)
 80113a8:	6263      	str	r3, [r4, #36]	; 0x24
 80113aa:	4b05      	ldr	r3, [pc, #20]	; (80113c0 <std+0x3c>)
 80113ac:	6224      	str	r4, [r4, #32]
 80113ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80113b0:	4b04      	ldr	r3, [pc, #16]	; (80113c4 <std+0x40>)
 80113b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80113b4:	4b04      	ldr	r3, [pc, #16]	; (80113c8 <std+0x44>)
 80113b6:	6323      	str	r3, [r4, #48]	; 0x30
 80113b8:	bd10      	pop	{r4, pc}
 80113ba:	46c0      	nop			; (mov r8, r8)
 80113bc:	08011921 	.word	0x08011921
 80113c0:	08011949 	.word	0x08011949
 80113c4:	08011981 	.word	0x08011981
 80113c8:	080119ad 	.word	0x080119ad

080113cc <_cleanup_r>:
 80113cc:	b510      	push	{r4, lr}
 80113ce:	4902      	ldr	r1, [pc, #8]	; (80113d8 <_cleanup_r+0xc>)
 80113d0:	f000 f8ba 	bl	8011548 <_fwalk_reent>
 80113d4:	bd10      	pop	{r4, pc}
 80113d6:	46c0      	nop			; (mov r8, r8)
 80113d8:	080112d9 	.word	0x080112d9

080113dc <__sfmoreglue>:
 80113dc:	b570      	push	{r4, r5, r6, lr}
 80113de:	2568      	movs	r5, #104	; 0x68
 80113e0:	1e4a      	subs	r2, r1, #1
 80113e2:	4355      	muls	r5, r2
 80113e4:	000e      	movs	r6, r1
 80113e6:	0029      	movs	r1, r5
 80113e8:	3174      	adds	r1, #116	; 0x74
 80113ea:	f000 f993 	bl	8011714 <_malloc_r>
 80113ee:	1e04      	subs	r4, r0, #0
 80113f0:	d008      	beq.n	8011404 <__sfmoreglue+0x28>
 80113f2:	2100      	movs	r1, #0
 80113f4:	002a      	movs	r2, r5
 80113f6:	6001      	str	r1, [r0, #0]
 80113f8:	6046      	str	r6, [r0, #4]
 80113fa:	300c      	adds	r0, #12
 80113fc:	60a0      	str	r0, [r4, #8]
 80113fe:	3268      	adds	r2, #104	; 0x68
 8011400:	f000 f928 	bl	8011654 <memset>
 8011404:	0020      	movs	r0, r4
 8011406:	bd70      	pop	{r4, r5, r6, pc}

08011408 <__sfp_lock_acquire>:
 8011408:	b510      	push	{r4, lr}
 801140a:	4802      	ldr	r0, [pc, #8]	; (8011414 <__sfp_lock_acquire+0xc>)
 801140c:	f000 f8e1 	bl	80115d2 <__retarget_lock_acquire_recursive>
 8011410:	bd10      	pop	{r4, pc}
 8011412:	46c0      	nop			; (mov r8, r8)
 8011414:	200058a8 	.word	0x200058a8

08011418 <__sfp_lock_release>:
 8011418:	b510      	push	{r4, lr}
 801141a:	4802      	ldr	r0, [pc, #8]	; (8011424 <__sfp_lock_release+0xc>)
 801141c:	f000 f8da 	bl	80115d4 <__retarget_lock_release_recursive>
 8011420:	bd10      	pop	{r4, pc}
 8011422:	46c0      	nop			; (mov r8, r8)
 8011424:	200058a8 	.word	0x200058a8

08011428 <__sinit_lock_acquire>:
 8011428:	b510      	push	{r4, lr}
 801142a:	4802      	ldr	r0, [pc, #8]	; (8011434 <__sinit_lock_acquire+0xc>)
 801142c:	f000 f8d1 	bl	80115d2 <__retarget_lock_acquire_recursive>
 8011430:	bd10      	pop	{r4, pc}
 8011432:	46c0      	nop			; (mov r8, r8)
 8011434:	200058a3 	.word	0x200058a3

08011438 <__sinit_lock_release>:
 8011438:	b510      	push	{r4, lr}
 801143a:	4802      	ldr	r0, [pc, #8]	; (8011444 <__sinit_lock_release+0xc>)
 801143c:	f000 f8ca 	bl	80115d4 <__retarget_lock_release_recursive>
 8011440:	bd10      	pop	{r4, pc}
 8011442:	46c0      	nop			; (mov r8, r8)
 8011444:	200058a3 	.word	0x200058a3

08011448 <__sinit>:
 8011448:	b513      	push	{r0, r1, r4, lr}
 801144a:	0004      	movs	r4, r0
 801144c:	f7ff ffec 	bl	8011428 <__sinit_lock_acquire>
 8011450:	69a3      	ldr	r3, [r4, #24]
 8011452:	2b00      	cmp	r3, #0
 8011454:	d002      	beq.n	801145c <__sinit+0x14>
 8011456:	f7ff ffef 	bl	8011438 <__sinit_lock_release>
 801145a:	bd13      	pop	{r0, r1, r4, pc}
 801145c:	64a3      	str	r3, [r4, #72]	; 0x48
 801145e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8011460:	6523      	str	r3, [r4, #80]	; 0x50
 8011462:	4b13      	ldr	r3, [pc, #76]	; (80114b0 <__sinit+0x68>)
 8011464:	4a13      	ldr	r2, [pc, #76]	; (80114b4 <__sinit+0x6c>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	62a2      	str	r2, [r4, #40]	; 0x28
 801146a:	9301      	str	r3, [sp, #4]
 801146c:	42a3      	cmp	r3, r4
 801146e:	d101      	bne.n	8011474 <__sinit+0x2c>
 8011470:	2301      	movs	r3, #1
 8011472:	61a3      	str	r3, [r4, #24]
 8011474:	0020      	movs	r0, r4
 8011476:	f000 f81f 	bl	80114b8 <__sfp>
 801147a:	6060      	str	r0, [r4, #4]
 801147c:	0020      	movs	r0, r4
 801147e:	f000 f81b 	bl	80114b8 <__sfp>
 8011482:	60a0      	str	r0, [r4, #8]
 8011484:	0020      	movs	r0, r4
 8011486:	f000 f817 	bl	80114b8 <__sfp>
 801148a:	2200      	movs	r2, #0
 801148c:	2104      	movs	r1, #4
 801148e:	60e0      	str	r0, [r4, #12]
 8011490:	6860      	ldr	r0, [r4, #4]
 8011492:	f7ff ff77 	bl	8011384 <std>
 8011496:	2201      	movs	r2, #1
 8011498:	2109      	movs	r1, #9
 801149a:	68a0      	ldr	r0, [r4, #8]
 801149c:	f7ff ff72 	bl	8011384 <std>
 80114a0:	2202      	movs	r2, #2
 80114a2:	2112      	movs	r1, #18
 80114a4:	68e0      	ldr	r0, [r4, #12]
 80114a6:	f7ff ff6d 	bl	8011384 <std>
 80114aa:	2301      	movs	r3, #1
 80114ac:	61a3      	str	r3, [r4, #24]
 80114ae:	e7d2      	b.n	8011456 <__sinit+0xe>
 80114b0:	08012d44 	.word	0x08012d44
 80114b4:	080113cd 	.word	0x080113cd

080114b8 <__sfp>:
 80114b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ba:	0007      	movs	r7, r0
 80114bc:	f7ff ffa4 	bl	8011408 <__sfp_lock_acquire>
 80114c0:	4b1f      	ldr	r3, [pc, #124]	; (8011540 <__sfp+0x88>)
 80114c2:	681e      	ldr	r6, [r3, #0]
 80114c4:	69b3      	ldr	r3, [r6, #24]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d102      	bne.n	80114d0 <__sfp+0x18>
 80114ca:	0030      	movs	r0, r6
 80114cc:	f7ff ffbc 	bl	8011448 <__sinit>
 80114d0:	3648      	adds	r6, #72	; 0x48
 80114d2:	68b4      	ldr	r4, [r6, #8]
 80114d4:	6873      	ldr	r3, [r6, #4]
 80114d6:	3b01      	subs	r3, #1
 80114d8:	d504      	bpl.n	80114e4 <__sfp+0x2c>
 80114da:	6833      	ldr	r3, [r6, #0]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d022      	beq.n	8011526 <__sfp+0x6e>
 80114e0:	6836      	ldr	r6, [r6, #0]
 80114e2:	e7f6      	b.n	80114d2 <__sfp+0x1a>
 80114e4:	220c      	movs	r2, #12
 80114e6:	5ea5      	ldrsh	r5, [r4, r2]
 80114e8:	2d00      	cmp	r5, #0
 80114ea:	d11a      	bne.n	8011522 <__sfp+0x6a>
 80114ec:	0020      	movs	r0, r4
 80114ee:	4b15      	ldr	r3, [pc, #84]	; (8011544 <__sfp+0x8c>)
 80114f0:	3058      	adds	r0, #88	; 0x58
 80114f2:	60e3      	str	r3, [r4, #12]
 80114f4:	6665      	str	r5, [r4, #100]	; 0x64
 80114f6:	f000 f86b 	bl	80115d0 <__retarget_lock_init_recursive>
 80114fa:	f7ff ff8d 	bl	8011418 <__sfp_lock_release>
 80114fe:	0020      	movs	r0, r4
 8011500:	2208      	movs	r2, #8
 8011502:	0029      	movs	r1, r5
 8011504:	6025      	str	r5, [r4, #0]
 8011506:	60a5      	str	r5, [r4, #8]
 8011508:	6065      	str	r5, [r4, #4]
 801150a:	6125      	str	r5, [r4, #16]
 801150c:	6165      	str	r5, [r4, #20]
 801150e:	61a5      	str	r5, [r4, #24]
 8011510:	305c      	adds	r0, #92	; 0x5c
 8011512:	f000 f89f 	bl	8011654 <memset>
 8011516:	6365      	str	r5, [r4, #52]	; 0x34
 8011518:	63a5      	str	r5, [r4, #56]	; 0x38
 801151a:	64a5      	str	r5, [r4, #72]	; 0x48
 801151c:	64e5      	str	r5, [r4, #76]	; 0x4c
 801151e:	0020      	movs	r0, r4
 8011520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011522:	3468      	adds	r4, #104	; 0x68
 8011524:	e7d7      	b.n	80114d6 <__sfp+0x1e>
 8011526:	2104      	movs	r1, #4
 8011528:	0038      	movs	r0, r7
 801152a:	f7ff ff57 	bl	80113dc <__sfmoreglue>
 801152e:	1e04      	subs	r4, r0, #0
 8011530:	6030      	str	r0, [r6, #0]
 8011532:	d1d5      	bne.n	80114e0 <__sfp+0x28>
 8011534:	f7ff ff70 	bl	8011418 <__sfp_lock_release>
 8011538:	230c      	movs	r3, #12
 801153a:	603b      	str	r3, [r7, #0]
 801153c:	e7ef      	b.n	801151e <__sfp+0x66>
 801153e:	46c0      	nop			; (mov r8, r8)
 8011540:	08012d44 	.word	0x08012d44
 8011544:	ffff0001 	.word	0xffff0001

08011548 <_fwalk_reent>:
 8011548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801154a:	0004      	movs	r4, r0
 801154c:	0006      	movs	r6, r0
 801154e:	2700      	movs	r7, #0
 8011550:	9101      	str	r1, [sp, #4]
 8011552:	3448      	adds	r4, #72	; 0x48
 8011554:	6863      	ldr	r3, [r4, #4]
 8011556:	68a5      	ldr	r5, [r4, #8]
 8011558:	9300      	str	r3, [sp, #0]
 801155a:	9b00      	ldr	r3, [sp, #0]
 801155c:	3b01      	subs	r3, #1
 801155e:	9300      	str	r3, [sp, #0]
 8011560:	d504      	bpl.n	801156c <_fwalk_reent+0x24>
 8011562:	6824      	ldr	r4, [r4, #0]
 8011564:	2c00      	cmp	r4, #0
 8011566:	d1f5      	bne.n	8011554 <_fwalk_reent+0xc>
 8011568:	0038      	movs	r0, r7
 801156a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801156c:	89ab      	ldrh	r3, [r5, #12]
 801156e:	2b01      	cmp	r3, #1
 8011570:	d908      	bls.n	8011584 <_fwalk_reent+0x3c>
 8011572:	220e      	movs	r2, #14
 8011574:	5eab      	ldrsh	r3, [r5, r2]
 8011576:	3301      	adds	r3, #1
 8011578:	d004      	beq.n	8011584 <_fwalk_reent+0x3c>
 801157a:	0029      	movs	r1, r5
 801157c:	0030      	movs	r0, r6
 801157e:	9b01      	ldr	r3, [sp, #4]
 8011580:	4798      	blx	r3
 8011582:	4307      	orrs	r7, r0
 8011584:	3568      	adds	r5, #104	; 0x68
 8011586:	e7e8      	b.n	801155a <_fwalk_reent+0x12>

08011588 <__libc_init_array>:
 8011588:	b570      	push	{r4, r5, r6, lr}
 801158a:	2600      	movs	r6, #0
 801158c:	4d0c      	ldr	r5, [pc, #48]	; (80115c0 <__libc_init_array+0x38>)
 801158e:	4c0d      	ldr	r4, [pc, #52]	; (80115c4 <__libc_init_array+0x3c>)
 8011590:	1b64      	subs	r4, r4, r5
 8011592:	10a4      	asrs	r4, r4, #2
 8011594:	42a6      	cmp	r6, r4
 8011596:	d109      	bne.n	80115ac <__libc_init_array+0x24>
 8011598:	2600      	movs	r6, #0
 801159a:	f000 feb9 	bl	8012310 <_init>
 801159e:	4d0a      	ldr	r5, [pc, #40]	; (80115c8 <__libc_init_array+0x40>)
 80115a0:	4c0a      	ldr	r4, [pc, #40]	; (80115cc <__libc_init_array+0x44>)
 80115a2:	1b64      	subs	r4, r4, r5
 80115a4:	10a4      	asrs	r4, r4, #2
 80115a6:	42a6      	cmp	r6, r4
 80115a8:	d105      	bne.n	80115b6 <__libc_init_array+0x2e>
 80115aa:	bd70      	pop	{r4, r5, r6, pc}
 80115ac:	00b3      	lsls	r3, r6, #2
 80115ae:	58eb      	ldr	r3, [r5, r3]
 80115b0:	4798      	blx	r3
 80115b2:	3601      	adds	r6, #1
 80115b4:	e7ee      	b.n	8011594 <__libc_init_array+0xc>
 80115b6:	00b3      	lsls	r3, r6, #2
 80115b8:	58eb      	ldr	r3, [r5, r3]
 80115ba:	4798      	blx	r3
 80115bc:	3601      	adds	r6, #1
 80115be:	e7f2      	b.n	80115a6 <__libc_init_array+0x1e>
 80115c0:	08012d84 	.word	0x08012d84
 80115c4:	08012d84 	.word	0x08012d84
 80115c8:	08012d84 	.word	0x08012d84
 80115cc:	08012d88 	.word	0x08012d88

080115d0 <__retarget_lock_init_recursive>:
 80115d0:	4770      	bx	lr

080115d2 <__retarget_lock_acquire_recursive>:
 80115d2:	4770      	bx	lr

080115d4 <__retarget_lock_release_recursive>:
 80115d4:	4770      	bx	lr
	...

080115d8 <malloc>:
 80115d8:	b510      	push	{r4, lr}
 80115da:	4b03      	ldr	r3, [pc, #12]	; (80115e8 <malloc+0x10>)
 80115dc:	0001      	movs	r1, r0
 80115de:	6818      	ldr	r0, [r3, #0]
 80115e0:	f000 f898 	bl	8011714 <_malloc_r>
 80115e4:	bd10      	pop	{r4, pc}
 80115e6:	46c0      	nop			; (mov r8, r8)
 80115e8:	2000048c 	.word	0x2000048c

080115ec <free>:
 80115ec:	b510      	push	{r4, lr}
 80115ee:	4b03      	ldr	r3, [pc, #12]	; (80115fc <free+0x10>)
 80115f0:	0001      	movs	r1, r0
 80115f2:	6818      	ldr	r0, [r3, #0]
 80115f4:	f000 f844 	bl	8011680 <_free_r>
 80115f8:	bd10      	pop	{r4, pc}
 80115fa:	46c0      	nop			; (mov r8, r8)
 80115fc:	2000048c 	.word	0x2000048c

08011600 <memcmp>:
 8011600:	b530      	push	{r4, r5, lr}
 8011602:	2400      	movs	r4, #0
 8011604:	3901      	subs	r1, #1
 8011606:	42a2      	cmp	r2, r4
 8011608:	d101      	bne.n	801160e <memcmp+0xe>
 801160a:	2000      	movs	r0, #0
 801160c:	e005      	b.n	801161a <memcmp+0x1a>
 801160e:	5d03      	ldrb	r3, [r0, r4]
 8011610:	3401      	adds	r4, #1
 8011612:	5d0d      	ldrb	r5, [r1, r4]
 8011614:	42ab      	cmp	r3, r5
 8011616:	d0f6      	beq.n	8011606 <memcmp+0x6>
 8011618:	1b58      	subs	r0, r3, r5
 801161a:	bd30      	pop	{r4, r5, pc}

0801161c <memcpy>:
 801161c:	2300      	movs	r3, #0
 801161e:	b510      	push	{r4, lr}
 8011620:	429a      	cmp	r2, r3
 8011622:	d100      	bne.n	8011626 <memcpy+0xa>
 8011624:	bd10      	pop	{r4, pc}
 8011626:	5ccc      	ldrb	r4, [r1, r3]
 8011628:	54c4      	strb	r4, [r0, r3]
 801162a:	3301      	adds	r3, #1
 801162c:	e7f8      	b.n	8011620 <memcpy+0x4>

0801162e <memmove>:
 801162e:	b510      	push	{r4, lr}
 8011630:	4288      	cmp	r0, r1
 8011632:	d902      	bls.n	801163a <memmove+0xc>
 8011634:	188b      	adds	r3, r1, r2
 8011636:	4298      	cmp	r0, r3
 8011638:	d303      	bcc.n	8011642 <memmove+0x14>
 801163a:	2300      	movs	r3, #0
 801163c:	e007      	b.n	801164e <memmove+0x20>
 801163e:	5c8b      	ldrb	r3, [r1, r2]
 8011640:	5483      	strb	r3, [r0, r2]
 8011642:	3a01      	subs	r2, #1
 8011644:	d2fb      	bcs.n	801163e <memmove+0x10>
 8011646:	bd10      	pop	{r4, pc}
 8011648:	5ccc      	ldrb	r4, [r1, r3]
 801164a:	54c4      	strb	r4, [r0, r3]
 801164c:	3301      	adds	r3, #1
 801164e:	429a      	cmp	r2, r3
 8011650:	d1fa      	bne.n	8011648 <memmove+0x1a>
 8011652:	e7f8      	b.n	8011646 <memmove+0x18>

08011654 <memset>:
 8011654:	0003      	movs	r3, r0
 8011656:	1882      	adds	r2, r0, r2
 8011658:	4293      	cmp	r3, r2
 801165a:	d100      	bne.n	801165e <memset+0xa>
 801165c:	4770      	bx	lr
 801165e:	7019      	strb	r1, [r3, #0]
 8011660:	3301      	adds	r3, #1
 8011662:	e7f9      	b.n	8011658 <memset+0x4>

08011664 <_calloc_r>:
 8011664:	434a      	muls	r2, r1
 8011666:	b570      	push	{r4, r5, r6, lr}
 8011668:	0011      	movs	r1, r2
 801166a:	0015      	movs	r5, r2
 801166c:	f000 f852 	bl	8011714 <_malloc_r>
 8011670:	1e04      	subs	r4, r0, #0
 8011672:	d003      	beq.n	801167c <_calloc_r+0x18>
 8011674:	002a      	movs	r2, r5
 8011676:	2100      	movs	r1, #0
 8011678:	f7ff ffec 	bl	8011654 <memset>
 801167c:	0020      	movs	r0, r4
 801167e:	bd70      	pop	{r4, r5, r6, pc}

08011680 <_free_r>:
 8011680:	b570      	push	{r4, r5, r6, lr}
 8011682:	0005      	movs	r5, r0
 8011684:	2900      	cmp	r1, #0
 8011686:	d010      	beq.n	80116aa <_free_r+0x2a>
 8011688:	1f0c      	subs	r4, r1, #4
 801168a:	6823      	ldr	r3, [r4, #0]
 801168c:	2b00      	cmp	r3, #0
 801168e:	da00      	bge.n	8011692 <_free_r+0x12>
 8011690:	18e4      	adds	r4, r4, r3
 8011692:	0028      	movs	r0, r5
 8011694:	f000 fb04 	bl	8011ca0 <__malloc_lock>
 8011698:	4a1d      	ldr	r2, [pc, #116]	; (8011710 <_free_r+0x90>)
 801169a:	6813      	ldr	r3, [r2, #0]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d105      	bne.n	80116ac <_free_r+0x2c>
 80116a0:	6063      	str	r3, [r4, #4]
 80116a2:	6014      	str	r4, [r2, #0]
 80116a4:	0028      	movs	r0, r5
 80116a6:	f000 fb03 	bl	8011cb0 <__malloc_unlock>
 80116aa:	bd70      	pop	{r4, r5, r6, pc}
 80116ac:	42a3      	cmp	r3, r4
 80116ae:	d908      	bls.n	80116c2 <_free_r+0x42>
 80116b0:	6821      	ldr	r1, [r4, #0]
 80116b2:	1860      	adds	r0, r4, r1
 80116b4:	4283      	cmp	r3, r0
 80116b6:	d1f3      	bne.n	80116a0 <_free_r+0x20>
 80116b8:	6818      	ldr	r0, [r3, #0]
 80116ba:	685b      	ldr	r3, [r3, #4]
 80116bc:	1841      	adds	r1, r0, r1
 80116be:	6021      	str	r1, [r4, #0]
 80116c0:	e7ee      	b.n	80116a0 <_free_r+0x20>
 80116c2:	001a      	movs	r2, r3
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d001      	beq.n	80116ce <_free_r+0x4e>
 80116ca:	42a3      	cmp	r3, r4
 80116cc:	d9f9      	bls.n	80116c2 <_free_r+0x42>
 80116ce:	6811      	ldr	r1, [r2, #0]
 80116d0:	1850      	adds	r0, r2, r1
 80116d2:	42a0      	cmp	r0, r4
 80116d4:	d10b      	bne.n	80116ee <_free_r+0x6e>
 80116d6:	6820      	ldr	r0, [r4, #0]
 80116d8:	1809      	adds	r1, r1, r0
 80116da:	1850      	adds	r0, r2, r1
 80116dc:	6011      	str	r1, [r2, #0]
 80116de:	4283      	cmp	r3, r0
 80116e0:	d1e0      	bne.n	80116a4 <_free_r+0x24>
 80116e2:	6818      	ldr	r0, [r3, #0]
 80116e4:	685b      	ldr	r3, [r3, #4]
 80116e6:	1841      	adds	r1, r0, r1
 80116e8:	6011      	str	r1, [r2, #0]
 80116ea:	6053      	str	r3, [r2, #4]
 80116ec:	e7da      	b.n	80116a4 <_free_r+0x24>
 80116ee:	42a0      	cmp	r0, r4
 80116f0:	d902      	bls.n	80116f8 <_free_r+0x78>
 80116f2:	230c      	movs	r3, #12
 80116f4:	602b      	str	r3, [r5, #0]
 80116f6:	e7d5      	b.n	80116a4 <_free_r+0x24>
 80116f8:	6821      	ldr	r1, [r4, #0]
 80116fa:	1860      	adds	r0, r4, r1
 80116fc:	4283      	cmp	r3, r0
 80116fe:	d103      	bne.n	8011708 <_free_r+0x88>
 8011700:	6818      	ldr	r0, [r3, #0]
 8011702:	685b      	ldr	r3, [r3, #4]
 8011704:	1841      	adds	r1, r0, r1
 8011706:	6021      	str	r1, [r4, #0]
 8011708:	6063      	str	r3, [r4, #4]
 801170a:	6054      	str	r4, [r2, #4]
 801170c:	e7ca      	b.n	80116a4 <_free_r+0x24>
 801170e:	46c0      	nop			; (mov r8, r8)
 8011710:	2000551c 	.word	0x2000551c

08011714 <_malloc_r>:
 8011714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011716:	2303      	movs	r3, #3
 8011718:	1ccd      	adds	r5, r1, #3
 801171a:	439d      	bics	r5, r3
 801171c:	3508      	adds	r5, #8
 801171e:	0006      	movs	r6, r0
 8011720:	2d0c      	cmp	r5, #12
 8011722:	d21f      	bcs.n	8011764 <_malloc_r+0x50>
 8011724:	250c      	movs	r5, #12
 8011726:	42a9      	cmp	r1, r5
 8011728:	d81e      	bhi.n	8011768 <_malloc_r+0x54>
 801172a:	0030      	movs	r0, r6
 801172c:	f000 fab8 	bl	8011ca0 <__malloc_lock>
 8011730:	4925      	ldr	r1, [pc, #148]	; (80117c8 <_malloc_r+0xb4>)
 8011732:	680a      	ldr	r2, [r1, #0]
 8011734:	0014      	movs	r4, r2
 8011736:	2c00      	cmp	r4, #0
 8011738:	d11a      	bne.n	8011770 <_malloc_r+0x5c>
 801173a:	4f24      	ldr	r7, [pc, #144]	; (80117cc <_malloc_r+0xb8>)
 801173c:	683b      	ldr	r3, [r7, #0]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d104      	bne.n	801174c <_malloc_r+0x38>
 8011742:	0021      	movs	r1, r4
 8011744:	0030      	movs	r0, r6
 8011746:	f000 f8d9 	bl	80118fc <_sbrk_r>
 801174a:	6038      	str	r0, [r7, #0]
 801174c:	0029      	movs	r1, r5
 801174e:	0030      	movs	r0, r6
 8011750:	f000 f8d4 	bl	80118fc <_sbrk_r>
 8011754:	1c43      	adds	r3, r0, #1
 8011756:	d12b      	bne.n	80117b0 <_malloc_r+0x9c>
 8011758:	230c      	movs	r3, #12
 801175a:	0030      	movs	r0, r6
 801175c:	6033      	str	r3, [r6, #0]
 801175e:	f000 faa7 	bl	8011cb0 <__malloc_unlock>
 8011762:	e003      	b.n	801176c <_malloc_r+0x58>
 8011764:	2d00      	cmp	r5, #0
 8011766:	dade      	bge.n	8011726 <_malloc_r+0x12>
 8011768:	230c      	movs	r3, #12
 801176a:	6033      	str	r3, [r6, #0]
 801176c:	2000      	movs	r0, #0
 801176e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011770:	6823      	ldr	r3, [r4, #0]
 8011772:	1b5b      	subs	r3, r3, r5
 8011774:	d419      	bmi.n	80117aa <_malloc_r+0x96>
 8011776:	2b0b      	cmp	r3, #11
 8011778:	d903      	bls.n	8011782 <_malloc_r+0x6e>
 801177a:	6023      	str	r3, [r4, #0]
 801177c:	18e4      	adds	r4, r4, r3
 801177e:	6025      	str	r5, [r4, #0]
 8011780:	e003      	b.n	801178a <_malloc_r+0x76>
 8011782:	6863      	ldr	r3, [r4, #4]
 8011784:	42a2      	cmp	r2, r4
 8011786:	d10e      	bne.n	80117a6 <_malloc_r+0x92>
 8011788:	600b      	str	r3, [r1, #0]
 801178a:	0030      	movs	r0, r6
 801178c:	f000 fa90 	bl	8011cb0 <__malloc_unlock>
 8011790:	0020      	movs	r0, r4
 8011792:	2207      	movs	r2, #7
 8011794:	300b      	adds	r0, #11
 8011796:	1d23      	adds	r3, r4, #4
 8011798:	4390      	bics	r0, r2
 801179a:	1ac2      	subs	r2, r0, r3
 801179c:	4298      	cmp	r0, r3
 801179e:	d0e6      	beq.n	801176e <_malloc_r+0x5a>
 80117a0:	1a1b      	subs	r3, r3, r0
 80117a2:	50a3      	str	r3, [r4, r2]
 80117a4:	e7e3      	b.n	801176e <_malloc_r+0x5a>
 80117a6:	6053      	str	r3, [r2, #4]
 80117a8:	e7ef      	b.n	801178a <_malloc_r+0x76>
 80117aa:	0022      	movs	r2, r4
 80117ac:	6864      	ldr	r4, [r4, #4]
 80117ae:	e7c2      	b.n	8011736 <_malloc_r+0x22>
 80117b0:	2303      	movs	r3, #3
 80117b2:	1cc4      	adds	r4, r0, #3
 80117b4:	439c      	bics	r4, r3
 80117b6:	42a0      	cmp	r0, r4
 80117b8:	d0e1      	beq.n	801177e <_malloc_r+0x6a>
 80117ba:	1a21      	subs	r1, r4, r0
 80117bc:	0030      	movs	r0, r6
 80117be:	f000 f89d 	bl	80118fc <_sbrk_r>
 80117c2:	1c43      	adds	r3, r0, #1
 80117c4:	d1db      	bne.n	801177e <_malloc_r+0x6a>
 80117c6:	e7c7      	b.n	8011758 <_malloc_r+0x44>
 80117c8:	2000551c 	.word	0x2000551c
 80117cc:	20005520 	.word	0x20005520

080117d0 <iprintf>:
 80117d0:	b40f      	push	{r0, r1, r2, r3}
 80117d2:	4b0b      	ldr	r3, [pc, #44]	; (8011800 <iprintf+0x30>)
 80117d4:	b513      	push	{r0, r1, r4, lr}
 80117d6:	681c      	ldr	r4, [r3, #0]
 80117d8:	2c00      	cmp	r4, #0
 80117da:	d005      	beq.n	80117e8 <iprintf+0x18>
 80117dc:	69a3      	ldr	r3, [r4, #24]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d102      	bne.n	80117e8 <iprintf+0x18>
 80117e2:	0020      	movs	r0, r4
 80117e4:	f7ff fe30 	bl	8011448 <__sinit>
 80117e8:	ab05      	add	r3, sp, #20
 80117ea:	0020      	movs	r0, r4
 80117ec:	9a04      	ldr	r2, [sp, #16]
 80117ee:	68a1      	ldr	r1, [r4, #8]
 80117f0:	9301      	str	r3, [sp, #4]
 80117f2:	f000 fa8d 	bl	8011d10 <_vfiprintf_r>
 80117f6:	bc16      	pop	{r1, r2, r4}
 80117f8:	bc08      	pop	{r3}
 80117fa:	b004      	add	sp, #16
 80117fc:	4718      	bx	r3
 80117fe:	46c0      	nop			; (mov r8, r8)
 8011800:	2000048c 	.word	0x2000048c

08011804 <_puts_r>:
 8011804:	b570      	push	{r4, r5, r6, lr}
 8011806:	0005      	movs	r5, r0
 8011808:	000e      	movs	r6, r1
 801180a:	2800      	cmp	r0, #0
 801180c:	d004      	beq.n	8011818 <_puts_r+0x14>
 801180e:	6983      	ldr	r3, [r0, #24]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d101      	bne.n	8011818 <_puts_r+0x14>
 8011814:	f7ff fe18 	bl	8011448 <__sinit>
 8011818:	69ab      	ldr	r3, [r5, #24]
 801181a:	68ac      	ldr	r4, [r5, #8]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d102      	bne.n	8011826 <_puts_r+0x22>
 8011820:	0028      	movs	r0, r5
 8011822:	f7ff fe11 	bl	8011448 <__sinit>
 8011826:	4b2d      	ldr	r3, [pc, #180]	; (80118dc <_puts_r+0xd8>)
 8011828:	429c      	cmp	r4, r3
 801182a:	d122      	bne.n	8011872 <_puts_r+0x6e>
 801182c:	686c      	ldr	r4, [r5, #4]
 801182e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011830:	07db      	lsls	r3, r3, #31
 8011832:	d405      	bmi.n	8011840 <_puts_r+0x3c>
 8011834:	89a3      	ldrh	r3, [r4, #12]
 8011836:	059b      	lsls	r3, r3, #22
 8011838:	d402      	bmi.n	8011840 <_puts_r+0x3c>
 801183a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801183c:	f7ff fec9 	bl	80115d2 <__retarget_lock_acquire_recursive>
 8011840:	89a3      	ldrh	r3, [r4, #12]
 8011842:	071b      	lsls	r3, r3, #28
 8011844:	d502      	bpl.n	801184c <_puts_r+0x48>
 8011846:	6923      	ldr	r3, [r4, #16]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d129      	bne.n	80118a0 <_puts_r+0x9c>
 801184c:	0021      	movs	r1, r4
 801184e:	0028      	movs	r0, r5
 8011850:	f000 f91c 	bl	8011a8c <__swsetup_r>
 8011854:	2800      	cmp	r0, #0
 8011856:	d023      	beq.n	80118a0 <_puts_r+0x9c>
 8011858:	2501      	movs	r5, #1
 801185a:	426d      	negs	r5, r5
 801185c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801185e:	07db      	lsls	r3, r3, #31
 8011860:	d405      	bmi.n	801186e <_puts_r+0x6a>
 8011862:	89a3      	ldrh	r3, [r4, #12]
 8011864:	059b      	lsls	r3, r3, #22
 8011866:	d402      	bmi.n	801186e <_puts_r+0x6a>
 8011868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801186a:	f7ff feb3 	bl	80115d4 <__retarget_lock_release_recursive>
 801186e:	0028      	movs	r0, r5
 8011870:	bd70      	pop	{r4, r5, r6, pc}
 8011872:	4b1b      	ldr	r3, [pc, #108]	; (80118e0 <_puts_r+0xdc>)
 8011874:	429c      	cmp	r4, r3
 8011876:	d101      	bne.n	801187c <_puts_r+0x78>
 8011878:	68ac      	ldr	r4, [r5, #8]
 801187a:	e7d8      	b.n	801182e <_puts_r+0x2a>
 801187c:	4b19      	ldr	r3, [pc, #100]	; (80118e4 <_puts_r+0xe0>)
 801187e:	429c      	cmp	r4, r3
 8011880:	d1d5      	bne.n	801182e <_puts_r+0x2a>
 8011882:	68ec      	ldr	r4, [r5, #12]
 8011884:	e7d3      	b.n	801182e <_puts_r+0x2a>
 8011886:	3601      	adds	r6, #1
 8011888:	60a3      	str	r3, [r4, #8]
 801188a:	2b00      	cmp	r3, #0
 801188c:	da04      	bge.n	8011898 <_puts_r+0x94>
 801188e:	69a2      	ldr	r2, [r4, #24]
 8011890:	429a      	cmp	r2, r3
 8011892:	dc16      	bgt.n	80118c2 <_puts_r+0xbe>
 8011894:	290a      	cmp	r1, #10
 8011896:	d014      	beq.n	80118c2 <_puts_r+0xbe>
 8011898:	6823      	ldr	r3, [r4, #0]
 801189a:	1c5a      	adds	r2, r3, #1
 801189c:	6022      	str	r2, [r4, #0]
 801189e:	7019      	strb	r1, [r3, #0]
 80118a0:	68a3      	ldr	r3, [r4, #8]
 80118a2:	7831      	ldrb	r1, [r6, #0]
 80118a4:	3b01      	subs	r3, #1
 80118a6:	2900      	cmp	r1, #0
 80118a8:	d1ed      	bne.n	8011886 <_puts_r+0x82>
 80118aa:	60a3      	str	r3, [r4, #8]
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	da0f      	bge.n	80118d0 <_puts_r+0xcc>
 80118b0:	0028      	movs	r0, r5
 80118b2:	0022      	movs	r2, r4
 80118b4:	310a      	adds	r1, #10
 80118b6:	f000 f87f 	bl	80119b8 <__swbuf_r>
 80118ba:	250a      	movs	r5, #10
 80118bc:	1c43      	adds	r3, r0, #1
 80118be:	d1cd      	bne.n	801185c <_puts_r+0x58>
 80118c0:	e7ca      	b.n	8011858 <_puts_r+0x54>
 80118c2:	0022      	movs	r2, r4
 80118c4:	0028      	movs	r0, r5
 80118c6:	f000 f877 	bl	80119b8 <__swbuf_r>
 80118ca:	1c43      	adds	r3, r0, #1
 80118cc:	d1e8      	bne.n	80118a0 <_puts_r+0x9c>
 80118ce:	e7c3      	b.n	8011858 <_puts_r+0x54>
 80118d0:	250a      	movs	r5, #10
 80118d2:	6823      	ldr	r3, [r4, #0]
 80118d4:	1c5a      	adds	r2, r3, #1
 80118d6:	6022      	str	r2, [r4, #0]
 80118d8:	701d      	strb	r5, [r3, #0]
 80118da:	e7bf      	b.n	801185c <_puts_r+0x58>
 80118dc:	08012d04 	.word	0x08012d04
 80118e0:	08012d24 	.word	0x08012d24
 80118e4:	08012ce4 	.word	0x08012ce4

080118e8 <puts>:
 80118e8:	b510      	push	{r4, lr}
 80118ea:	4b03      	ldr	r3, [pc, #12]	; (80118f8 <puts+0x10>)
 80118ec:	0001      	movs	r1, r0
 80118ee:	6818      	ldr	r0, [r3, #0]
 80118f0:	f7ff ff88 	bl	8011804 <_puts_r>
 80118f4:	bd10      	pop	{r4, pc}
 80118f6:	46c0      	nop			; (mov r8, r8)
 80118f8:	2000048c 	.word	0x2000048c

080118fc <_sbrk_r>:
 80118fc:	2300      	movs	r3, #0
 80118fe:	b570      	push	{r4, r5, r6, lr}
 8011900:	4d06      	ldr	r5, [pc, #24]	; (801191c <_sbrk_r+0x20>)
 8011902:	0004      	movs	r4, r0
 8011904:	0008      	movs	r0, r1
 8011906:	602b      	str	r3, [r5, #0]
 8011908:	f7f8 fa3c 	bl	8009d84 <_sbrk>
 801190c:	1c43      	adds	r3, r0, #1
 801190e:	d103      	bne.n	8011918 <_sbrk_r+0x1c>
 8011910:	682b      	ldr	r3, [r5, #0]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d000      	beq.n	8011918 <_sbrk_r+0x1c>
 8011916:	6023      	str	r3, [r4, #0]
 8011918:	bd70      	pop	{r4, r5, r6, pc}
 801191a:	46c0      	nop			; (mov r8, r8)
 801191c:	200058ac 	.word	0x200058ac

08011920 <__sread>:
 8011920:	b570      	push	{r4, r5, r6, lr}
 8011922:	000c      	movs	r4, r1
 8011924:	250e      	movs	r5, #14
 8011926:	5f49      	ldrsh	r1, [r1, r5]
 8011928:	f000 fcae 	bl	8012288 <_read_r>
 801192c:	2800      	cmp	r0, #0
 801192e:	db03      	blt.n	8011938 <__sread+0x18>
 8011930:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8011932:	181b      	adds	r3, r3, r0
 8011934:	6563      	str	r3, [r4, #84]	; 0x54
 8011936:	bd70      	pop	{r4, r5, r6, pc}
 8011938:	89a3      	ldrh	r3, [r4, #12]
 801193a:	4a02      	ldr	r2, [pc, #8]	; (8011944 <__sread+0x24>)
 801193c:	4013      	ands	r3, r2
 801193e:	81a3      	strh	r3, [r4, #12]
 8011940:	e7f9      	b.n	8011936 <__sread+0x16>
 8011942:	46c0      	nop			; (mov r8, r8)
 8011944:	ffffefff 	.word	0xffffefff

08011948 <__swrite>:
 8011948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801194a:	001f      	movs	r7, r3
 801194c:	898b      	ldrh	r3, [r1, #12]
 801194e:	0005      	movs	r5, r0
 8011950:	000c      	movs	r4, r1
 8011952:	0016      	movs	r6, r2
 8011954:	05db      	lsls	r3, r3, #23
 8011956:	d505      	bpl.n	8011964 <__swrite+0x1c>
 8011958:	230e      	movs	r3, #14
 801195a:	5ec9      	ldrsh	r1, [r1, r3]
 801195c:	2200      	movs	r2, #0
 801195e:	2302      	movs	r3, #2
 8011960:	f000 f91e 	bl	8011ba0 <_lseek_r>
 8011964:	89a3      	ldrh	r3, [r4, #12]
 8011966:	4a05      	ldr	r2, [pc, #20]	; (801197c <__swrite+0x34>)
 8011968:	0028      	movs	r0, r5
 801196a:	4013      	ands	r3, r2
 801196c:	81a3      	strh	r3, [r4, #12]
 801196e:	0032      	movs	r2, r6
 8011970:	230e      	movs	r3, #14
 8011972:	5ee1      	ldrsh	r1, [r4, r3]
 8011974:	003b      	movs	r3, r7
 8011976:	f000 f875 	bl	8011a64 <_write_r>
 801197a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801197c:	ffffefff 	.word	0xffffefff

08011980 <__sseek>:
 8011980:	b570      	push	{r4, r5, r6, lr}
 8011982:	000c      	movs	r4, r1
 8011984:	250e      	movs	r5, #14
 8011986:	5f49      	ldrsh	r1, [r1, r5]
 8011988:	f000 f90a 	bl	8011ba0 <_lseek_r>
 801198c:	89a3      	ldrh	r3, [r4, #12]
 801198e:	1c42      	adds	r2, r0, #1
 8011990:	d103      	bne.n	801199a <__sseek+0x1a>
 8011992:	4a05      	ldr	r2, [pc, #20]	; (80119a8 <__sseek+0x28>)
 8011994:	4013      	ands	r3, r2
 8011996:	81a3      	strh	r3, [r4, #12]
 8011998:	bd70      	pop	{r4, r5, r6, pc}
 801199a:	2280      	movs	r2, #128	; 0x80
 801199c:	0152      	lsls	r2, r2, #5
 801199e:	4313      	orrs	r3, r2
 80119a0:	81a3      	strh	r3, [r4, #12]
 80119a2:	6560      	str	r0, [r4, #84]	; 0x54
 80119a4:	e7f8      	b.n	8011998 <__sseek+0x18>
 80119a6:	46c0      	nop			; (mov r8, r8)
 80119a8:	ffffefff 	.word	0xffffefff

080119ac <__sclose>:
 80119ac:	b510      	push	{r4, lr}
 80119ae:	230e      	movs	r3, #14
 80119b0:	5ec9      	ldrsh	r1, [r1, r3]
 80119b2:	f000 f8e3 	bl	8011b7c <_close_r>
 80119b6:	bd10      	pop	{r4, pc}

080119b8 <__swbuf_r>:
 80119b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ba:	0005      	movs	r5, r0
 80119bc:	000e      	movs	r6, r1
 80119be:	0014      	movs	r4, r2
 80119c0:	2800      	cmp	r0, #0
 80119c2:	d004      	beq.n	80119ce <__swbuf_r+0x16>
 80119c4:	6983      	ldr	r3, [r0, #24]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d101      	bne.n	80119ce <__swbuf_r+0x16>
 80119ca:	f7ff fd3d 	bl	8011448 <__sinit>
 80119ce:	4b22      	ldr	r3, [pc, #136]	; (8011a58 <__swbuf_r+0xa0>)
 80119d0:	429c      	cmp	r4, r3
 80119d2:	d12e      	bne.n	8011a32 <__swbuf_r+0x7a>
 80119d4:	686c      	ldr	r4, [r5, #4]
 80119d6:	69a3      	ldr	r3, [r4, #24]
 80119d8:	60a3      	str	r3, [r4, #8]
 80119da:	89a3      	ldrh	r3, [r4, #12]
 80119dc:	071b      	lsls	r3, r3, #28
 80119de:	d532      	bpl.n	8011a46 <__swbuf_r+0x8e>
 80119e0:	6923      	ldr	r3, [r4, #16]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d02f      	beq.n	8011a46 <__swbuf_r+0x8e>
 80119e6:	6823      	ldr	r3, [r4, #0]
 80119e8:	6922      	ldr	r2, [r4, #16]
 80119ea:	b2f7      	uxtb	r7, r6
 80119ec:	1a98      	subs	r0, r3, r2
 80119ee:	6963      	ldr	r3, [r4, #20]
 80119f0:	b2f6      	uxtb	r6, r6
 80119f2:	4283      	cmp	r3, r0
 80119f4:	dc05      	bgt.n	8011a02 <__swbuf_r+0x4a>
 80119f6:	0021      	movs	r1, r4
 80119f8:	0028      	movs	r0, r5
 80119fa:	f7ff fc6d 	bl	80112d8 <_fflush_r>
 80119fe:	2800      	cmp	r0, #0
 8011a00:	d127      	bne.n	8011a52 <__swbuf_r+0x9a>
 8011a02:	68a3      	ldr	r3, [r4, #8]
 8011a04:	3001      	adds	r0, #1
 8011a06:	3b01      	subs	r3, #1
 8011a08:	60a3      	str	r3, [r4, #8]
 8011a0a:	6823      	ldr	r3, [r4, #0]
 8011a0c:	1c5a      	adds	r2, r3, #1
 8011a0e:	6022      	str	r2, [r4, #0]
 8011a10:	701f      	strb	r7, [r3, #0]
 8011a12:	6963      	ldr	r3, [r4, #20]
 8011a14:	4283      	cmp	r3, r0
 8011a16:	d004      	beq.n	8011a22 <__swbuf_r+0x6a>
 8011a18:	89a3      	ldrh	r3, [r4, #12]
 8011a1a:	07db      	lsls	r3, r3, #31
 8011a1c:	d507      	bpl.n	8011a2e <__swbuf_r+0x76>
 8011a1e:	2e0a      	cmp	r6, #10
 8011a20:	d105      	bne.n	8011a2e <__swbuf_r+0x76>
 8011a22:	0021      	movs	r1, r4
 8011a24:	0028      	movs	r0, r5
 8011a26:	f7ff fc57 	bl	80112d8 <_fflush_r>
 8011a2a:	2800      	cmp	r0, #0
 8011a2c:	d111      	bne.n	8011a52 <__swbuf_r+0x9a>
 8011a2e:	0030      	movs	r0, r6
 8011a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a32:	4b0a      	ldr	r3, [pc, #40]	; (8011a5c <__swbuf_r+0xa4>)
 8011a34:	429c      	cmp	r4, r3
 8011a36:	d101      	bne.n	8011a3c <__swbuf_r+0x84>
 8011a38:	68ac      	ldr	r4, [r5, #8]
 8011a3a:	e7cc      	b.n	80119d6 <__swbuf_r+0x1e>
 8011a3c:	4b08      	ldr	r3, [pc, #32]	; (8011a60 <__swbuf_r+0xa8>)
 8011a3e:	429c      	cmp	r4, r3
 8011a40:	d1c9      	bne.n	80119d6 <__swbuf_r+0x1e>
 8011a42:	68ec      	ldr	r4, [r5, #12]
 8011a44:	e7c7      	b.n	80119d6 <__swbuf_r+0x1e>
 8011a46:	0021      	movs	r1, r4
 8011a48:	0028      	movs	r0, r5
 8011a4a:	f000 f81f 	bl	8011a8c <__swsetup_r>
 8011a4e:	2800      	cmp	r0, #0
 8011a50:	d0c9      	beq.n	80119e6 <__swbuf_r+0x2e>
 8011a52:	2601      	movs	r6, #1
 8011a54:	4276      	negs	r6, r6
 8011a56:	e7ea      	b.n	8011a2e <__swbuf_r+0x76>
 8011a58:	08012d04 	.word	0x08012d04
 8011a5c:	08012d24 	.word	0x08012d24
 8011a60:	08012ce4 	.word	0x08012ce4

08011a64 <_write_r>:
 8011a64:	b570      	push	{r4, r5, r6, lr}
 8011a66:	0004      	movs	r4, r0
 8011a68:	0008      	movs	r0, r1
 8011a6a:	0011      	movs	r1, r2
 8011a6c:	001a      	movs	r2, r3
 8011a6e:	2300      	movs	r3, #0
 8011a70:	4d05      	ldr	r5, [pc, #20]	; (8011a88 <_write_r+0x24>)
 8011a72:	602b      	str	r3, [r5, #0]
 8011a74:	f7f8 f93d 	bl	8009cf2 <_write>
 8011a78:	1c43      	adds	r3, r0, #1
 8011a7a:	d103      	bne.n	8011a84 <_write_r+0x20>
 8011a7c:	682b      	ldr	r3, [r5, #0]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d000      	beq.n	8011a84 <_write_r+0x20>
 8011a82:	6023      	str	r3, [r4, #0]
 8011a84:	bd70      	pop	{r4, r5, r6, pc}
 8011a86:	46c0      	nop			; (mov r8, r8)
 8011a88:	200058ac 	.word	0x200058ac

08011a8c <__swsetup_r>:
 8011a8c:	4b37      	ldr	r3, [pc, #220]	; (8011b6c <__swsetup_r+0xe0>)
 8011a8e:	b570      	push	{r4, r5, r6, lr}
 8011a90:	681d      	ldr	r5, [r3, #0]
 8011a92:	0006      	movs	r6, r0
 8011a94:	000c      	movs	r4, r1
 8011a96:	2d00      	cmp	r5, #0
 8011a98:	d005      	beq.n	8011aa6 <__swsetup_r+0x1a>
 8011a9a:	69ab      	ldr	r3, [r5, #24]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d102      	bne.n	8011aa6 <__swsetup_r+0x1a>
 8011aa0:	0028      	movs	r0, r5
 8011aa2:	f7ff fcd1 	bl	8011448 <__sinit>
 8011aa6:	4b32      	ldr	r3, [pc, #200]	; (8011b70 <__swsetup_r+0xe4>)
 8011aa8:	429c      	cmp	r4, r3
 8011aaa:	d10f      	bne.n	8011acc <__swsetup_r+0x40>
 8011aac:	686c      	ldr	r4, [r5, #4]
 8011aae:	230c      	movs	r3, #12
 8011ab0:	5ee2      	ldrsh	r2, [r4, r3]
 8011ab2:	b293      	uxth	r3, r2
 8011ab4:	0711      	lsls	r1, r2, #28
 8011ab6:	d42d      	bmi.n	8011b14 <__swsetup_r+0x88>
 8011ab8:	06d9      	lsls	r1, r3, #27
 8011aba:	d411      	bmi.n	8011ae0 <__swsetup_r+0x54>
 8011abc:	2309      	movs	r3, #9
 8011abe:	2001      	movs	r0, #1
 8011ac0:	6033      	str	r3, [r6, #0]
 8011ac2:	3337      	adds	r3, #55	; 0x37
 8011ac4:	4313      	orrs	r3, r2
 8011ac6:	81a3      	strh	r3, [r4, #12]
 8011ac8:	4240      	negs	r0, r0
 8011aca:	bd70      	pop	{r4, r5, r6, pc}
 8011acc:	4b29      	ldr	r3, [pc, #164]	; (8011b74 <__swsetup_r+0xe8>)
 8011ace:	429c      	cmp	r4, r3
 8011ad0:	d101      	bne.n	8011ad6 <__swsetup_r+0x4a>
 8011ad2:	68ac      	ldr	r4, [r5, #8]
 8011ad4:	e7eb      	b.n	8011aae <__swsetup_r+0x22>
 8011ad6:	4b28      	ldr	r3, [pc, #160]	; (8011b78 <__swsetup_r+0xec>)
 8011ad8:	429c      	cmp	r4, r3
 8011ada:	d1e8      	bne.n	8011aae <__swsetup_r+0x22>
 8011adc:	68ec      	ldr	r4, [r5, #12]
 8011ade:	e7e6      	b.n	8011aae <__swsetup_r+0x22>
 8011ae0:	075b      	lsls	r3, r3, #29
 8011ae2:	d513      	bpl.n	8011b0c <__swsetup_r+0x80>
 8011ae4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ae6:	2900      	cmp	r1, #0
 8011ae8:	d008      	beq.n	8011afc <__swsetup_r+0x70>
 8011aea:	0023      	movs	r3, r4
 8011aec:	3344      	adds	r3, #68	; 0x44
 8011aee:	4299      	cmp	r1, r3
 8011af0:	d002      	beq.n	8011af8 <__swsetup_r+0x6c>
 8011af2:	0030      	movs	r0, r6
 8011af4:	f7ff fdc4 	bl	8011680 <_free_r>
 8011af8:	2300      	movs	r3, #0
 8011afa:	6363      	str	r3, [r4, #52]	; 0x34
 8011afc:	2224      	movs	r2, #36	; 0x24
 8011afe:	89a3      	ldrh	r3, [r4, #12]
 8011b00:	4393      	bics	r3, r2
 8011b02:	81a3      	strh	r3, [r4, #12]
 8011b04:	2300      	movs	r3, #0
 8011b06:	6063      	str	r3, [r4, #4]
 8011b08:	6923      	ldr	r3, [r4, #16]
 8011b0a:	6023      	str	r3, [r4, #0]
 8011b0c:	2308      	movs	r3, #8
 8011b0e:	89a2      	ldrh	r2, [r4, #12]
 8011b10:	4313      	orrs	r3, r2
 8011b12:	81a3      	strh	r3, [r4, #12]
 8011b14:	6923      	ldr	r3, [r4, #16]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d10b      	bne.n	8011b32 <__swsetup_r+0xa6>
 8011b1a:	21a0      	movs	r1, #160	; 0xa0
 8011b1c:	2280      	movs	r2, #128	; 0x80
 8011b1e:	89a3      	ldrh	r3, [r4, #12]
 8011b20:	0089      	lsls	r1, r1, #2
 8011b22:	0092      	lsls	r2, r2, #2
 8011b24:	400b      	ands	r3, r1
 8011b26:	4293      	cmp	r3, r2
 8011b28:	d003      	beq.n	8011b32 <__swsetup_r+0xa6>
 8011b2a:	0021      	movs	r1, r4
 8011b2c:	0030      	movs	r0, r6
 8011b2e:	f000 f873 	bl	8011c18 <__smakebuf_r>
 8011b32:	220c      	movs	r2, #12
 8011b34:	5ea3      	ldrsh	r3, [r4, r2]
 8011b36:	2001      	movs	r0, #1
 8011b38:	001a      	movs	r2, r3
 8011b3a:	b299      	uxth	r1, r3
 8011b3c:	4002      	ands	r2, r0
 8011b3e:	4203      	tst	r3, r0
 8011b40:	d00f      	beq.n	8011b62 <__swsetup_r+0xd6>
 8011b42:	2200      	movs	r2, #0
 8011b44:	60a2      	str	r2, [r4, #8]
 8011b46:	6962      	ldr	r2, [r4, #20]
 8011b48:	4252      	negs	r2, r2
 8011b4a:	61a2      	str	r2, [r4, #24]
 8011b4c:	2000      	movs	r0, #0
 8011b4e:	6922      	ldr	r2, [r4, #16]
 8011b50:	4282      	cmp	r2, r0
 8011b52:	d1ba      	bne.n	8011aca <__swsetup_r+0x3e>
 8011b54:	060a      	lsls	r2, r1, #24
 8011b56:	d5b8      	bpl.n	8011aca <__swsetup_r+0x3e>
 8011b58:	2240      	movs	r2, #64	; 0x40
 8011b5a:	4313      	orrs	r3, r2
 8011b5c:	81a3      	strh	r3, [r4, #12]
 8011b5e:	3801      	subs	r0, #1
 8011b60:	e7b3      	b.n	8011aca <__swsetup_r+0x3e>
 8011b62:	0788      	lsls	r0, r1, #30
 8011b64:	d400      	bmi.n	8011b68 <__swsetup_r+0xdc>
 8011b66:	6962      	ldr	r2, [r4, #20]
 8011b68:	60a2      	str	r2, [r4, #8]
 8011b6a:	e7ef      	b.n	8011b4c <__swsetup_r+0xc0>
 8011b6c:	2000048c 	.word	0x2000048c
 8011b70:	08012d04 	.word	0x08012d04
 8011b74:	08012d24 	.word	0x08012d24
 8011b78:	08012ce4 	.word	0x08012ce4

08011b7c <_close_r>:
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	b570      	push	{r4, r5, r6, lr}
 8011b80:	4d06      	ldr	r5, [pc, #24]	; (8011b9c <_close_r+0x20>)
 8011b82:	0004      	movs	r4, r0
 8011b84:	0008      	movs	r0, r1
 8011b86:	602b      	str	r3, [r5, #0]
 8011b88:	f7f8 f8cf 	bl	8009d2a <_close>
 8011b8c:	1c43      	adds	r3, r0, #1
 8011b8e:	d103      	bne.n	8011b98 <_close_r+0x1c>
 8011b90:	682b      	ldr	r3, [r5, #0]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d000      	beq.n	8011b98 <_close_r+0x1c>
 8011b96:	6023      	str	r3, [r4, #0]
 8011b98:	bd70      	pop	{r4, r5, r6, pc}
 8011b9a:	46c0      	nop			; (mov r8, r8)
 8011b9c:	200058ac 	.word	0x200058ac

08011ba0 <_lseek_r>:
 8011ba0:	b570      	push	{r4, r5, r6, lr}
 8011ba2:	0004      	movs	r4, r0
 8011ba4:	0008      	movs	r0, r1
 8011ba6:	0011      	movs	r1, r2
 8011ba8:	001a      	movs	r2, r3
 8011baa:	2300      	movs	r3, #0
 8011bac:	4d05      	ldr	r5, [pc, #20]	; (8011bc4 <_lseek_r+0x24>)
 8011bae:	602b      	str	r3, [r5, #0]
 8011bb0:	f7f8 f8dc 	bl	8009d6c <_lseek>
 8011bb4:	1c43      	adds	r3, r0, #1
 8011bb6:	d103      	bne.n	8011bc0 <_lseek_r+0x20>
 8011bb8:	682b      	ldr	r3, [r5, #0]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d000      	beq.n	8011bc0 <_lseek_r+0x20>
 8011bbe:	6023      	str	r3, [r4, #0]
 8011bc0:	bd70      	pop	{r4, r5, r6, pc}
 8011bc2:	46c0      	nop			; (mov r8, r8)
 8011bc4:	200058ac 	.word	0x200058ac

08011bc8 <__swhatbuf_r>:
 8011bc8:	b570      	push	{r4, r5, r6, lr}
 8011bca:	000e      	movs	r6, r1
 8011bcc:	001d      	movs	r5, r3
 8011bce:	230e      	movs	r3, #14
 8011bd0:	5ec9      	ldrsh	r1, [r1, r3]
 8011bd2:	0014      	movs	r4, r2
 8011bd4:	b096      	sub	sp, #88	; 0x58
 8011bd6:	2900      	cmp	r1, #0
 8011bd8:	da07      	bge.n	8011bea <__swhatbuf_r+0x22>
 8011bda:	2300      	movs	r3, #0
 8011bdc:	602b      	str	r3, [r5, #0]
 8011bde:	89b3      	ldrh	r3, [r6, #12]
 8011be0:	061b      	lsls	r3, r3, #24
 8011be2:	d411      	bmi.n	8011c08 <__swhatbuf_r+0x40>
 8011be4:	2380      	movs	r3, #128	; 0x80
 8011be6:	00db      	lsls	r3, r3, #3
 8011be8:	e00f      	b.n	8011c0a <__swhatbuf_r+0x42>
 8011bea:	466a      	mov	r2, sp
 8011bec:	f000 fb60 	bl	80122b0 <_fstat_r>
 8011bf0:	2800      	cmp	r0, #0
 8011bf2:	dbf2      	blt.n	8011bda <__swhatbuf_r+0x12>
 8011bf4:	23f0      	movs	r3, #240	; 0xf0
 8011bf6:	9901      	ldr	r1, [sp, #4]
 8011bf8:	021b      	lsls	r3, r3, #8
 8011bfa:	4019      	ands	r1, r3
 8011bfc:	4b05      	ldr	r3, [pc, #20]	; (8011c14 <__swhatbuf_r+0x4c>)
 8011bfe:	18c9      	adds	r1, r1, r3
 8011c00:	424b      	negs	r3, r1
 8011c02:	4159      	adcs	r1, r3
 8011c04:	6029      	str	r1, [r5, #0]
 8011c06:	e7ed      	b.n	8011be4 <__swhatbuf_r+0x1c>
 8011c08:	2340      	movs	r3, #64	; 0x40
 8011c0a:	2000      	movs	r0, #0
 8011c0c:	6023      	str	r3, [r4, #0]
 8011c0e:	b016      	add	sp, #88	; 0x58
 8011c10:	bd70      	pop	{r4, r5, r6, pc}
 8011c12:	46c0      	nop			; (mov r8, r8)
 8011c14:	ffffe000 	.word	0xffffe000

08011c18 <__smakebuf_r>:
 8011c18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c1a:	2602      	movs	r6, #2
 8011c1c:	898b      	ldrh	r3, [r1, #12]
 8011c1e:	0005      	movs	r5, r0
 8011c20:	000c      	movs	r4, r1
 8011c22:	4233      	tst	r3, r6
 8011c24:	d006      	beq.n	8011c34 <__smakebuf_r+0x1c>
 8011c26:	0023      	movs	r3, r4
 8011c28:	3347      	adds	r3, #71	; 0x47
 8011c2a:	6023      	str	r3, [r4, #0]
 8011c2c:	6123      	str	r3, [r4, #16]
 8011c2e:	2301      	movs	r3, #1
 8011c30:	6163      	str	r3, [r4, #20]
 8011c32:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8011c34:	466a      	mov	r2, sp
 8011c36:	ab01      	add	r3, sp, #4
 8011c38:	f7ff ffc6 	bl	8011bc8 <__swhatbuf_r>
 8011c3c:	9900      	ldr	r1, [sp, #0]
 8011c3e:	0007      	movs	r7, r0
 8011c40:	0028      	movs	r0, r5
 8011c42:	f7ff fd67 	bl	8011714 <_malloc_r>
 8011c46:	2800      	cmp	r0, #0
 8011c48:	d108      	bne.n	8011c5c <__smakebuf_r+0x44>
 8011c4a:	220c      	movs	r2, #12
 8011c4c:	5ea3      	ldrsh	r3, [r4, r2]
 8011c4e:	059a      	lsls	r2, r3, #22
 8011c50:	d4ef      	bmi.n	8011c32 <__smakebuf_r+0x1a>
 8011c52:	2203      	movs	r2, #3
 8011c54:	4393      	bics	r3, r2
 8011c56:	431e      	orrs	r6, r3
 8011c58:	81a6      	strh	r6, [r4, #12]
 8011c5a:	e7e4      	b.n	8011c26 <__smakebuf_r+0xe>
 8011c5c:	4b0f      	ldr	r3, [pc, #60]	; (8011c9c <__smakebuf_r+0x84>)
 8011c5e:	62ab      	str	r3, [r5, #40]	; 0x28
 8011c60:	2380      	movs	r3, #128	; 0x80
 8011c62:	89a2      	ldrh	r2, [r4, #12]
 8011c64:	6020      	str	r0, [r4, #0]
 8011c66:	4313      	orrs	r3, r2
 8011c68:	81a3      	strh	r3, [r4, #12]
 8011c6a:	9b00      	ldr	r3, [sp, #0]
 8011c6c:	6120      	str	r0, [r4, #16]
 8011c6e:	6163      	str	r3, [r4, #20]
 8011c70:	9b01      	ldr	r3, [sp, #4]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d00d      	beq.n	8011c92 <__smakebuf_r+0x7a>
 8011c76:	0028      	movs	r0, r5
 8011c78:	230e      	movs	r3, #14
 8011c7a:	5ee1      	ldrsh	r1, [r4, r3]
 8011c7c:	f000 fb2a 	bl	80122d4 <_isatty_r>
 8011c80:	2800      	cmp	r0, #0
 8011c82:	d006      	beq.n	8011c92 <__smakebuf_r+0x7a>
 8011c84:	2203      	movs	r2, #3
 8011c86:	89a3      	ldrh	r3, [r4, #12]
 8011c88:	4393      	bics	r3, r2
 8011c8a:	001a      	movs	r2, r3
 8011c8c:	2301      	movs	r3, #1
 8011c8e:	4313      	orrs	r3, r2
 8011c90:	81a3      	strh	r3, [r4, #12]
 8011c92:	89a0      	ldrh	r0, [r4, #12]
 8011c94:	4307      	orrs	r7, r0
 8011c96:	81a7      	strh	r7, [r4, #12]
 8011c98:	e7cb      	b.n	8011c32 <__smakebuf_r+0x1a>
 8011c9a:	46c0      	nop			; (mov r8, r8)
 8011c9c:	080113cd 	.word	0x080113cd

08011ca0 <__malloc_lock>:
 8011ca0:	b510      	push	{r4, lr}
 8011ca2:	4802      	ldr	r0, [pc, #8]	; (8011cac <__malloc_lock+0xc>)
 8011ca4:	f7ff fc95 	bl	80115d2 <__retarget_lock_acquire_recursive>
 8011ca8:	bd10      	pop	{r4, pc}
 8011caa:	46c0      	nop			; (mov r8, r8)
 8011cac:	200058a4 	.word	0x200058a4

08011cb0 <__malloc_unlock>:
 8011cb0:	b510      	push	{r4, lr}
 8011cb2:	4802      	ldr	r0, [pc, #8]	; (8011cbc <__malloc_unlock+0xc>)
 8011cb4:	f7ff fc8e 	bl	80115d4 <__retarget_lock_release_recursive>
 8011cb8:	bd10      	pop	{r4, pc}
 8011cba:	46c0      	nop			; (mov r8, r8)
 8011cbc:	200058a4 	.word	0x200058a4

08011cc0 <__sfputc_r>:
 8011cc0:	6893      	ldr	r3, [r2, #8]
 8011cc2:	b510      	push	{r4, lr}
 8011cc4:	3b01      	subs	r3, #1
 8011cc6:	6093      	str	r3, [r2, #8]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	da04      	bge.n	8011cd6 <__sfputc_r+0x16>
 8011ccc:	6994      	ldr	r4, [r2, #24]
 8011cce:	42a3      	cmp	r3, r4
 8011cd0:	db07      	blt.n	8011ce2 <__sfputc_r+0x22>
 8011cd2:	290a      	cmp	r1, #10
 8011cd4:	d005      	beq.n	8011ce2 <__sfputc_r+0x22>
 8011cd6:	6813      	ldr	r3, [r2, #0]
 8011cd8:	1c58      	adds	r0, r3, #1
 8011cda:	6010      	str	r0, [r2, #0]
 8011cdc:	7019      	strb	r1, [r3, #0]
 8011cde:	0008      	movs	r0, r1
 8011ce0:	bd10      	pop	{r4, pc}
 8011ce2:	f7ff fe69 	bl	80119b8 <__swbuf_r>
 8011ce6:	0001      	movs	r1, r0
 8011ce8:	e7f9      	b.n	8011cde <__sfputc_r+0x1e>

08011cea <__sfputs_r>:
 8011cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cec:	0006      	movs	r6, r0
 8011cee:	000f      	movs	r7, r1
 8011cf0:	0014      	movs	r4, r2
 8011cf2:	18d5      	adds	r5, r2, r3
 8011cf4:	42ac      	cmp	r4, r5
 8011cf6:	d101      	bne.n	8011cfc <__sfputs_r+0x12>
 8011cf8:	2000      	movs	r0, #0
 8011cfa:	e007      	b.n	8011d0c <__sfputs_r+0x22>
 8011cfc:	7821      	ldrb	r1, [r4, #0]
 8011cfe:	003a      	movs	r2, r7
 8011d00:	0030      	movs	r0, r6
 8011d02:	f7ff ffdd 	bl	8011cc0 <__sfputc_r>
 8011d06:	3401      	adds	r4, #1
 8011d08:	1c43      	adds	r3, r0, #1
 8011d0a:	d1f3      	bne.n	8011cf4 <__sfputs_r+0xa>
 8011d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011d10 <_vfiprintf_r>:
 8011d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d12:	b0a1      	sub	sp, #132	; 0x84
 8011d14:	0006      	movs	r6, r0
 8011d16:	000c      	movs	r4, r1
 8011d18:	001f      	movs	r7, r3
 8011d1a:	9203      	str	r2, [sp, #12]
 8011d1c:	2800      	cmp	r0, #0
 8011d1e:	d004      	beq.n	8011d2a <_vfiprintf_r+0x1a>
 8011d20:	6983      	ldr	r3, [r0, #24]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d101      	bne.n	8011d2a <_vfiprintf_r+0x1a>
 8011d26:	f7ff fb8f 	bl	8011448 <__sinit>
 8011d2a:	4b8e      	ldr	r3, [pc, #568]	; (8011f64 <_vfiprintf_r+0x254>)
 8011d2c:	429c      	cmp	r4, r3
 8011d2e:	d11c      	bne.n	8011d6a <_vfiprintf_r+0x5a>
 8011d30:	6874      	ldr	r4, [r6, #4]
 8011d32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d34:	07db      	lsls	r3, r3, #31
 8011d36:	d405      	bmi.n	8011d44 <_vfiprintf_r+0x34>
 8011d38:	89a3      	ldrh	r3, [r4, #12]
 8011d3a:	059b      	lsls	r3, r3, #22
 8011d3c:	d402      	bmi.n	8011d44 <_vfiprintf_r+0x34>
 8011d3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d40:	f7ff fc47 	bl	80115d2 <__retarget_lock_acquire_recursive>
 8011d44:	89a3      	ldrh	r3, [r4, #12]
 8011d46:	071b      	lsls	r3, r3, #28
 8011d48:	d502      	bpl.n	8011d50 <_vfiprintf_r+0x40>
 8011d4a:	6923      	ldr	r3, [r4, #16]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d11d      	bne.n	8011d8c <_vfiprintf_r+0x7c>
 8011d50:	0021      	movs	r1, r4
 8011d52:	0030      	movs	r0, r6
 8011d54:	f7ff fe9a 	bl	8011a8c <__swsetup_r>
 8011d58:	2800      	cmp	r0, #0
 8011d5a:	d017      	beq.n	8011d8c <_vfiprintf_r+0x7c>
 8011d5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d5e:	07db      	lsls	r3, r3, #31
 8011d60:	d50d      	bpl.n	8011d7e <_vfiprintf_r+0x6e>
 8011d62:	2001      	movs	r0, #1
 8011d64:	4240      	negs	r0, r0
 8011d66:	b021      	add	sp, #132	; 0x84
 8011d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d6a:	4b7f      	ldr	r3, [pc, #508]	; (8011f68 <_vfiprintf_r+0x258>)
 8011d6c:	429c      	cmp	r4, r3
 8011d6e:	d101      	bne.n	8011d74 <_vfiprintf_r+0x64>
 8011d70:	68b4      	ldr	r4, [r6, #8]
 8011d72:	e7de      	b.n	8011d32 <_vfiprintf_r+0x22>
 8011d74:	4b7d      	ldr	r3, [pc, #500]	; (8011f6c <_vfiprintf_r+0x25c>)
 8011d76:	429c      	cmp	r4, r3
 8011d78:	d1db      	bne.n	8011d32 <_vfiprintf_r+0x22>
 8011d7a:	68f4      	ldr	r4, [r6, #12]
 8011d7c:	e7d9      	b.n	8011d32 <_vfiprintf_r+0x22>
 8011d7e:	89a3      	ldrh	r3, [r4, #12]
 8011d80:	059b      	lsls	r3, r3, #22
 8011d82:	d4ee      	bmi.n	8011d62 <_vfiprintf_r+0x52>
 8011d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d86:	f7ff fc25 	bl	80115d4 <__retarget_lock_release_recursive>
 8011d8a:	e7ea      	b.n	8011d62 <_vfiprintf_r+0x52>
 8011d8c:	2300      	movs	r3, #0
 8011d8e:	ad08      	add	r5, sp, #32
 8011d90:	616b      	str	r3, [r5, #20]
 8011d92:	3320      	adds	r3, #32
 8011d94:	766b      	strb	r3, [r5, #25]
 8011d96:	3310      	adds	r3, #16
 8011d98:	76ab      	strb	r3, [r5, #26]
 8011d9a:	9707      	str	r7, [sp, #28]
 8011d9c:	9f03      	ldr	r7, [sp, #12]
 8011d9e:	783b      	ldrb	r3, [r7, #0]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d001      	beq.n	8011da8 <_vfiprintf_r+0x98>
 8011da4:	2b25      	cmp	r3, #37	; 0x25
 8011da6:	d14e      	bne.n	8011e46 <_vfiprintf_r+0x136>
 8011da8:	9b03      	ldr	r3, [sp, #12]
 8011daa:	1afb      	subs	r3, r7, r3
 8011dac:	9305      	str	r3, [sp, #20]
 8011dae:	9b03      	ldr	r3, [sp, #12]
 8011db0:	429f      	cmp	r7, r3
 8011db2:	d00d      	beq.n	8011dd0 <_vfiprintf_r+0xc0>
 8011db4:	9b05      	ldr	r3, [sp, #20]
 8011db6:	0021      	movs	r1, r4
 8011db8:	0030      	movs	r0, r6
 8011dba:	9a03      	ldr	r2, [sp, #12]
 8011dbc:	f7ff ff95 	bl	8011cea <__sfputs_r>
 8011dc0:	1c43      	adds	r3, r0, #1
 8011dc2:	d100      	bne.n	8011dc6 <_vfiprintf_r+0xb6>
 8011dc4:	e0b5      	b.n	8011f32 <_vfiprintf_r+0x222>
 8011dc6:	696a      	ldr	r2, [r5, #20]
 8011dc8:	9b05      	ldr	r3, [sp, #20]
 8011dca:	4694      	mov	ip, r2
 8011dcc:	4463      	add	r3, ip
 8011dce:	616b      	str	r3, [r5, #20]
 8011dd0:	783b      	ldrb	r3, [r7, #0]
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d100      	bne.n	8011dd8 <_vfiprintf_r+0xc8>
 8011dd6:	e0ac      	b.n	8011f32 <_vfiprintf_r+0x222>
 8011dd8:	2201      	movs	r2, #1
 8011dda:	1c7b      	adds	r3, r7, #1
 8011ddc:	9303      	str	r3, [sp, #12]
 8011dde:	2300      	movs	r3, #0
 8011de0:	4252      	negs	r2, r2
 8011de2:	606a      	str	r2, [r5, #4]
 8011de4:	a904      	add	r1, sp, #16
 8011de6:	3254      	adds	r2, #84	; 0x54
 8011de8:	1852      	adds	r2, r2, r1
 8011dea:	602b      	str	r3, [r5, #0]
 8011dec:	60eb      	str	r3, [r5, #12]
 8011dee:	60ab      	str	r3, [r5, #8]
 8011df0:	7013      	strb	r3, [r2, #0]
 8011df2:	65ab      	str	r3, [r5, #88]	; 0x58
 8011df4:	9b03      	ldr	r3, [sp, #12]
 8011df6:	2205      	movs	r2, #5
 8011df8:	7819      	ldrb	r1, [r3, #0]
 8011dfa:	485d      	ldr	r0, [pc, #372]	; (8011f70 <_vfiprintf_r+0x260>)
 8011dfc:	f000 fa7c 	bl	80122f8 <memchr>
 8011e00:	9b03      	ldr	r3, [sp, #12]
 8011e02:	1c5f      	adds	r7, r3, #1
 8011e04:	2800      	cmp	r0, #0
 8011e06:	d120      	bne.n	8011e4a <_vfiprintf_r+0x13a>
 8011e08:	682a      	ldr	r2, [r5, #0]
 8011e0a:	06d3      	lsls	r3, r2, #27
 8011e0c:	d504      	bpl.n	8011e18 <_vfiprintf_r+0x108>
 8011e0e:	2353      	movs	r3, #83	; 0x53
 8011e10:	a904      	add	r1, sp, #16
 8011e12:	185b      	adds	r3, r3, r1
 8011e14:	2120      	movs	r1, #32
 8011e16:	7019      	strb	r1, [r3, #0]
 8011e18:	0713      	lsls	r3, r2, #28
 8011e1a:	d504      	bpl.n	8011e26 <_vfiprintf_r+0x116>
 8011e1c:	2353      	movs	r3, #83	; 0x53
 8011e1e:	a904      	add	r1, sp, #16
 8011e20:	185b      	adds	r3, r3, r1
 8011e22:	212b      	movs	r1, #43	; 0x2b
 8011e24:	7019      	strb	r1, [r3, #0]
 8011e26:	9b03      	ldr	r3, [sp, #12]
 8011e28:	781b      	ldrb	r3, [r3, #0]
 8011e2a:	2b2a      	cmp	r3, #42	; 0x2a
 8011e2c:	d016      	beq.n	8011e5c <_vfiprintf_r+0x14c>
 8011e2e:	2100      	movs	r1, #0
 8011e30:	68eb      	ldr	r3, [r5, #12]
 8011e32:	9f03      	ldr	r7, [sp, #12]
 8011e34:	783a      	ldrb	r2, [r7, #0]
 8011e36:	1c78      	adds	r0, r7, #1
 8011e38:	3a30      	subs	r2, #48	; 0x30
 8011e3a:	4684      	mov	ip, r0
 8011e3c:	2a09      	cmp	r2, #9
 8011e3e:	d94f      	bls.n	8011ee0 <_vfiprintf_r+0x1d0>
 8011e40:	2900      	cmp	r1, #0
 8011e42:	d111      	bne.n	8011e68 <_vfiprintf_r+0x158>
 8011e44:	e017      	b.n	8011e76 <_vfiprintf_r+0x166>
 8011e46:	3701      	adds	r7, #1
 8011e48:	e7a9      	b.n	8011d9e <_vfiprintf_r+0x8e>
 8011e4a:	4b49      	ldr	r3, [pc, #292]	; (8011f70 <_vfiprintf_r+0x260>)
 8011e4c:	682a      	ldr	r2, [r5, #0]
 8011e4e:	1ac0      	subs	r0, r0, r3
 8011e50:	2301      	movs	r3, #1
 8011e52:	4083      	lsls	r3, r0
 8011e54:	4313      	orrs	r3, r2
 8011e56:	602b      	str	r3, [r5, #0]
 8011e58:	9703      	str	r7, [sp, #12]
 8011e5a:	e7cb      	b.n	8011df4 <_vfiprintf_r+0xe4>
 8011e5c:	9b07      	ldr	r3, [sp, #28]
 8011e5e:	1d19      	adds	r1, r3, #4
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	9107      	str	r1, [sp, #28]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	db01      	blt.n	8011e6c <_vfiprintf_r+0x15c>
 8011e68:	930b      	str	r3, [sp, #44]	; 0x2c
 8011e6a:	e004      	b.n	8011e76 <_vfiprintf_r+0x166>
 8011e6c:	425b      	negs	r3, r3
 8011e6e:	60eb      	str	r3, [r5, #12]
 8011e70:	2302      	movs	r3, #2
 8011e72:	4313      	orrs	r3, r2
 8011e74:	602b      	str	r3, [r5, #0]
 8011e76:	783b      	ldrb	r3, [r7, #0]
 8011e78:	2b2e      	cmp	r3, #46	; 0x2e
 8011e7a:	d10a      	bne.n	8011e92 <_vfiprintf_r+0x182>
 8011e7c:	787b      	ldrb	r3, [r7, #1]
 8011e7e:	2b2a      	cmp	r3, #42	; 0x2a
 8011e80:	d137      	bne.n	8011ef2 <_vfiprintf_r+0x1e2>
 8011e82:	9b07      	ldr	r3, [sp, #28]
 8011e84:	3702      	adds	r7, #2
 8011e86:	1d1a      	adds	r2, r3, #4
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	9207      	str	r2, [sp, #28]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	db2d      	blt.n	8011eec <_vfiprintf_r+0x1dc>
 8011e90:	9309      	str	r3, [sp, #36]	; 0x24
 8011e92:	2203      	movs	r2, #3
 8011e94:	7839      	ldrb	r1, [r7, #0]
 8011e96:	4837      	ldr	r0, [pc, #220]	; (8011f74 <_vfiprintf_r+0x264>)
 8011e98:	f000 fa2e 	bl	80122f8 <memchr>
 8011e9c:	2800      	cmp	r0, #0
 8011e9e:	d007      	beq.n	8011eb0 <_vfiprintf_r+0x1a0>
 8011ea0:	4b34      	ldr	r3, [pc, #208]	; (8011f74 <_vfiprintf_r+0x264>)
 8011ea2:	682a      	ldr	r2, [r5, #0]
 8011ea4:	1ac0      	subs	r0, r0, r3
 8011ea6:	2340      	movs	r3, #64	; 0x40
 8011ea8:	4083      	lsls	r3, r0
 8011eaa:	4313      	orrs	r3, r2
 8011eac:	3701      	adds	r7, #1
 8011eae:	602b      	str	r3, [r5, #0]
 8011eb0:	7839      	ldrb	r1, [r7, #0]
 8011eb2:	1c7b      	adds	r3, r7, #1
 8011eb4:	2206      	movs	r2, #6
 8011eb6:	4830      	ldr	r0, [pc, #192]	; (8011f78 <_vfiprintf_r+0x268>)
 8011eb8:	9303      	str	r3, [sp, #12]
 8011eba:	7629      	strb	r1, [r5, #24]
 8011ebc:	f000 fa1c 	bl	80122f8 <memchr>
 8011ec0:	2800      	cmp	r0, #0
 8011ec2:	d045      	beq.n	8011f50 <_vfiprintf_r+0x240>
 8011ec4:	4b2d      	ldr	r3, [pc, #180]	; (8011f7c <_vfiprintf_r+0x26c>)
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d127      	bne.n	8011f1a <_vfiprintf_r+0x20a>
 8011eca:	2207      	movs	r2, #7
 8011ecc:	9b07      	ldr	r3, [sp, #28]
 8011ece:	3307      	adds	r3, #7
 8011ed0:	4393      	bics	r3, r2
 8011ed2:	3308      	adds	r3, #8
 8011ed4:	9307      	str	r3, [sp, #28]
 8011ed6:	696b      	ldr	r3, [r5, #20]
 8011ed8:	9a04      	ldr	r2, [sp, #16]
 8011eda:	189b      	adds	r3, r3, r2
 8011edc:	616b      	str	r3, [r5, #20]
 8011ede:	e75d      	b.n	8011d9c <_vfiprintf_r+0x8c>
 8011ee0:	210a      	movs	r1, #10
 8011ee2:	434b      	muls	r3, r1
 8011ee4:	4667      	mov	r7, ip
 8011ee6:	189b      	adds	r3, r3, r2
 8011ee8:	3909      	subs	r1, #9
 8011eea:	e7a3      	b.n	8011e34 <_vfiprintf_r+0x124>
 8011eec:	2301      	movs	r3, #1
 8011eee:	425b      	negs	r3, r3
 8011ef0:	e7ce      	b.n	8011e90 <_vfiprintf_r+0x180>
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	001a      	movs	r2, r3
 8011ef6:	3701      	adds	r7, #1
 8011ef8:	606b      	str	r3, [r5, #4]
 8011efa:	7839      	ldrb	r1, [r7, #0]
 8011efc:	1c78      	adds	r0, r7, #1
 8011efe:	3930      	subs	r1, #48	; 0x30
 8011f00:	4684      	mov	ip, r0
 8011f02:	2909      	cmp	r1, #9
 8011f04:	d903      	bls.n	8011f0e <_vfiprintf_r+0x1fe>
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d0c3      	beq.n	8011e92 <_vfiprintf_r+0x182>
 8011f0a:	9209      	str	r2, [sp, #36]	; 0x24
 8011f0c:	e7c1      	b.n	8011e92 <_vfiprintf_r+0x182>
 8011f0e:	230a      	movs	r3, #10
 8011f10:	435a      	muls	r2, r3
 8011f12:	4667      	mov	r7, ip
 8011f14:	1852      	adds	r2, r2, r1
 8011f16:	3b09      	subs	r3, #9
 8011f18:	e7ef      	b.n	8011efa <_vfiprintf_r+0x1ea>
 8011f1a:	ab07      	add	r3, sp, #28
 8011f1c:	9300      	str	r3, [sp, #0]
 8011f1e:	0022      	movs	r2, r4
 8011f20:	0029      	movs	r1, r5
 8011f22:	0030      	movs	r0, r6
 8011f24:	4b16      	ldr	r3, [pc, #88]	; (8011f80 <_vfiprintf_r+0x270>)
 8011f26:	e000      	b.n	8011f2a <_vfiprintf_r+0x21a>
 8011f28:	bf00      	nop
 8011f2a:	9004      	str	r0, [sp, #16]
 8011f2c:	9b04      	ldr	r3, [sp, #16]
 8011f2e:	3301      	adds	r3, #1
 8011f30:	d1d1      	bne.n	8011ed6 <_vfiprintf_r+0x1c6>
 8011f32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011f34:	07db      	lsls	r3, r3, #31
 8011f36:	d405      	bmi.n	8011f44 <_vfiprintf_r+0x234>
 8011f38:	89a3      	ldrh	r3, [r4, #12]
 8011f3a:	059b      	lsls	r3, r3, #22
 8011f3c:	d402      	bmi.n	8011f44 <_vfiprintf_r+0x234>
 8011f3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011f40:	f7ff fb48 	bl	80115d4 <__retarget_lock_release_recursive>
 8011f44:	89a3      	ldrh	r3, [r4, #12]
 8011f46:	065b      	lsls	r3, r3, #25
 8011f48:	d500      	bpl.n	8011f4c <_vfiprintf_r+0x23c>
 8011f4a:	e70a      	b.n	8011d62 <_vfiprintf_r+0x52>
 8011f4c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011f4e:	e70a      	b.n	8011d66 <_vfiprintf_r+0x56>
 8011f50:	ab07      	add	r3, sp, #28
 8011f52:	9300      	str	r3, [sp, #0]
 8011f54:	0022      	movs	r2, r4
 8011f56:	0029      	movs	r1, r5
 8011f58:	0030      	movs	r0, r6
 8011f5a:	4b09      	ldr	r3, [pc, #36]	; (8011f80 <_vfiprintf_r+0x270>)
 8011f5c:	f000 f882 	bl	8012064 <_printf_i>
 8011f60:	e7e3      	b.n	8011f2a <_vfiprintf_r+0x21a>
 8011f62:	46c0      	nop			; (mov r8, r8)
 8011f64:	08012d04 	.word	0x08012d04
 8011f68:	08012d24 	.word	0x08012d24
 8011f6c:	08012ce4 	.word	0x08012ce4
 8011f70:	08012d48 	.word	0x08012d48
 8011f74:	08012d4e 	.word	0x08012d4e
 8011f78:	08012d52 	.word	0x08012d52
 8011f7c:	00000000 	.word	0x00000000
 8011f80:	08011ceb 	.word	0x08011ceb

08011f84 <_printf_common>:
 8011f84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f86:	0015      	movs	r5, r2
 8011f88:	9301      	str	r3, [sp, #4]
 8011f8a:	688a      	ldr	r2, [r1, #8]
 8011f8c:	690b      	ldr	r3, [r1, #16]
 8011f8e:	000c      	movs	r4, r1
 8011f90:	9000      	str	r0, [sp, #0]
 8011f92:	4293      	cmp	r3, r2
 8011f94:	da00      	bge.n	8011f98 <_printf_common+0x14>
 8011f96:	0013      	movs	r3, r2
 8011f98:	0022      	movs	r2, r4
 8011f9a:	602b      	str	r3, [r5, #0]
 8011f9c:	3243      	adds	r2, #67	; 0x43
 8011f9e:	7812      	ldrb	r2, [r2, #0]
 8011fa0:	2a00      	cmp	r2, #0
 8011fa2:	d001      	beq.n	8011fa8 <_printf_common+0x24>
 8011fa4:	3301      	adds	r3, #1
 8011fa6:	602b      	str	r3, [r5, #0]
 8011fa8:	6823      	ldr	r3, [r4, #0]
 8011faa:	069b      	lsls	r3, r3, #26
 8011fac:	d502      	bpl.n	8011fb4 <_printf_common+0x30>
 8011fae:	682b      	ldr	r3, [r5, #0]
 8011fb0:	3302      	adds	r3, #2
 8011fb2:	602b      	str	r3, [r5, #0]
 8011fb4:	6822      	ldr	r2, [r4, #0]
 8011fb6:	2306      	movs	r3, #6
 8011fb8:	0017      	movs	r7, r2
 8011fba:	401f      	ands	r7, r3
 8011fbc:	421a      	tst	r2, r3
 8011fbe:	d027      	beq.n	8012010 <_printf_common+0x8c>
 8011fc0:	0023      	movs	r3, r4
 8011fc2:	3343      	adds	r3, #67	; 0x43
 8011fc4:	781b      	ldrb	r3, [r3, #0]
 8011fc6:	1e5a      	subs	r2, r3, #1
 8011fc8:	4193      	sbcs	r3, r2
 8011fca:	6822      	ldr	r2, [r4, #0]
 8011fcc:	0692      	lsls	r2, r2, #26
 8011fce:	d430      	bmi.n	8012032 <_printf_common+0xae>
 8011fd0:	0022      	movs	r2, r4
 8011fd2:	9901      	ldr	r1, [sp, #4]
 8011fd4:	9800      	ldr	r0, [sp, #0]
 8011fd6:	9e08      	ldr	r6, [sp, #32]
 8011fd8:	3243      	adds	r2, #67	; 0x43
 8011fda:	47b0      	blx	r6
 8011fdc:	1c43      	adds	r3, r0, #1
 8011fde:	d025      	beq.n	801202c <_printf_common+0xa8>
 8011fe0:	2306      	movs	r3, #6
 8011fe2:	6820      	ldr	r0, [r4, #0]
 8011fe4:	682a      	ldr	r2, [r5, #0]
 8011fe6:	68e1      	ldr	r1, [r4, #12]
 8011fe8:	2500      	movs	r5, #0
 8011fea:	4003      	ands	r3, r0
 8011fec:	2b04      	cmp	r3, #4
 8011fee:	d103      	bne.n	8011ff8 <_printf_common+0x74>
 8011ff0:	1a8d      	subs	r5, r1, r2
 8011ff2:	43eb      	mvns	r3, r5
 8011ff4:	17db      	asrs	r3, r3, #31
 8011ff6:	401d      	ands	r5, r3
 8011ff8:	68a3      	ldr	r3, [r4, #8]
 8011ffa:	6922      	ldr	r2, [r4, #16]
 8011ffc:	4293      	cmp	r3, r2
 8011ffe:	dd01      	ble.n	8012004 <_printf_common+0x80>
 8012000:	1a9b      	subs	r3, r3, r2
 8012002:	18ed      	adds	r5, r5, r3
 8012004:	2700      	movs	r7, #0
 8012006:	42bd      	cmp	r5, r7
 8012008:	d120      	bne.n	801204c <_printf_common+0xc8>
 801200a:	2000      	movs	r0, #0
 801200c:	e010      	b.n	8012030 <_printf_common+0xac>
 801200e:	3701      	adds	r7, #1
 8012010:	68e3      	ldr	r3, [r4, #12]
 8012012:	682a      	ldr	r2, [r5, #0]
 8012014:	1a9b      	subs	r3, r3, r2
 8012016:	42bb      	cmp	r3, r7
 8012018:	ddd2      	ble.n	8011fc0 <_printf_common+0x3c>
 801201a:	0022      	movs	r2, r4
 801201c:	2301      	movs	r3, #1
 801201e:	9901      	ldr	r1, [sp, #4]
 8012020:	9800      	ldr	r0, [sp, #0]
 8012022:	9e08      	ldr	r6, [sp, #32]
 8012024:	3219      	adds	r2, #25
 8012026:	47b0      	blx	r6
 8012028:	1c43      	adds	r3, r0, #1
 801202a:	d1f0      	bne.n	801200e <_printf_common+0x8a>
 801202c:	2001      	movs	r0, #1
 801202e:	4240      	negs	r0, r0
 8012030:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012032:	2030      	movs	r0, #48	; 0x30
 8012034:	18e1      	adds	r1, r4, r3
 8012036:	3143      	adds	r1, #67	; 0x43
 8012038:	7008      	strb	r0, [r1, #0]
 801203a:	0021      	movs	r1, r4
 801203c:	1c5a      	adds	r2, r3, #1
 801203e:	3145      	adds	r1, #69	; 0x45
 8012040:	7809      	ldrb	r1, [r1, #0]
 8012042:	18a2      	adds	r2, r4, r2
 8012044:	3243      	adds	r2, #67	; 0x43
 8012046:	3302      	adds	r3, #2
 8012048:	7011      	strb	r1, [r2, #0]
 801204a:	e7c1      	b.n	8011fd0 <_printf_common+0x4c>
 801204c:	0022      	movs	r2, r4
 801204e:	2301      	movs	r3, #1
 8012050:	9901      	ldr	r1, [sp, #4]
 8012052:	9800      	ldr	r0, [sp, #0]
 8012054:	9e08      	ldr	r6, [sp, #32]
 8012056:	321a      	adds	r2, #26
 8012058:	47b0      	blx	r6
 801205a:	1c43      	adds	r3, r0, #1
 801205c:	d0e6      	beq.n	801202c <_printf_common+0xa8>
 801205e:	3701      	adds	r7, #1
 8012060:	e7d1      	b.n	8012006 <_printf_common+0x82>
	...

08012064 <_printf_i>:
 8012064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012066:	b08b      	sub	sp, #44	; 0x2c
 8012068:	9206      	str	r2, [sp, #24]
 801206a:	000a      	movs	r2, r1
 801206c:	3243      	adds	r2, #67	; 0x43
 801206e:	9307      	str	r3, [sp, #28]
 8012070:	9005      	str	r0, [sp, #20]
 8012072:	9204      	str	r2, [sp, #16]
 8012074:	7e0a      	ldrb	r2, [r1, #24]
 8012076:	000c      	movs	r4, r1
 8012078:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801207a:	2a78      	cmp	r2, #120	; 0x78
 801207c:	d806      	bhi.n	801208c <_printf_i+0x28>
 801207e:	2a62      	cmp	r2, #98	; 0x62
 8012080:	d808      	bhi.n	8012094 <_printf_i+0x30>
 8012082:	2a00      	cmp	r2, #0
 8012084:	d100      	bne.n	8012088 <_printf_i+0x24>
 8012086:	e0c0      	b.n	801220a <_printf_i+0x1a6>
 8012088:	2a58      	cmp	r2, #88	; 0x58
 801208a:	d052      	beq.n	8012132 <_printf_i+0xce>
 801208c:	0026      	movs	r6, r4
 801208e:	3642      	adds	r6, #66	; 0x42
 8012090:	7032      	strb	r2, [r6, #0]
 8012092:	e022      	b.n	80120da <_printf_i+0x76>
 8012094:	0010      	movs	r0, r2
 8012096:	3863      	subs	r0, #99	; 0x63
 8012098:	2815      	cmp	r0, #21
 801209a:	d8f7      	bhi.n	801208c <_printf_i+0x28>
 801209c:	f7ee f83c 	bl	8000118 <__gnu_thumb1_case_shi>
 80120a0:	001f0016 	.word	0x001f0016
 80120a4:	fff6fff6 	.word	0xfff6fff6
 80120a8:	fff6fff6 	.word	0xfff6fff6
 80120ac:	fff6001f 	.word	0xfff6001f
 80120b0:	fff6fff6 	.word	0xfff6fff6
 80120b4:	00a8fff6 	.word	0x00a8fff6
 80120b8:	009a0036 	.word	0x009a0036
 80120bc:	fff6fff6 	.word	0xfff6fff6
 80120c0:	fff600b9 	.word	0xfff600b9
 80120c4:	fff60036 	.word	0xfff60036
 80120c8:	009efff6 	.word	0x009efff6
 80120cc:	0026      	movs	r6, r4
 80120ce:	681a      	ldr	r2, [r3, #0]
 80120d0:	3642      	adds	r6, #66	; 0x42
 80120d2:	1d11      	adds	r1, r2, #4
 80120d4:	6019      	str	r1, [r3, #0]
 80120d6:	6813      	ldr	r3, [r2, #0]
 80120d8:	7033      	strb	r3, [r6, #0]
 80120da:	2301      	movs	r3, #1
 80120dc:	e0a7      	b.n	801222e <_printf_i+0x1ca>
 80120de:	6808      	ldr	r0, [r1, #0]
 80120e0:	6819      	ldr	r1, [r3, #0]
 80120e2:	1d0a      	adds	r2, r1, #4
 80120e4:	0605      	lsls	r5, r0, #24
 80120e6:	d50b      	bpl.n	8012100 <_printf_i+0x9c>
 80120e8:	680d      	ldr	r5, [r1, #0]
 80120ea:	601a      	str	r2, [r3, #0]
 80120ec:	2d00      	cmp	r5, #0
 80120ee:	da03      	bge.n	80120f8 <_printf_i+0x94>
 80120f0:	232d      	movs	r3, #45	; 0x2d
 80120f2:	9a04      	ldr	r2, [sp, #16]
 80120f4:	426d      	negs	r5, r5
 80120f6:	7013      	strb	r3, [r2, #0]
 80120f8:	4b61      	ldr	r3, [pc, #388]	; (8012280 <_printf_i+0x21c>)
 80120fa:	270a      	movs	r7, #10
 80120fc:	9303      	str	r3, [sp, #12]
 80120fe:	e032      	b.n	8012166 <_printf_i+0x102>
 8012100:	680d      	ldr	r5, [r1, #0]
 8012102:	601a      	str	r2, [r3, #0]
 8012104:	0641      	lsls	r1, r0, #25
 8012106:	d5f1      	bpl.n	80120ec <_printf_i+0x88>
 8012108:	b22d      	sxth	r5, r5
 801210a:	e7ef      	b.n	80120ec <_printf_i+0x88>
 801210c:	680d      	ldr	r5, [r1, #0]
 801210e:	6819      	ldr	r1, [r3, #0]
 8012110:	1d08      	adds	r0, r1, #4
 8012112:	6018      	str	r0, [r3, #0]
 8012114:	062e      	lsls	r6, r5, #24
 8012116:	d501      	bpl.n	801211c <_printf_i+0xb8>
 8012118:	680d      	ldr	r5, [r1, #0]
 801211a:	e003      	b.n	8012124 <_printf_i+0xc0>
 801211c:	066d      	lsls	r5, r5, #25
 801211e:	d5fb      	bpl.n	8012118 <_printf_i+0xb4>
 8012120:	680d      	ldr	r5, [r1, #0]
 8012122:	b2ad      	uxth	r5, r5
 8012124:	4b56      	ldr	r3, [pc, #344]	; (8012280 <_printf_i+0x21c>)
 8012126:	270a      	movs	r7, #10
 8012128:	9303      	str	r3, [sp, #12]
 801212a:	2a6f      	cmp	r2, #111	; 0x6f
 801212c:	d117      	bne.n	801215e <_printf_i+0xfa>
 801212e:	2708      	movs	r7, #8
 8012130:	e015      	b.n	801215e <_printf_i+0xfa>
 8012132:	3145      	adds	r1, #69	; 0x45
 8012134:	700a      	strb	r2, [r1, #0]
 8012136:	4a52      	ldr	r2, [pc, #328]	; (8012280 <_printf_i+0x21c>)
 8012138:	9203      	str	r2, [sp, #12]
 801213a:	681a      	ldr	r2, [r3, #0]
 801213c:	6821      	ldr	r1, [r4, #0]
 801213e:	ca20      	ldmia	r2!, {r5}
 8012140:	601a      	str	r2, [r3, #0]
 8012142:	0608      	lsls	r0, r1, #24
 8012144:	d550      	bpl.n	80121e8 <_printf_i+0x184>
 8012146:	07cb      	lsls	r3, r1, #31
 8012148:	d502      	bpl.n	8012150 <_printf_i+0xec>
 801214a:	2320      	movs	r3, #32
 801214c:	4319      	orrs	r1, r3
 801214e:	6021      	str	r1, [r4, #0]
 8012150:	2710      	movs	r7, #16
 8012152:	2d00      	cmp	r5, #0
 8012154:	d103      	bne.n	801215e <_printf_i+0xfa>
 8012156:	2320      	movs	r3, #32
 8012158:	6822      	ldr	r2, [r4, #0]
 801215a:	439a      	bics	r2, r3
 801215c:	6022      	str	r2, [r4, #0]
 801215e:	0023      	movs	r3, r4
 8012160:	2200      	movs	r2, #0
 8012162:	3343      	adds	r3, #67	; 0x43
 8012164:	701a      	strb	r2, [r3, #0]
 8012166:	6863      	ldr	r3, [r4, #4]
 8012168:	60a3      	str	r3, [r4, #8]
 801216a:	2b00      	cmp	r3, #0
 801216c:	db03      	blt.n	8012176 <_printf_i+0x112>
 801216e:	2204      	movs	r2, #4
 8012170:	6821      	ldr	r1, [r4, #0]
 8012172:	4391      	bics	r1, r2
 8012174:	6021      	str	r1, [r4, #0]
 8012176:	2d00      	cmp	r5, #0
 8012178:	d102      	bne.n	8012180 <_printf_i+0x11c>
 801217a:	9e04      	ldr	r6, [sp, #16]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d00c      	beq.n	801219a <_printf_i+0x136>
 8012180:	9e04      	ldr	r6, [sp, #16]
 8012182:	0028      	movs	r0, r5
 8012184:	0039      	movs	r1, r7
 8012186:	f7ee f857 	bl	8000238 <__aeabi_uidivmod>
 801218a:	9b03      	ldr	r3, [sp, #12]
 801218c:	3e01      	subs	r6, #1
 801218e:	5c5b      	ldrb	r3, [r3, r1]
 8012190:	7033      	strb	r3, [r6, #0]
 8012192:	002b      	movs	r3, r5
 8012194:	0005      	movs	r5, r0
 8012196:	429f      	cmp	r7, r3
 8012198:	d9f3      	bls.n	8012182 <_printf_i+0x11e>
 801219a:	2f08      	cmp	r7, #8
 801219c:	d109      	bne.n	80121b2 <_printf_i+0x14e>
 801219e:	6823      	ldr	r3, [r4, #0]
 80121a0:	07db      	lsls	r3, r3, #31
 80121a2:	d506      	bpl.n	80121b2 <_printf_i+0x14e>
 80121a4:	6863      	ldr	r3, [r4, #4]
 80121a6:	6922      	ldr	r2, [r4, #16]
 80121a8:	4293      	cmp	r3, r2
 80121aa:	dc02      	bgt.n	80121b2 <_printf_i+0x14e>
 80121ac:	2330      	movs	r3, #48	; 0x30
 80121ae:	3e01      	subs	r6, #1
 80121b0:	7033      	strb	r3, [r6, #0]
 80121b2:	9b04      	ldr	r3, [sp, #16]
 80121b4:	1b9b      	subs	r3, r3, r6
 80121b6:	6123      	str	r3, [r4, #16]
 80121b8:	9b07      	ldr	r3, [sp, #28]
 80121ba:	0021      	movs	r1, r4
 80121bc:	9300      	str	r3, [sp, #0]
 80121be:	9805      	ldr	r0, [sp, #20]
 80121c0:	9b06      	ldr	r3, [sp, #24]
 80121c2:	aa09      	add	r2, sp, #36	; 0x24
 80121c4:	f7ff fede 	bl	8011f84 <_printf_common>
 80121c8:	1c43      	adds	r3, r0, #1
 80121ca:	d135      	bne.n	8012238 <_printf_i+0x1d4>
 80121cc:	2001      	movs	r0, #1
 80121ce:	4240      	negs	r0, r0
 80121d0:	b00b      	add	sp, #44	; 0x2c
 80121d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121d4:	2220      	movs	r2, #32
 80121d6:	6809      	ldr	r1, [r1, #0]
 80121d8:	430a      	orrs	r2, r1
 80121da:	6022      	str	r2, [r4, #0]
 80121dc:	0022      	movs	r2, r4
 80121de:	2178      	movs	r1, #120	; 0x78
 80121e0:	3245      	adds	r2, #69	; 0x45
 80121e2:	7011      	strb	r1, [r2, #0]
 80121e4:	4a27      	ldr	r2, [pc, #156]	; (8012284 <_printf_i+0x220>)
 80121e6:	e7a7      	b.n	8012138 <_printf_i+0xd4>
 80121e8:	0648      	lsls	r0, r1, #25
 80121ea:	d5ac      	bpl.n	8012146 <_printf_i+0xe2>
 80121ec:	b2ad      	uxth	r5, r5
 80121ee:	e7aa      	b.n	8012146 <_printf_i+0xe2>
 80121f0:	681a      	ldr	r2, [r3, #0]
 80121f2:	680d      	ldr	r5, [r1, #0]
 80121f4:	1d10      	adds	r0, r2, #4
 80121f6:	6949      	ldr	r1, [r1, #20]
 80121f8:	6018      	str	r0, [r3, #0]
 80121fa:	6813      	ldr	r3, [r2, #0]
 80121fc:	062e      	lsls	r6, r5, #24
 80121fe:	d501      	bpl.n	8012204 <_printf_i+0x1a0>
 8012200:	6019      	str	r1, [r3, #0]
 8012202:	e002      	b.n	801220a <_printf_i+0x1a6>
 8012204:	066d      	lsls	r5, r5, #25
 8012206:	d5fb      	bpl.n	8012200 <_printf_i+0x19c>
 8012208:	8019      	strh	r1, [r3, #0]
 801220a:	2300      	movs	r3, #0
 801220c:	9e04      	ldr	r6, [sp, #16]
 801220e:	6123      	str	r3, [r4, #16]
 8012210:	e7d2      	b.n	80121b8 <_printf_i+0x154>
 8012212:	681a      	ldr	r2, [r3, #0]
 8012214:	1d11      	adds	r1, r2, #4
 8012216:	6019      	str	r1, [r3, #0]
 8012218:	6816      	ldr	r6, [r2, #0]
 801221a:	2100      	movs	r1, #0
 801221c:	0030      	movs	r0, r6
 801221e:	6862      	ldr	r2, [r4, #4]
 8012220:	f000 f86a 	bl	80122f8 <memchr>
 8012224:	2800      	cmp	r0, #0
 8012226:	d001      	beq.n	801222c <_printf_i+0x1c8>
 8012228:	1b80      	subs	r0, r0, r6
 801222a:	6060      	str	r0, [r4, #4]
 801222c:	6863      	ldr	r3, [r4, #4]
 801222e:	6123      	str	r3, [r4, #16]
 8012230:	2300      	movs	r3, #0
 8012232:	9a04      	ldr	r2, [sp, #16]
 8012234:	7013      	strb	r3, [r2, #0]
 8012236:	e7bf      	b.n	80121b8 <_printf_i+0x154>
 8012238:	6923      	ldr	r3, [r4, #16]
 801223a:	0032      	movs	r2, r6
 801223c:	9906      	ldr	r1, [sp, #24]
 801223e:	9805      	ldr	r0, [sp, #20]
 8012240:	9d07      	ldr	r5, [sp, #28]
 8012242:	47a8      	blx	r5
 8012244:	1c43      	adds	r3, r0, #1
 8012246:	d0c1      	beq.n	80121cc <_printf_i+0x168>
 8012248:	6823      	ldr	r3, [r4, #0]
 801224a:	079b      	lsls	r3, r3, #30
 801224c:	d415      	bmi.n	801227a <_printf_i+0x216>
 801224e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012250:	68e0      	ldr	r0, [r4, #12]
 8012252:	4298      	cmp	r0, r3
 8012254:	dabc      	bge.n	80121d0 <_printf_i+0x16c>
 8012256:	0018      	movs	r0, r3
 8012258:	e7ba      	b.n	80121d0 <_printf_i+0x16c>
 801225a:	0022      	movs	r2, r4
 801225c:	2301      	movs	r3, #1
 801225e:	9906      	ldr	r1, [sp, #24]
 8012260:	9805      	ldr	r0, [sp, #20]
 8012262:	9e07      	ldr	r6, [sp, #28]
 8012264:	3219      	adds	r2, #25
 8012266:	47b0      	blx	r6
 8012268:	1c43      	adds	r3, r0, #1
 801226a:	d0af      	beq.n	80121cc <_printf_i+0x168>
 801226c:	3501      	adds	r5, #1
 801226e:	68e3      	ldr	r3, [r4, #12]
 8012270:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012272:	1a9b      	subs	r3, r3, r2
 8012274:	42ab      	cmp	r3, r5
 8012276:	dcf0      	bgt.n	801225a <_printf_i+0x1f6>
 8012278:	e7e9      	b.n	801224e <_printf_i+0x1ea>
 801227a:	2500      	movs	r5, #0
 801227c:	e7f7      	b.n	801226e <_printf_i+0x20a>
 801227e:	46c0      	nop			; (mov r8, r8)
 8012280:	08012d59 	.word	0x08012d59
 8012284:	08012d6a 	.word	0x08012d6a

08012288 <_read_r>:
 8012288:	b570      	push	{r4, r5, r6, lr}
 801228a:	0004      	movs	r4, r0
 801228c:	0008      	movs	r0, r1
 801228e:	0011      	movs	r1, r2
 8012290:	001a      	movs	r2, r3
 8012292:	2300      	movs	r3, #0
 8012294:	4d05      	ldr	r5, [pc, #20]	; (80122ac <_read_r+0x24>)
 8012296:	602b      	str	r3, [r5, #0]
 8012298:	f7f7 fd0e 	bl	8009cb8 <_read>
 801229c:	1c43      	adds	r3, r0, #1
 801229e:	d103      	bne.n	80122a8 <_read_r+0x20>
 80122a0:	682b      	ldr	r3, [r5, #0]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d000      	beq.n	80122a8 <_read_r+0x20>
 80122a6:	6023      	str	r3, [r4, #0]
 80122a8:	bd70      	pop	{r4, r5, r6, pc}
 80122aa:	46c0      	nop			; (mov r8, r8)
 80122ac:	200058ac 	.word	0x200058ac

080122b0 <_fstat_r>:
 80122b0:	2300      	movs	r3, #0
 80122b2:	b570      	push	{r4, r5, r6, lr}
 80122b4:	4d06      	ldr	r5, [pc, #24]	; (80122d0 <_fstat_r+0x20>)
 80122b6:	0004      	movs	r4, r0
 80122b8:	0008      	movs	r0, r1
 80122ba:	0011      	movs	r1, r2
 80122bc:	602b      	str	r3, [r5, #0]
 80122be:	f7f7 fd3e 	bl	8009d3e <_fstat>
 80122c2:	1c43      	adds	r3, r0, #1
 80122c4:	d103      	bne.n	80122ce <_fstat_r+0x1e>
 80122c6:	682b      	ldr	r3, [r5, #0]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d000      	beq.n	80122ce <_fstat_r+0x1e>
 80122cc:	6023      	str	r3, [r4, #0]
 80122ce:	bd70      	pop	{r4, r5, r6, pc}
 80122d0:	200058ac 	.word	0x200058ac

080122d4 <_isatty_r>:
 80122d4:	2300      	movs	r3, #0
 80122d6:	b570      	push	{r4, r5, r6, lr}
 80122d8:	4d06      	ldr	r5, [pc, #24]	; (80122f4 <_isatty_r+0x20>)
 80122da:	0004      	movs	r4, r0
 80122dc:	0008      	movs	r0, r1
 80122de:	602b      	str	r3, [r5, #0]
 80122e0:	f7f7 fd3b 	bl	8009d5a <_isatty>
 80122e4:	1c43      	adds	r3, r0, #1
 80122e6:	d103      	bne.n	80122f0 <_isatty_r+0x1c>
 80122e8:	682b      	ldr	r3, [r5, #0]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d000      	beq.n	80122f0 <_isatty_r+0x1c>
 80122ee:	6023      	str	r3, [r4, #0]
 80122f0:	bd70      	pop	{r4, r5, r6, pc}
 80122f2:	46c0      	nop			; (mov r8, r8)
 80122f4:	200058ac 	.word	0x200058ac

080122f8 <memchr>:
 80122f8:	b2c9      	uxtb	r1, r1
 80122fa:	1882      	adds	r2, r0, r2
 80122fc:	4290      	cmp	r0, r2
 80122fe:	d101      	bne.n	8012304 <memchr+0xc>
 8012300:	2000      	movs	r0, #0
 8012302:	4770      	bx	lr
 8012304:	7803      	ldrb	r3, [r0, #0]
 8012306:	428b      	cmp	r3, r1
 8012308:	d0fb      	beq.n	8012302 <memchr+0xa>
 801230a:	3001      	adds	r0, #1
 801230c:	e7f6      	b.n	80122fc <memchr+0x4>
	...

08012310 <_init>:
 8012310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012312:	46c0      	nop			; (mov r8, r8)
 8012314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012316:	bc08      	pop	{r3}
 8012318:	469e      	mov	lr, r3
 801231a:	4770      	bx	lr

0801231c <_fini>:
 801231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801231e:	46c0      	nop			; (mov r8, r8)
 8012320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012322:	bc08      	pop	{r3}
 8012324:	469e      	mov	lr, r3
 8012326:	4770      	bx	lr

08012328 <__FLASH_Program_Fast_veneer>:
 8012328:	b401      	push	{r0}
 801232a:	4802      	ldr	r0, [pc, #8]	; (8012334 <__FLASH_Program_Fast_veneer+0xc>)
 801232c:	4684      	mov	ip, r0
 801232e:	bc01      	pop	{r0}
 8012330:	4760      	bx	ip
 8012332:	bf00      	nop
 8012334:	200004f1 	.word	0x200004f1

Disassembly of section .data:

20000000 <OD_PERSIST_COMM>:
20000000:	000001a1 00000080 00000000 00000000     ................
20000010:	4f492d4d 0036312f 00312e30 00000100     M-IO/16.0.1.....
20000020:	00000080 00010000 00000000 000003e8     ................
20000030:	00000004 00000387 00000028 0005003b     ........(...;...
20000040:	00000001 00000000 00000003 80000000     ................
20000050:	80000000 00000001 00000005 00000400     ................
20000060:	000000ff 00000001 60110030 00000006     ........0..`....
20000070:	0000048b 000000ff 00000000 00000001     ................
20000080:	60100030 00000000 00000000 00000000     0..`............
	...
200000a0:	00040004 02000002 00000300              ............

200000ac <OD_RAM>:
200000ac:	00000400 00000001 00000001 00000001     ................
200000bc:	00000001 00000004 00000001 00000001     ................
200000cc:	00000001 00000001 00000002 00000600     ................
200000dc:	00000580 00000001 00000000 00000000     ................
200000ec:	0a131000 00ffff01 ff010a13 000000ff     ................
200000fc:	00000001 00010000 00000000 00010000     ................
2000010c:	00000000 00000001 00010000 00000000     ................
2000011c:	00000001 00010000 00000000 00000001     ................
2000012c:	00010000 00000000 00000001 00010000     ................
2000013c:	00000000 00000001 00010000 00000000     ................
2000014c:	00100001 00000100 01000000 c7000000     ................
2000015c:	ffff012d 012dc700 0000ffff 01000000     -.....-.........
2000016c:	00000000 00000100 01000000 00000000     ................
2000017c:	00000100 01000000 00000000 00000100     ................
2000018c:	01000000 00000000 00000100 01000000     ................
2000019c:	00000000 00000100 01000000 00000000     ................
200001ac:	00000100                                ....

200001b0 <ODList>:
200001b0:	01011000 08012870 00000000 01011001     ....p(..........
200001c0:	0801287c 00000000 02111003 08012888     |(...........(..
200001d0:	00000000 01011005 0801289c 00000000     .........(......
200001e0:	01011006 080128a8 00000000 01011007     .....(..........
200001f0:	080128b4 00000000 01011008 080128c0     .(...........(..
20000200:	00000000 0101100a 080128cc 00000000     .........(......
20000210:	02051010 080128d8 00000000 02051011     .....(..........
20000220:	080128ec 00000000 01011012 08012900     .(...........)..
20000230:	00000000 01011014 0801290c 00000000     .........)......
20000240:	01011015 08012918 00000000 02021016     .....)..........
20000250:	08012924 00000000 01011017 08012938     $)..........8)..
20000260:	00000000 03051018 08012944 00000000     ........D)......
20000270:	01011019 08012980 00000000 03031200     .....)..........
20000280:	0801298c 00000000 03041280 080129b0     .)...........)..
20000290:	00000000 03041400 080129e0 00000000     .........)......
200002a0:	03021600 08012a10 00000000 03061800     .....*..........
200002b0:	08012a28 00000000 03091a00 08012a70     (*..........p*..
200002c0:	00000000 01015010 08012adc 00000000     .....P...*......
200002d0:	01015011 08012ae8 00000000 02036000     .P...*.......`..
200002e0:	08012af4 00000000 01016001 08012b08     .*.......`...+..
200002f0:	00000000 01016010 08012b14 00000000     .....`...+......
20000300:	01016011 08012b20 00000000 02116100     .`.. +.......a..
20000310:	08012b2c 00000000 02116200 08012b40     ,+.......b..@+..
	...

20000330 <_OD>:
20000330:	0000001f 200001b0                       ....... 

20000338 <OD>:
20000338:	20000330                                0.. 

2000033c <digitalInput>:
2000033c:	50001000 00000400 50001000 00000800     ...P.......P....
2000034c:	50001000 00001000 50001000 00002000     ...P.......P. ..
2000035c:	50001000 00004000 50001000 00008000     ...P.@.....P....
2000036c:	50000400 00000400 50000400 00000800     ...P.......P....
2000037c:	50000400 00001000 50000000 00000100     ...P.......P....
2000038c:	50000000 00000200 50000800 00000040     ...P.......P@...
2000039c:	50000800 00000080 50000c00 00000100     ...P.......P....
200003ac:	50000c00 00000200 50000c00 00000400     ...P.......P....

200003bc <digitaloutputs>:
200003bc:	50000400 00000040 200005e8 50000400     ...P@...... ...P
200003cc:	00000080 200005fc 50000400 00000100     ....... ...P....
200003dc:	20000610 50000000 00000002 20000624     ... ...P....$.. 
200003ec:	50000000 00000004 20000638 50000000     ...P....8.. ...P
200003fc:	00000008 2000064c 50000000 00000010     ....L.. ...P....
2000040c:	20000660 50000800 00000020 20000674     `.. ...P ...t.. 
2000041c:	50000400 00000001 20000688 50000400     ...P....... ...P
2000042c:	00000002 2000069c 50000400 00000004     ....... ...P....
2000043c:	200006b0 50001400 00000040 200006c4     ... ...P@...... 
2000044c:	50001400 00000080 200006d8 50001000     ...P....... ...P
2000045c:	00000080 200006ec 50001000 00000100     ....... ...P....
2000046c:	20000700 50001000 00000200 20000714     ... ...P....... 

2000047c <SystemCoreClock>:
2000047c:	00f42400                                .$..

20000480 <uwTickPrio>:
20000480:	00000004                                ....

20000484 <uwTickFreq>:
20000484:	00000001                                ....

20000488 <uxCriticalNesting>:
20000488:	aaaaaaaa                                ....

2000048c <_impure_ptr>:
2000048c:	20000490                                ... 

20000490 <impure_data>:
20000490:	00000000 08012d04 08012d24 08012ce4     .....-..$-...,..
	...

200004f0 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200004f0:	b580      	push	{r7, lr}
200004f2:	b088      	sub	sp, #32
200004f4:	af00      	add	r7, sp, #0
200004f6:	6078      	str	r0, [r7, #4]
200004f8:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200004fa:	231f      	movs	r3, #31
200004fc:	18fb      	adds	r3, r7, r3
200004fe:	2200      	movs	r2, #0
20000500:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20000502:	687b      	ldr	r3, [r7, #4]
20000504:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000506:	683b      	ldr	r3, [r7, #0]
20000508:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000050a:	4b1a      	ldr	r3, [pc, #104]	; (20000574 <FLASH_Program_Fast+0x84>)
2000050c:	695a      	ldr	r2, [r3, #20]
2000050e:	4b19      	ldr	r3, [pc, #100]	; (20000574 <FLASH_Program_Fast+0x84>)
20000510:	2180      	movs	r1, #128	; 0x80
20000512:	02c9      	lsls	r1, r1, #11
20000514:	430a      	orrs	r2, r1
20000516:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000518:	f3ef 8310 	mrs	r3, PRIMASK
2000051c:	60fb      	str	r3, [r7, #12]
  return(result);
2000051e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000520:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000522:	b672      	cpsid	i
}
20000524:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000526:	e00f      	b.n	20000548 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000528:	697a      	ldr	r2, [r7, #20]
2000052a:	69bb      	ldr	r3, [r7, #24]
2000052c:	6812      	ldr	r2, [r2, #0]
2000052e:	601a      	str	r2, [r3, #0]
    src += 4U;
20000530:	697b      	ldr	r3, [r7, #20]
20000532:	3304      	adds	r3, #4
20000534:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000536:	69bb      	ldr	r3, [r7, #24]
20000538:	3304      	adds	r3, #4
2000053a:	61bb      	str	r3, [r7, #24]
    index++;
2000053c:	211f      	movs	r1, #31
2000053e:	187b      	adds	r3, r7, r1
20000540:	781a      	ldrb	r2, [r3, #0]
20000542:	187b      	adds	r3, r7, r1
20000544:	3201      	adds	r2, #1
20000546:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000548:	231f      	movs	r3, #31
2000054a:	18fb      	adds	r3, r7, r3
2000054c:	781b      	ldrb	r3, [r3, #0]
2000054e:	2b3f      	cmp	r3, #63	; 0x3f
20000550:	d9ea      	bls.n	20000528 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
20000552:	46c0      	nop			; (mov r8, r8)
20000554:	4b07      	ldr	r3, [pc, #28]	; (20000574 <FLASH_Program_Fast+0x84>)
20000556:	691a      	ldr	r2, [r3, #16]
20000558:	23c0      	movs	r3, #192	; 0xc0
2000055a:	029b      	lsls	r3, r3, #10
2000055c:	4013      	ands	r3, r2
2000055e:	d1f9      	bne.n	20000554 <FLASH_Program_Fast+0x64>
20000560:	693b      	ldr	r3, [r7, #16]
20000562:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000564:	68bb      	ldr	r3, [r7, #8]
20000566:	f383 8810 	msr	PRIMASK, r3
}
2000056a:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000056c:	46c0      	nop			; (mov r8, r8)
2000056e:	46bd      	mov	sp, r7
20000570:	b008      	add	sp, #32
20000572:	bd80      	pop	{r7, pc}
20000574:	40022000 	.word	0x40022000
