|uart_top
tx_clk => tx_clk.IN1
tx_rstn => tx_rstn.IN1
rx_clk => rx_clk.IN1
rx_rstn => rx_rstn.IN1
tx_din[0] => tx_din[0].IN1
tx_din[1] => tx_din[1].IN1
tx_din[2] => tx_din[2].IN1
tx_din[3] => tx_din[3].IN1
tx_din[4] => tx_din[4].IN1
tx_din[5] => tx_din[5].IN1
tx_din[6] => tx_din[6].IN1
tx_din[7] => tx_din[7].IN1
tx_start => tx_start.IN1
tx_done <= uart_tx:uart_tx_inst.done
rx_done <= uart_rx:uart_rx_inst.done
rx_dout[0] <= uart_rx:uart_rx_inst.dout
rx_dout[1] <= uart_rx:uart_rx_inst.dout
rx_dout[2] <= uart_rx:uart_rx_inst.dout
rx_dout[3] <= uart_rx:uart_rx_inst.dout
rx_dout[4] <= uart_rx:uart_rx_inst.dout
rx_dout[5] <= uart_rx:uart_rx_inst.dout
rx_dout[6] <= uart_rx:uart_rx_inst.dout
rx_dout[7] <= uart_rx:uart_rx_inst.dout


|uart_top|uart_tx:uart_tx_inst
clk => done~reg0.CLK
clk => tx~reg0.CLK
clk => tx~en.CLK
clk => bit_index[0].CLK
clk => bit_index[1].CLK
clk => bit_index[2].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => state~1.DATAIN
rstn => always0.IN0
rstn => count.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => bit_index.OUTPUTSELECT
rstn => bit_index.OUTPUTSELECT
rstn => bit_index.OUTPUTSELECT
rstn => done.OUTPUTSELECT
rstn => tx.IN0
rstn => tx~en.DATAIN
din[0] => Mux0.IN7
din[1] => Mux0.IN6
din[2] => Mux0.IN5
din[3] => Mux0.IN4
din[4] => Mux0.IN3
din[5] => Mux0.IN2
din[6] => Mux0.IN1
din[7] => Mux0.IN0
start => always0.IN1
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx.DB_MAX_OUTPUT_PORT_TYPE


|uart_top|uart_rx:uart_rx_inst
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => done~reg0.CLK
clk => state~12.DATAIN
rstn => done.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => count.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => dout.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rx => dout.DATAB
rx => dout.DATAB
rx => dout.DATAB
rx => dout.DATAB
rx => dout.DATAB
rx => dout.DATAB
rx => dout.DATAB
rx => dout.DATAB
rx => Selector13.IN10
rx => always0.IN1
rx => Selector14.IN0
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


