`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/09/05 20:13:01
// Design Name: 
// Module Name: data_convert_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////



module data_convert_tb(

    );
	
reg rst_n;
reg clk_vga;
initial
	begin
		rst_n<=0;
		#1 rst_n<=0;
		#10 rst_n<=1;
	end

initial
clk_vga<=0;
always
#1 clk_vga<=~clk_vga;

// wire [12:0] x_pos;
// wire [12:0] y_pos;
wire [15:0] vga_data;
wire vga_hsync;
wire vga_vsync;
wire  [4:0] vga_r;
wire  [5:0] vga_g;
wire  [4:0] vga_b;
 wire [12:0] counter_h;
 wire [12:0] counter_v;
reg [255:0] ddr_fifo_dout;
 wire ddr_fifo_rd_en;
always 
#2 ddr_fifo_dout=(1<<255)+{$random}%(1<<255);
vga_disp 
// #(
// .H_SYNC(3),   //è¡ŒåŒæ­¥è„‰å†?
// .H_BACK(64),   //è¡Œæ˜¾ç¤ºåŽæ²?
// .H_DISP(1024),  //è¡Œæœ‰æ•ˆæ•°æ?
// .H_FRONT(3),    //è¡Œæ˜¾ç¤ºå‰æ²?
// .H_TOTAL(1094),  //è¡Œæ‰«æå‘¨æœ?
// .V_SYNC(3),     //åœºåŒæ­¥è„‰å†?
// .V_BACK(3),    //åœºæ˜¾ç¤ºåŽæ²?
// .V_DISP(50),   //åœºæœ‰æ•ˆæ•°æ?
// .V_FRONT(3),     //åœºæ˜¾ç¤ºå‰æ²?
// .V_TOTAL(59)   //åœºæ‰«æå‘¨æœ?
// )
vga_disp_tb(
.clk(clk_vga),
.rst_n(rst_n),
.vga_data(vga_data),//need change
.vga_hsync(vga_hsync), 
.vga_vsync(vga_vsync),
.vga_r(vga_r),
.vga_g(vga_g),
.vga_b(vga_b),
.counter_h(counter_h),
.counter_v(counter_v)
);

data_convert 
// #(
// .H_SYNC(3),   //è¡ŒåŒæ­¥è„‰å†?
// .H_BACK(64),   //è¡Œæ˜¾ç¤ºåŽæ²?
// .H_DISP(1024),  //è¡Œæœ‰æ•ˆæ•°æ?
// .H_FRONT(3),    //è¡Œæ˜¾ç¤ºå‰æ²?
// .H_TOTAL(1094),  //è¡Œæ‰«æå‘¨æœ?
// .V_SYNC(3),     //åœºåŒæ­¥è„‰å†?
// .V_BACK(3),    //åœºæ˜¾ç¤ºåŽæ²?
// .V_DISP(50),   //åœºæœ‰æ•ˆæ•°æ?
// .V_FRONT(3),     //åœºæ˜¾ç¤ºå‰æ²?
// .V_TOTAL(59)   //åœºæ‰«æå‘¨æœ?
// )
data_convert_test(
.counter_h(counter_h),
.counter_v(counter_v),
.clk_vga(clk_vga),
.rst_n(rst_n),
.ddr_fifo_dout(ddr_fifo_dout),
.ddr_fifo_rd_en(ddr_fifo_rd_en),
.vga_data(vga_data)
);

initial 
#1024000 $stop;
endmodule
