* This is a simple test circuit
V1 N1 0 10
R1 N1 N2 5
R2 N2 0 5
R3 N2 N3 10
R4 N3 0 10
.tran 0 2s 0 0.2ms
.end