// Seed: 2967629042
module module_0 (
    output wand id_0,
    output tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9
);
  assign id_2 = 1;
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_7
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd83
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  wire [!  1 : id_2] id_7;
endmodule
module module_3 #(
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd17,
    parameter id_4 = 32'd18,
    parameter id_5 = 32'd45
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire _id_1;
  wire _id_3;
  parameter id_4 = 1;
  wire _id_5;
  wire id_6;
  struct packed {
    logic [1  -  -1 : 1] id_7;
    logic [id_1 : id_4]  id_8;
    struct packed {
      logic [{  id_3  {  id_1  }  } : 1] id_9;
      id_10 id_11;
      logic id_12;
      integer id_13;
    } id_14;
  } [(  id_5  +  -1  ) : 1 'b0] id_15;
  assign id_2[1==-1] = id_15.id_8 / "";
  or primCall (id_2, id_7, id_15, id_13, id_4, id_11, id_12, id_10, id_16, id_6);
  wire id_16;
  module_2 modCall_1 (
      id_13,
      id_4,
      id_8,
      id_16,
      id_13,
      id_14
  );
  logic id_17;
endmodule
