\doxysection{GTZC\+\_\+\+TZIC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structGTZC__TZIC__TypeDef}{}\label{structGTZC__TZIC__TypeDef}\index{GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}}


{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZIC__TypeDef_a2c623191ce9d78bdfc4fa7d44109887f}{IER1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZIC__TypeDef_a3fbace6e037136ce066518ee2fade33d}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZIC__TypeDef_a9e1dd63e40377ac952c3bf069f41f220}{MISR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZIC__TypeDef_afa70d795ffe61b2e115a24867fe1412f}{RESERVED2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZIC__TypeDef_ae8e06dfaca046690b61036654bd7d98f}{ICR1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00499}{499}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structGTZC__TZIC__TypeDef_ae8e06dfaca046690b61036654bd7d98f}\label{structGTZC__TZIC__TypeDef_ae8e06dfaca046690b61036654bd7d98f} 
\index{GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}!ICR1@{ICR1}}
\index{ICR1@{ICR1}!GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR1}{ICR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR1}

TZIC interrupt clear register 1, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00504}{504}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZIC__TypeDef_a2c623191ce9d78bdfc4fa7d44109887f}\label{structGTZC__TZIC__TypeDef_a2c623191ce9d78bdfc4fa7d44109887f} 
\index{GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}!IER1@{IER1}}
\index{IER1@{IER1}!GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER1}{IER1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER1}

TZIC interrupt enable register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00500}{500}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZIC__TypeDef_a9e1dd63e40377ac952c3bf069f41f220}\label{structGTZC__TZIC__TypeDef_a9e1dd63e40377ac952c3bf069f41f220} 
\index{GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}!MISR1@{MISR1}}
\index{MISR1@{MISR1}!GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR1}{MISR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR1}

TZIC interrupt status register 1, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00502}{502}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZIC__TypeDef_a3fbace6e037136ce066518ee2fade33d}\label{structGTZC__TZIC__TypeDef_a3fbace6e037136ce066518ee2fade33d} 
\index{GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}3\mbox{]}}

Reserved1, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00501}{501}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZIC__TypeDef_afa70d795ffe61b2e115a24867fe1412f}\label{structGTZC__TZIC__TypeDef_afa70d795ffe61b2e115a24867fe1412f} 
\index{GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!GTZC\_TZIC\_TypeDef@{GTZC\_TZIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}3\mbox{]}}

Reserved2, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00503}{503}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
