Efinity Synthesis report for project WS2812_TOP
Version: 2023.2.307
Generated at: Jun 18, 2024 16:07:14
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : WS2812_TOP

### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 164
Total number of FFs with enable signals: 1657
CE signal <uartrx_config/n512>, number of controlling flip flops: 1
CE signal <ceg_net60>, number of controlling flip flops: 11
CE signal <ceg_net743>, number of controlling flip flops: 1
CE signal <ceg_net454>, number of controlling flip flops: 3
CE signal <uartrx_config/n497>, number of controlling flip flops: 1
CE signal <uartrx_config/n499>, number of controlling flip flops: 1
CE signal <uartrx_config/n501>, number of controlling flip flops: 1
CE signal <uartrx_config/n503>, number of controlling flip flops: 1
CE signal <uartrx_config/n505>, number of controlling flip flops: 1
CE signal <uartrx_config/n507>, number of controlling flip flops: 1
CE signal <uartrx_config/n509>, number of controlling flip flops: 1
CE signal <uartrx_data/n512>, number of controlling flip flops: 1
CE signal <ceg_net139>, number of controlling flip flops: 11
CE signal <ceg_net745>, number of controlling flip flops: 1
CE signal <ceg_net462>, number of controlling flip flops: 3
CE signal <uartrx_data/n497>, number of controlling flip flops: 1
CE signal <uartrx_data/n499>, number of controlling flip flops: 1
CE signal <uartrx_data/n501>, number of controlling flip flops: 1
CE signal <uartrx_data/n503>, number of controlling flip flops: 1
CE signal <uartrx_data/n505>, number of controlling flip flops: 1
CE signal <uartrx_data/n507>, number of controlling flip flops: 1
CE signal <uartrx_data/n511>, number of controlling flip flops: 1
CE signal <ws_wr_fifo_config/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_config/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_data/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_data/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net531>, number of controlling flip flops: 8
CE signal <ceg_net600>, number of controlling flip flops: 16
CE signal <ceg_net633>, number of controlling flip flops: 8
CE signal <ceg_net640>, number of controlling flip flops: 8
CE signal <ceg_net475>, number of controlling flip flops: 8
CE signal <ceg_net477>, number of controlling flip flops: 4
CE signal <ceg_net768>, number of controlling flip flops: 1
CE signal <ceg_net769>, number of controlling flip flops: 1
CE signal <ceg_net493>, number of controlling flip flops: 1
CE signal <wsctrl/n937>, number of controlling flip flops: 1
CE signal <ceg_net497>, number of controlling flip flops: 1
CE signal <ceg_net500>, number of controlling flip flops: 1
CE signal <ceg_net758>, number of controlling flip flops: 4
CE signal <ceg_net507>, number of controlling flip flops: 1
CE signal <ceg_net555>, number of controlling flip flops: 8
CE signal <ceg_net664>, number of controlling flip flops: 8
CE signal <ceg_net681>, number of controlling flip flops: 8
CE signal <data_ctrl/equal_21/n7>, number of controlling flip flops: 20
CE signal <w_write_config>, number of controlling flip flops: 16
CE signal <WS2812_Interface/n1317>, number of controlling flip flops: 1
CE signal <WS2812_Interface/equal_47/n7>, number of controlling flip flops: 1
CE signal <WS2812_Interface/n2050>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n35545>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1230>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n34620>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n34684>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n34748>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2089>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net14>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n3110>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3125>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n3323>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n3521>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3536>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n3734>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n3969>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4380>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4916>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4931>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n5129>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n5327>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5342>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n5540>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n5823>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5838>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n6036>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n6234>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6249>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n6447>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n6722>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6737>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n6935>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n7133>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7148>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n7346>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n7677>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7692>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n7890>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n8088>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8103>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n8301>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n8528>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8939>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9363>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9774>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10366>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10381>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n10579>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n10777>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10792>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n10990>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n11225>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11636>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12172>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12187>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n12385>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n12583>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12598>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n12796>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n13135>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n13150>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n13348>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n13546>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n13561>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n13759>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n13986>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n14397>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n14821>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n15232>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n15656>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n16067>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n16491>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n16902>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n17326>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n17737>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18161>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18572>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18996>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n19407>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n19831>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n20242>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n20666>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21077>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21557>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21572>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n21770>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n21968>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21983>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n22181>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n22400>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n22811>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n23291>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n23306>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n23504>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n23702>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n23717>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n23915>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n24134>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24545>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n35736>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 7
CE signal <edb_top_inst/ceg_net221>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n1696>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/la_biu_inst/n499>, number of controlling flip flops: 13
CE signal <edb_top_inst/la0/la_biu_inst/n2023>, number of controlling flip flops: 65
CE signal <edb_top_inst/ceg_net345>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_pop>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/~ceg_net450>, number of controlling flip flops: 22
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 15
Total number of FFs with set/reset signals: 1590
SR signal <uartrx_config/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx_config/n493>, number of controlling flip flops: 1
SR signal <uartrx_data/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx_data/n493>, number of controlling flip flops: 1
SR signal <ws_wr_fifo_config/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_config/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_data/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_data/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <w_write_config>, number of controlling flip flops: 16
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 1315
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 78
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n1273>, number of controlling flip flops: 31
SR signal <edb_top_inst/la0/la_biu_inst/n2736>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: WS2812_Interface/led_color[1](=0)
FF Output: WS2812_Interface/led_color[2](=0)
FF Output: WS2812_Interface/led_color[3](=0)
FF Output: WS2812_Interface/led_color[4](=0)
FF Output: WS2812_Interface/led_color[5](=0)
FF Output: WS2812_Interface/led_color[6](=0)
FF Output: WS2812_Interface/led_color[7](=0)
FF Output: WS2812_Interface/led_color[8](=0)
FF Output: WS2812_Interface/led_color[9](=0)
FF Output: WS2812_Interface/led_color[10](=0)
FF Output: WS2812_Interface/led_color[11](=0)
FF Output: WS2812_Interface/led_color[12](=0)
FF Output: WS2812_Interface/led_color[13](=0)
FF Output: WS2812_Interface/led_color[14](=0)
FF Output: WS2812_Interface/led_color[15](=0)
FF Output: WS2812_Interface/led_color[16](=0)
FF Output: WS2812_Interface/led_color[17](=0)
FF Output: WS2812_Interface/led_color[18](=0)
FF Output: WS2812_Interface/led_color[19](=0)
FF Output: WS2812_Interface/led_color[20](=0)
FF Output: WS2812_Interface/led_color[21](=0)
FF Output: WS2812_Interface/led_color[22](=0)
FF Output: WS2812_Interface/led_color[23](=0)
FF instance: wsctrl/r_data_depth[16]~FF(unreachable)
FF instance: wsctrl/r_data_depth[17]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
WS2812_TOP:WS2812_TOP                                            3427(0)      150(0)     3457(0)     35(0)      0(0)
 +uartrx_config:test_uart_rx                                      28(28)        0(0)      57(57)      0(0)      0(0)
 +uartrx_data:test_uart_rx                                        28(28)        0(0)      57(57)      0(0)      0(0)
 +ws_wr_fifo_config:phy_FIFO                                      104(0)       30(0)       50(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_32d04aeed835495e81d0eaddcc...      104(4)       30(0)       50(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_32d04aeed835495e81d0eaddcc...        0(0)        0(0)        0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_32d04aeed835495e81d0eaddcc...     100(60)      30(30)      50(14)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_32d04aeed8...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_32d04aeed...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_32d04aeed8...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_32d04aeed83...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_32d04aeed8...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_32d04aeed83...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +ws_wr_fifo_data:phy_FIFO                                        104(0)       30(0)       49(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_32d04aeed835495e81d0eaddcc...      104(4)       30(0)       49(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_32d04aeed835495e81d0eaddcc...        0(0)        0(0)        0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_32d04aeed835495e81d0eaddcc...     100(60)      30(30)      49(13)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_32d04aeed8...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_32d04aeed...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_32d04aeed8...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_32d04aeed83...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_32d04aeed8...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_32d04aeed83...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +ws_bram:bram                                                      2(2)        0(0)        2(2)      1(1)      0(0)
 +wsctrl:WS2812_config_ctrl                                       87(87)        0(0)    185(185)      0(0)      0(0)
 +data_ctrl:ws2812_data_ctrl                                      52(52)        0(0)    102(102)      0(0)      0(0)
 +WS2812_Interface:WS2812_Interface                             129(129)        0(0)    355(355)      0(0)      0(0)
 +edb_top_inst:edb_top                                        2893(2893)      90(90)  2600(2600)    32(32)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
            clk           2112             70              0
 jtag_inst1_TCK           1315              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : WS2812_TOP
root : WS2812_TOP
I,include : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom
I,include : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO
output-dir : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/outflow
work-dir : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg
write-efx-verilog : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/WS2812_Custom.dbg.map.v
binary-db : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/WS2812_Custom.dbg.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	13
OUTPUT PORTS    : 	3

EFX_ADD         : 	150
EFX_LUT4        : 	3457
   1-2  Inputs  : 	1145
   3    Inputs  : 	704
   4    Inputs  : 	1608
EFX_FF          : 	3427
EFX_RAM_5K      : 	35
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 31s
Elapsed synthesis time : 31s
