{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643604720738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643604720738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 23:52:00 2022 " "Processing started: Sun Jan 30 23:52:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643604720738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604720738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604720738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643604721030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643604721030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab3.v(14) " "Verilog HDL information at Lab3.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643604726377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643604726378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643604726399 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "threshold Lab3.v(14) " "Verilog HDL Always Construct warning at Lab3.v(14): inferring latch(es) for variable \"threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643604726402 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[0\] Lab3.v(25) " "Inferred latch for \"threshold\[0\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[1\] Lab3.v(25) " "Inferred latch for \"threshold\[1\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[2\] Lab3.v(25) " "Inferred latch for \"threshold\[2\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[3\] Lab3.v(25) " "Inferred latch for \"threshold\[3\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[4\] Lab3.v(25) " "Inferred latch for \"threshold\[4\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[5\] Lab3.v(25) " "Inferred latch for \"threshold\[5\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[6\] Lab3.v(25) " "Inferred latch for \"threshold\[6\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[7\] Lab3.v(25) " "Inferred latch for \"threshold\[7\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726407 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[8\] Lab3.v(25) " "Inferred latch for \"threshold\[8\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[9\] Lab3.v(25) " "Inferred latch for \"threshold\[9\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[10\] Lab3.v(25) " "Inferred latch for \"threshold\[10\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[11\] Lab3.v(25) " "Inferred latch for \"threshold\[11\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[12\] Lab3.v(25) " "Inferred latch for \"threshold\[12\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[13\] Lab3.v(25) " "Inferred latch for \"threshold\[13\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[14\] Lab3.v(25) " "Inferred latch for \"threshold\[14\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[15\] Lab3.v(25) " "Inferred latch for \"threshold\[15\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[16\] Lab3.v(25) " "Inferred latch for \"threshold\[16\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[17\] Lab3.v(25) " "Inferred latch for \"threshold\[17\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[18\] Lab3.v(25) " "Inferred latch for \"threshold\[18\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[19\] Lab3.v(25) " "Inferred latch for \"threshold\[19\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[20\] Lab3.v(25) " "Inferred latch for \"threshold\[20\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[21\] Lab3.v(25) " "Inferred latch for \"threshold\[21\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[22\] Lab3.v(25) " "Inferred latch for \"threshold\[22\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[23\] Lab3.v(25) " "Inferred latch for \"threshold\[23\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[24\] Lab3.v(25) " "Inferred latch for \"threshold\[24\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[25\] Lab3.v(25) " "Inferred latch for \"threshold\[25\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[26\] Lab3.v(25) " "Inferred latch for \"threshold\[26\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[27\] Lab3.v(25) " "Inferred latch for \"threshold\[27\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[28\] Lab3.v(25) " "Inferred latch for \"threshold\[28\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[29\] Lab3.v(25) " "Inferred latch for \"threshold\[29\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[30\] Lab3.v(25) " "Inferred latch for \"threshold\[30\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "threshold\[31\] Lab3.v(25) " "Inferred latch for \"threshold\[31\]\" at Lab3.v(25)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/Lab3.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604726408 "|Lab3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643604726821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604727123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643604727187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643604727187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643604727218 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643604727218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643604727218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643604727218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643604727228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 23:52:07 2022 " "Processing ended: Sun Jan 30 23:52:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643604727228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643604727228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643604727228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643604727228 ""}
