<html><head></head>
<body bgcolor="#000000" text="#ffffff" link="#ff0000" vlink="red">

<center>
<p></p><h1>400MHz Digital Phase Locked Loop
</h1><p></p>

<p>A project for ECE 547 "VLSI Design"<br>
Fall Semester 2003 at the<br>
Electrical Engineering Dept. of the <br>
University of Maine</p>

<p>designed by<br>
Devon Fernandez and Sanjeev Manandhar</p>

<p>
<img src="dplltop.gif">
</p>

</center>

<p> This chip contains two Digital Phase Locked Loops.  One has an
operating frequency of 400MHz generated by a vco based on differential 
logic, a fixed frequency divider of 64, and an xor phase detector.
The other has an operating frequency of 25MHz,  a programmable
frequency divider, and a phase frequency detector.</p>
<p>The <a href="./Devon_Sanjeev.pdf">project report</a> contains a description
of the project and details of the design and layout. A
<a href="dplltop.pdf">poster</a> depicting our project layout is also
available.


</p><center>
<p>
10 May 2004
</p>

<br>
<br>




</center>

</body></html>
