Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: php11.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "php11.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "php11"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : php11
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd" into library work
Parsing entity <mux_7seg_char>.
Parsing architecture <arch_mux_7seg_char> of entity <mux_7seg_char>.
Parsing VHDL file "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/php11.vhd" into library work
Parsing entity <php11>.
Parsing architecture <Behavioral> of entity <php11>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <php11> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_7seg_char> (architecture <arch_mux_7seg_char>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd" Line 63: Assignment to seg ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <php11>.
    Related source file is "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/php11.vhd".
    Found 1-bit register for signal <clk4Hz>.
    Found 32-bit register for signal <CNTTXT>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_5_o_add_1_OUT> created at line 103.
    Found 32-bit adder for signal <n0030[31:0]> created at line 130.
    Found 32-bit adder for signal <n0034> created at line 131.
    Found 32-bit adder for signal <n0035> created at line 132.
    Found 16x7-bit Read Only RAM for signal <CHAR3<6:0>>
    Found 16x7-bit Read Only RAM for signal <CHAR2<6:0>>
    Found 16x7-bit Read Only RAM for signal <CHAR1<6:0>>
    Found 16x7-bit Read Only RAM for signal <CHAR0<6:0>>
    Found 32-bit comparator lessequal for signal <n0007> created at line 120
    Summary:
	inferred   4 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <php11> synthesized.

Synthesizing Unit <mux_7seg_char>.
    Related source file is "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd".
    Found 4-bit register for signal <digit>.
    Found 2-bit register for signal <cd>.
    Found 2-bit adder for signal <cd[1]_GND_6_o_add_0_OUT> created at line 44.
    Found 4x4-bit Read Only RAM for signal <cd[1]_GND_6_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <mux_7seg_char> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 3
# Registers                                            : 5
 1-bit register                                        : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mux_7seg_char>.
The following registers are absorbed into counter <cd>: 1 register on signal <cd>.
INFO:Xst:3217 - HDL ADVISOR - Register <digit> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_cd[1]_GND_6_o_wide_mux_2_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cd>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mux_7seg_char> synthesized (advanced).

Synthesizing (advanced) Unit <php11>.
The following registers are absorbed into counter <CNTTXT>: 1 register on signal <CNTTXT>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR3<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CNTTXT<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR3>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR2<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0030[31:0]>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR2>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR1<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0034>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR1>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR0<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0035>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR0>         |          |
    -----------------------------------------------------------------------
Unit <php11> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 3
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <php11> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block php11, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : php11.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 115
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 30
#      LUT3                        : 1
#      LUT5                        : 1
#      LUT6                        : 6
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 32
#      FD                          : 26
#      FDC                         : 2
#      FDP                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  18224     0%  
 Number of Slice LUTs:                   64  out of   9112     0%  
    Number used as Logic:                64  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      32  out of     64    50%  
   Number with an unused LUT:             0  out of     64     0%  
   Number of fully used LUT-FF pairs:    32  out of     64    50%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk4Hz                             | NONE(m7seg/digit_3)    | 6     |
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.956ns (Maximum Frequency: 252.784MHz)
   Minimum input arrival time before clock: 2.396ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk4Hz'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            m7seg/cd_0 (FF)
  Destination:       m7seg/cd_0 (FF)
  Source Clock:      clk4Hz rising
  Destination Clock: clk4Hz rising

  Data Path: m7seg/cd_0 to m7seg/cd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  m7seg/cd_0 (m7seg/cd_0)
     INV:I->O              1   0.206   0.579  m7seg/Mcount_cd_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.102          m7seg/cd_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.956ns (frequency: 252.784MHz)
  Total number of paths / destination ports: 977 / 26
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            count_9 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_9 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  count_9 (count_9)
     LUT6:I0->O            3   0.203   0.879  GND_5_o_GND_5_o_equal_1_o<24>4 (GND_5_o_GND_5_o_equal_1_o<24>3)
     LUT6:I3->O           13   0.205   0.933  GND_5_o_GND_5_o_equal_1_o<24>5 (GND_5_o_GND_5_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  count_0_rstpot (count_0_rstpot)
     FD:D                      0.102          count_0
    ----------------------------------------
    Total                      3.956ns (1.162ns logic, 2.794ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk4Hz'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.396ns (Levels of Logic = 1)
  Source:            btnd (PAD)
  Destination:       m7seg/digit_3 (FF)
  Destination Clock: clk4Hz rising

  Data Path: btnd to m7seg/digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  btnd_IBUF (btnd_IBUF)
     FDP:PRE                   0.430          m7seg/digit_0
    ----------------------------------------
    Total                      2.396ns (1.652ns logic, 0.744ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk4Hz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            m7seg/digit_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      clk4Hz rising

  Data Path: m7seg/digit_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  m7seg/digit_3 (m7seg/digit_3)
     OBUF:I->O                 2.571          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.956|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk4Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk4Hz         |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.73 secs
 
--> 


Total memory usage is 391532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    6 (   0 filtered)

