@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":20:1:20:6|Removing sequential instance reader.pixel_data[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: FX271 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":189:4:189:9|Replicating instance fsm_state[0] (in view: work.top(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":189:4:189:9|Replicating instance bit_count[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":189:4:189:9|Replicating instance write_address[18] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":189:4:189:9|Replicating instance bit_count[3] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":189:4:189:9|Replicating instance fsm_state[1] (in view: work.top(verilog)) with 40 loads 2 times to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":189:4:189:9|Replicating instance bit_count[2] (in view: work.top(verilog)) with 20 loads 1 time to improve timing.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
