
Build/app.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <strlen>:
 80000c0:	2300      	movs	r3, #0
 80000c2:	5cc2      	ldrb	r2, [r0, r3]
 80000c4:	3301      	adds	r3, #1
 80000c6:	2a00      	cmp	r2, #0
 80000c8:	d1fb      	bne.n	80000c2 <strlen+0x2>
 80000ca:	1e58      	subs	r0, r3, #1
 80000cc:	4770      	bx	lr
	...

080000d0 <__gnu_thumb1_case_uqi>:
 80000d0:	b402      	push	{r1}
 80000d2:	4671      	mov	r1, lr
 80000d4:	0849      	lsrs	r1, r1, #1
 80000d6:	0049      	lsls	r1, r1, #1
 80000d8:	5c09      	ldrb	r1, [r1, r0]
 80000da:	0049      	lsls	r1, r1, #1
 80000dc:	448e      	add	lr, r1
 80000de:	bc02      	pop	{r1}
 80000e0:	4770      	bx	lr
 80000e2:	46c0      	nop			@ (mov r8, r8)

080000e4 <__gnu_thumb1_case_shi>:
 80000e4:	b403      	push	{r0, r1}
 80000e6:	4671      	mov	r1, lr
 80000e8:	0849      	lsrs	r1, r1, #1
 80000ea:	0040      	lsls	r0, r0, #1
 80000ec:	0049      	lsls	r1, r1, #1
 80000ee:	5e09      	ldrsh	r1, [r1, r0]
 80000f0:	0049      	lsls	r1, r1, #1
 80000f2:	448e      	add	lr, r1
 80000f4:	bc03      	pop	{r0, r1}
 80000f6:	4770      	bx	lr

080000f8 <__udivsi3>:
 80000f8:	2200      	movs	r2, #0
 80000fa:	0843      	lsrs	r3, r0, #1
 80000fc:	428b      	cmp	r3, r1
 80000fe:	d374      	bcc.n	80001ea <__udivsi3+0xf2>
 8000100:	0903      	lsrs	r3, r0, #4
 8000102:	428b      	cmp	r3, r1
 8000104:	d35f      	bcc.n	80001c6 <__udivsi3+0xce>
 8000106:	0a03      	lsrs	r3, r0, #8
 8000108:	428b      	cmp	r3, r1
 800010a:	d344      	bcc.n	8000196 <__udivsi3+0x9e>
 800010c:	0b03      	lsrs	r3, r0, #12
 800010e:	428b      	cmp	r3, r1
 8000110:	d328      	bcc.n	8000164 <__udivsi3+0x6c>
 8000112:	0c03      	lsrs	r3, r0, #16
 8000114:	428b      	cmp	r3, r1
 8000116:	d30d      	bcc.n	8000134 <__udivsi3+0x3c>
 8000118:	22ff      	movs	r2, #255	@ 0xff
 800011a:	0209      	lsls	r1, r1, #8
 800011c:	ba12      	rev	r2, r2
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d302      	bcc.n	800012a <__udivsi3+0x32>
 8000124:	1212      	asrs	r2, r2, #8
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	d065      	beq.n	80001f6 <__udivsi3+0xfe>
 800012a:	0b03      	lsrs	r3, r0, #12
 800012c:	428b      	cmp	r3, r1
 800012e:	d319      	bcc.n	8000164 <__udivsi3+0x6c>
 8000130:	e000      	b.n	8000134 <__udivsi3+0x3c>
 8000132:	0a09      	lsrs	r1, r1, #8
 8000134:	0bc3      	lsrs	r3, r0, #15
 8000136:	428b      	cmp	r3, r1
 8000138:	d301      	bcc.n	800013e <__udivsi3+0x46>
 800013a:	03cb      	lsls	r3, r1, #15
 800013c:	1ac0      	subs	r0, r0, r3
 800013e:	4152      	adcs	r2, r2
 8000140:	0b83      	lsrs	r3, r0, #14
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x52>
 8000146:	038b      	lsls	r3, r1, #14
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b43      	lsrs	r3, r0, #13
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x5e>
 8000152:	034b      	lsls	r3, r1, #13
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b03      	lsrs	r3, r0, #12
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x6a>
 800015e:	030b      	lsls	r3, r1, #12
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0ac3      	lsrs	r3, r0, #11
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x76>
 800016a:	02cb      	lsls	r3, r1, #11
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0a83      	lsrs	r3, r0, #10
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x82>
 8000176:	028b      	lsls	r3, r1, #10
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a43      	lsrs	r3, r0, #9
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x8e>
 8000182:	024b      	lsls	r3, r1, #9
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a03      	lsrs	r3, r0, #8
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x9a>
 800018e:	020b      	lsls	r3, r1, #8
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	d2cd      	bcs.n	8000132 <__udivsi3+0x3a>
 8000196:	09c3      	lsrs	r3, r0, #7
 8000198:	428b      	cmp	r3, r1
 800019a:	d301      	bcc.n	80001a0 <__udivsi3+0xa8>
 800019c:	01cb      	lsls	r3, r1, #7
 800019e:	1ac0      	subs	r0, r0, r3
 80001a0:	4152      	adcs	r2, r2
 80001a2:	0983      	lsrs	r3, r0, #6
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xb4>
 80001a8:	018b      	lsls	r3, r1, #6
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0943      	lsrs	r3, r0, #5
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xc0>
 80001b4:	014b      	lsls	r3, r1, #5
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0903      	lsrs	r3, r0, #4
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xcc>
 80001c0:	010b      	lsls	r3, r1, #4
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	08c3      	lsrs	r3, r0, #3
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xd8>
 80001cc:	00cb      	lsls	r3, r1, #3
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0883      	lsrs	r3, r0, #2
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xe4>
 80001d8:	008b      	lsls	r3, r1, #2
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0843      	lsrs	r3, r0, #1
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xf0>
 80001e4:	004b      	lsls	r3, r1, #1
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	1a41      	subs	r1, r0, r1
 80001ec:	d200      	bcs.n	80001f0 <__udivsi3+0xf8>
 80001ee:	4601      	mov	r1, r0
 80001f0:	4152      	adcs	r2, r2
 80001f2:	4610      	mov	r0, r2
 80001f4:	4770      	bx	lr
 80001f6:	e7ff      	b.n	80001f8 <__udivsi3+0x100>
 80001f8:	b501      	push	{r0, lr}
 80001fa:	2000      	movs	r0, #0
 80001fc:	f000 f8f0 	bl	80003e0 <__aeabi_idiv0>
 8000200:	bd02      	pop	{r1, pc}
 8000202:	46c0      	nop			@ (mov r8, r8)

08000204 <__aeabi_uidivmod>:
 8000204:	2900      	cmp	r1, #0
 8000206:	d0f7      	beq.n	80001f8 <__udivsi3+0x100>
 8000208:	e776      	b.n	80000f8 <__udivsi3>
 800020a:	4770      	bx	lr

0800020c <__divsi3>:
 800020c:	4603      	mov	r3, r0
 800020e:	430b      	orrs	r3, r1
 8000210:	d47f      	bmi.n	8000312 <__divsi3+0x106>
 8000212:	2200      	movs	r2, #0
 8000214:	0843      	lsrs	r3, r0, #1
 8000216:	428b      	cmp	r3, r1
 8000218:	d374      	bcc.n	8000304 <__divsi3+0xf8>
 800021a:	0903      	lsrs	r3, r0, #4
 800021c:	428b      	cmp	r3, r1
 800021e:	d35f      	bcc.n	80002e0 <__divsi3+0xd4>
 8000220:	0a03      	lsrs	r3, r0, #8
 8000222:	428b      	cmp	r3, r1
 8000224:	d344      	bcc.n	80002b0 <__divsi3+0xa4>
 8000226:	0b03      	lsrs	r3, r0, #12
 8000228:	428b      	cmp	r3, r1
 800022a:	d328      	bcc.n	800027e <__divsi3+0x72>
 800022c:	0c03      	lsrs	r3, r0, #16
 800022e:	428b      	cmp	r3, r1
 8000230:	d30d      	bcc.n	800024e <__divsi3+0x42>
 8000232:	22ff      	movs	r2, #255	@ 0xff
 8000234:	0209      	lsls	r1, r1, #8
 8000236:	ba12      	rev	r2, r2
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d302      	bcc.n	8000244 <__divsi3+0x38>
 800023e:	1212      	asrs	r2, r2, #8
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	d065      	beq.n	8000310 <__divsi3+0x104>
 8000244:	0b03      	lsrs	r3, r0, #12
 8000246:	428b      	cmp	r3, r1
 8000248:	d319      	bcc.n	800027e <__divsi3+0x72>
 800024a:	e000      	b.n	800024e <__divsi3+0x42>
 800024c:	0a09      	lsrs	r1, r1, #8
 800024e:	0bc3      	lsrs	r3, r0, #15
 8000250:	428b      	cmp	r3, r1
 8000252:	d301      	bcc.n	8000258 <__divsi3+0x4c>
 8000254:	03cb      	lsls	r3, r1, #15
 8000256:	1ac0      	subs	r0, r0, r3
 8000258:	4152      	adcs	r2, r2
 800025a:	0b83      	lsrs	r3, r0, #14
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x58>
 8000260:	038b      	lsls	r3, r1, #14
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b43      	lsrs	r3, r0, #13
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x64>
 800026c:	034b      	lsls	r3, r1, #13
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b03      	lsrs	r3, r0, #12
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x70>
 8000278:	030b      	lsls	r3, r1, #12
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0ac3      	lsrs	r3, r0, #11
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x7c>
 8000284:	02cb      	lsls	r3, r1, #11
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0a83      	lsrs	r3, r0, #10
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x88>
 8000290:	028b      	lsls	r3, r1, #10
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a43      	lsrs	r3, r0, #9
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x94>
 800029c:	024b      	lsls	r3, r1, #9
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a03      	lsrs	r3, r0, #8
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0xa0>
 80002a8:	020b      	lsls	r3, r1, #8
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	d2cd      	bcs.n	800024c <__divsi3+0x40>
 80002b0:	09c3      	lsrs	r3, r0, #7
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d301      	bcc.n	80002ba <__divsi3+0xae>
 80002b6:	01cb      	lsls	r3, r1, #7
 80002b8:	1ac0      	subs	r0, r0, r3
 80002ba:	4152      	adcs	r2, r2
 80002bc:	0983      	lsrs	r3, r0, #6
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xba>
 80002c2:	018b      	lsls	r3, r1, #6
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0943      	lsrs	r3, r0, #5
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xc6>
 80002ce:	014b      	lsls	r3, r1, #5
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0903      	lsrs	r3, r0, #4
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xd2>
 80002da:	010b      	lsls	r3, r1, #4
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	08c3      	lsrs	r3, r0, #3
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xde>
 80002e6:	00cb      	lsls	r3, r1, #3
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0883      	lsrs	r3, r0, #2
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xea>
 80002f2:	008b      	lsls	r3, r1, #2
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0843      	lsrs	r3, r0, #1
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xf6>
 80002fe:	004b      	lsls	r3, r1, #1
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	1a41      	subs	r1, r0, r1
 8000306:	d200      	bcs.n	800030a <__divsi3+0xfe>
 8000308:	4601      	mov	r1, r0
 800030a:	4152      	adcs	r2, r2
 800030c:	4610      	mov	r0, r2
 800030e:	4770      	bx	lr
 8000310:	e05d      	b.n	80003ce <__divsi3+0x1c2>
 8000312:	0fca      	lsrs	r2, r1, #31
 8000314:	d000      	beq.n	8000318 <__divsi3+0x10c>
 8000316:	4249      	negs	r1, r1
 8000318:	1003      	asrs	r3, r0, #32
 800031a:	d300      	bcc.n	800031e <__divsi3+0x112>
 800031c:	4240      	negs	r0, r0
 800031e:	4053      	eors	r3, r2
 8000320:	2200      	movs	r2, #0
 8000322:	469c      	mov	ip, r3
 8000324:	0903      	lsrs	r3, r0, #4
 8000326:	428b      	cmp	r3, r1
 8000328:	d32d      	bcc.n	8000386 <__divsi3+0x17a>
 800032a:	0a03      	lsrs	r3, r0, #8
 800032c:	428b      	cmp	r3, r1
 800032e:	d312      	bcc.n	8000356 <__divsi3+0x14a>
 8000330:	22fc      	movs	r2, #252	@ 0xfc
 8000332:	0189      	lsls	r1, r1, #6
 8000334:	ba12      	rev	r2, r2
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d30c      	bcc.n	8000356 <__divsi3+0x14a>
 800033c:	0189      	lsls	r1, r1, #6
 800033e:	1192      	asrs	r2, r2, #6
 8000340:	428b      	cmp	r3, r1
 8000342:	d308      	bcc.n	8000356 <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d304      	bcc.n	8000356 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	d03a      	beq.n	80003c6 <__divsi3+0x1ba>
 8000350:	1192      	asrs	r2, r2, #6
 8000352:	e000      	b.n	8000356 <__divsi3+0x14a>
 8000354:	0989      	lsrs	r1, r1, #6
 8000356:	09c3      	lsrs	r3, r0, #7
 8000358:	428b      	cmp	r3, r1
 800035a:	d301      	bcc.n	8000360 <__divsi3+0x154>
 800035c:	01cb      	lsls	r3, r1, #7
 800035e:	1ac0      	subs	r0, r0, r3
 8000360:	4152      	adcs	r2, r2
 8000362:	0983      	lsrs	r3, r0, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x160>
 8000368:	018b      	lsls	r3, r1, #6
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0943      	lsrs	r3, r0, #5
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x16c>
 8000374:	014b      	lsls	r3, r1, #5
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0903      	lsrs	r3, r0, #4
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x178>
 8000380:	010b      	lsls	r3, r1, #4
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	08c3      	lsrs	r3, r0, #3
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x184>
 800038c:	00cb      	lsls	r3, r1, #3
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0883      	lsrs	r3, r0, #2
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x190>
 8000398:	008b      	lsls	r3, r1, #2
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	d2d9      	bcs.n	8000354 <__divsi3+0x148>
 80003a0:	0843      	lsrs	r3, r0, #1
 80003a2:	428b      	cmp	r3, r1
 80003a4:	d301      	bcc.n	80003aa <__divsi3+0x19e>
 80003a6:	004b      	lsls	r3, r1, #1
 80003a8:	1ac0      	subs	r0, r0, r3
 80003aa:	4152      	adcs	r2, r2
 80003ac:	1a41      	subs	r1, r0, r1
 80003ae:	d200      	bcs.n	80003b2 <__divsi3+0x1a6>
 80003b0:	4601      	mov	r1, r0
 80003b2:	4663      	mov	r3, ip
 80003b4:	4152      	adcs	r2, r2
 80003b6:	105b      	asrs	r3, r3, #1
 80003b8:	4610      	mov	r0, r2
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x1b4>
 80003bc:	4240      	negs	r0, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d500      	bpl.n	80003c4 <__divsi3+0x1b8>
 80003c2:	4249      	negs	r1, r1
 80003c4:	4770      	bx	lr
 80003c6:	4663      	mov	r3, ip
 80003c8:	105b      	asrs	r3, r3, #1
 80003ca:	d300      	bcc.n	80003ce <__divsi3+0x1c2>
 80003cc:	4240      	negs	r0, r0
 80003ce:	b501      	push	{r0, lr}
 80003d0:	2000      	movs	r0, #0
 80003d2:	f000 f805 	bl	80003e0 <__aeabi_idiv0>
 80003d6:	bd02      	pop	{r1, pc}

080003d8 <__aeabi_idivmod>:
 80003d8:	2900      	cmp	r1, #0
 80003da:	d0f8      	beq.n	80003ce <__divsi3+0x1c2>
 80003dc:	e716      	b.n	800020c <__divsi3>
 80003de:	4770      	bx	lr

080003e0 <__aeabi_idiv0>:
 80003e0:	4770      	bx	lr
 80003e2:	46c0      	nop			@ (mov r8, r8)

080003e4 <__aeabi_cdrcmple>:
 80003e4:	4684      	mov	ip, r0
 80003e6:	0010      	movs	r0, r2
 80003e8:	4662      	mov	r2, ip
 80003ea:	468c      	mov	ip, r1
 80003ec:	0019      	movs	r1, r3
 80003ee:	4663      	mov	r3, ip
 80003f0:	e000      	b.n	80003f4 <__aeabi_cdcmpeq>
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cdcmpeq>:
 80003f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003f6:	f007 ff53 	bl	80082a0 <__ledf2>
 80003fa:	2800      	cmp	r0, #0
 80003fc:	d401      	bmi.n	8000402 <__aeabi_cdcmpeq+0xe>
 80003fe:	2100      	movs	r1, #0
 8000400:	42c8      	cmn	r0, r1
 8000402:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000404 <__aeabi_dcmpeq>:
 8000404:	b510      	push	{r4, lr}
 8000406:	f007 fe95 	bl	8008134 <__eqdf2>
 800040a:	4240      	negs	r0, r0
 800040c:	3001      	adds	r0, #1
 800040e:	bd10      	pop	{r4, pc}

08000410 <__aeabi_dcmplt>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f007 ff45 	bl	80082a0 <__ledf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	db01      	blt.n	800041e <__aeabi_dcmplt+0xe>
 800041a:	2000      	movs	r0, #0
 800041c:	bd10      	pop	{r4, pc}
 800041e:	2001      	movs	r0, #1
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_dcmple>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f007 ff3b 	bl	80082a0 <__ledf2>
 800042a:	2800      	cmp	r0, #0
 800042c:	dd01      	ble.n	8000432 <__aeabi_dcmple+0xe>
 800042e:	2000      	movs	r0, #0
 8000430:	bd10      	pop	{r4, pc}
 8000432:	2001      	movs	r0, #1
 8000434:	bd10      	pop	{r4, pc}
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_dcmpgt>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f007 fec1 	bl	80081c0 <__gedf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	dc01      	bgt.n	8000446 <__aeabi_dcmpgt+0xe>
 8000442:	2000      	movs	r0, #0
 8000444:	bd10      	pop	{r4, pc}
 8000446:	2001      	movs	r0, #1
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_dcmpge>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f007 feb7 	bl	80081c0 <__gedf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	da01      	bge.n	800045a <__aeabi_dcmpge+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			@ (mov r8, r8)

08000460 <__aeabi_cfrcmple>:
 8000460:	4684      	mov	ip, r0
 8000462:	0008      	movs	r0, r1
 8000464:	4661      	mov	r1, ip
 8000466:	e7ff      	b.n	8000468 <__aeabi_cfcmpeq>

08000468 <__aeabi_cfcmpeq>:
 8000468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800046a:	f006 fa99 	bl	80069a0 <__lesf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	d401      	bmi.n	8000476 <__aeabi_cfcmpeq+0xe>
 8000472:	2100      	movs	r1, #0
 8000474:	42c8      	cmn	r0, r1
 8000476:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000478 <__aeabi_fcmpeq>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f006 fa21 	bl	80068c0 <__eqsf2>
 800047e:	4240      	negs	r0, r0
 8000480:	3001      	adds	r0, #1
 8000482:	bd10      	pop	{r4, pc}

08000484 <__aeabi_fcmplt>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f006 fa8b 	bl	80069a0 <__lesf2>
 800048a:	2800      	cmp	r0, #0
 800048c:	db01      	blt.n	8000492 <__aeabi_fcmplt+0xe>
 800048e:	2000      	movs	r0, #0
 8000490:	bd10      	pop	{r4, pc}
 8000492:	2001      	movs	r0, #1
 8000494:	bd10      	pop	{r4, pc}
 8000496:	46c0      	nop			@ (mov r8, r8)

08000498 <__aeabi_fcmple>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f006 fa81 	bl	80069a0 <__lesf2>
 800049e:	2800      	cmp	r0, #0
 80004a0:	dd01      	ble.n	80004a6 <__aeabi_fcmple+0xe>
 80004a2:	2000      	movs	r0, #0
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	2001      	movs	r0, #1
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	46c0      	nop			@ (mov r8, r8)

080004ac <__aeabi_fcmpgt>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f006 fa2f 	bl	8006910 <__gesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	dc01      	bgt.n	80004ba <__aeabi_fcmpgt+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	2001      	movs	r0, #1
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			@ (mov r8, r8)

080004c0 <__aeabi_fcmpge>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f006 fa25 	bl	8006910 <__gesf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	da01      	bge.n	80004ce <__aeabi_fcmpge+0xe>
 80004ca:	2000      	movs	r0, #0
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	2001      	movs	r0, #1
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	46c0      	nop			@ (mov r8, r8)

080004d4 <__restore_core_regs>:
 80004d4:	0001      	movs	r1, r0
 80004d6:	3134      	adds	r1, #52	@ 0x34
 80004d8:	c938      	ldmia	r1!, {r3, r4, r5}
 80004da:	3b04      	subs	r3, #4
 80004dc:	469c      	mov	ip, r3
 80004de:	601d      	str	r5, [r3, #0]
 80004e0:	46a6      	mov	lr, r4
 80004e2:	0001      	movs	r1, r0
 80004e4:	3120      	adds	r1, #32
 80004e6:	c93c      	ldmia	r1!, {r2, r3, r4, r5}
 80004e8:	4690      	mov	r8, r2
 80004ea:	4699      	mov	r9, r3
 80004ec:	46a2      	mov	sl, r4
 80004ee:	46ab      	mov	fp, r5
 80004f0:	0001      	movs	r1, r0
 80004f2:	3108      	adds	r1, #8
 80004f4:	c9fc      	ldmia	r1!, {r2, r3, r4, r5, r6, r7}
 80004f6:	6841      	ldr	r1, [r0, #4]
 80004f8:	6800      	ldr	r0, [r0, #0]
 80004fa:	46e5      	mov	sp, ip
 80004fc:	bd00      	pop	{pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__gnu_Unwind_Restore_VFP>:
 8000500:	4770      	bx	lr
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__gnu_Unwind_Save_VFP>:
 8000504:	4770      	bx	lr
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__gnu_Unwind_Restore_VFP_D>:
 8000508:	4770      	bx	lr
 800050a:	46c0      	nop			@ (mov r8, r8)

0800050c <__gnu_Unwind_Save_VFP_D>:
 800050c:	4770      	bx	lr
 800050e:	46c0      	nop			@ (mov r8, r8)

08000510 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000510:	4770      	bx	lr
 8000512:	46c0      	nop			@ (mov r8, r8)

08000514 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000514:	4770      	bx	lr
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__gnu_Unwind_Restore_WMMXD>:
 8000518:	4770      	bx	lr
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__gnu_Unwind_Save_WMMXD>:
 800051c:	4770      	bx	lr
 800051e:	46c0      	nop			@ (mov r8, r8)

08000520 <__gnu_Unwind_Restore_WMMXC>:
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			@ (mov r8, r8)

08000524 <__gnu_Unwind_Save_WMMXC>:
 8000524:	4770      	bx	lr
 8000526:	46c0      	nop			@ (mov r8, r8)

08000528 <_Unwind_RaiseException>:
 8000528:	b401      	push	{r0}
 800052a:	a801      	add	r0, sp, #4
 800052c:	b501      	push	{r0, lr}
 800052e:	b085      	sub	sp, #20
 8000530:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8000532:	a808      	add	r0, sp, #32
 8000534:	4641      	mov	r1, r8
 8000536:	464a      	mov	r2, r9
 8000538:	4653      	mov	r3, sl
 800053a:	465c      	mov	r4, fp
 800053c:	4665      	mov	r5, ip
 800053e:	c03e      	stmia	r0!, {r1, r2, r3, r4, r5}
 8000540:	a801      	add	r0, sp, #4
 8000542:	c83e      	ldmia	r0!, {r1, r2, r3, r4, r5}
 8000544:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8000546:	9000      	str	r0, [sp, #0]
 8000548:	2300      	movs	r3, #0
 800054a:	b40c      	push	{r2, r3}
 800054c:	a901      	add	r1, sp, #4
 800054e:	f009 f8f7 	bl	8009740 <__gnu_Unwind_RaiseException>
 8000552:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000554:	b012      	add	sp, #72	@ 0x48
 8000556:	4718      	bx	r3

08000558 <_Unwind_Resume>:
 8000558:	b401      	push	{r0}
 800055a:	a801      	add	r0, sp, #4
 800055c:	b501      	push	{r0, lr}
 800055e:	b085      	sub	sp, #20
 8000560:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8000562:	a808      	add	r0, sp, #32
 8000564:	4641      	mov	r1, r8
 8000566:	464a      	mov	r2, r9
 8000568:	4653      	mov	r3, sl
 800056a:	465c      	mov	r4, fp
 800056c:	4665      	mov	r5, ip
 800056e:	c03e      	stmia	r0!, {r1, r2, r3, r4, r5}
 8000570:	a801      	add	r0, sp, #4
 8000572:	c83e      	ldmia	r0!, {r1, r2, r3, r4, r5}
 8000574:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8000576:	9000      	str	r0, [sp, #0]
 8000578:	2300      	movs	r3, #0
 800057a:	b40c      	push	{r2, r3}
 800057c:	a901      	add	r1, sp, #4
 800057e:	f009 f913 	bl	80097a8 <__gnu_Unwind_Resume>
 8000582:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000584:	b012      	add	sp, #72	@ 0x48
 8000586:	4718      	bx	r3

08000588 <_Unwind_Resume_or_Rethrow>:
 8000588:	b401      	push	{r0}
 800058a:	a801      	add	r0, sp, #4
 800058c:	b501      	push	{r0, lr}
 800058e:	b085      	sub	sp, #20
 8000590:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8000592:	a808      	add	r0, sp, #32
 8000594:	4641      	mov	r1, r8
 8000596:	464a      	mov	r2, r9
 8000598:	4653      	mov	r3, sl
 800059a:	465c      	mov	r4, fp
 800059c:	4665      	mov	r5, ip
 800059e:	c03e      	stmia	r0!, {r1, r2, r3, r4, r5}
 80005a0:	a801      	add	r0, sp, #4
 80005a2:	c83e      	ldmia	r0!, {r1, r2, r3, r4, r5}
 80005a4:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80005a6:	9000      	str	r0, [sp, #0]
 80005a8:	2300      	movs	r3, #0
 80005aa:	b40c      	push	{r2, r3}
 80005ac:	a901      	add	r1, sp, #4
 80005ae:	f009 f91f 	bl	80097f0 <__gnu_Unwind_Resume_or_Rethrow>
 80005b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80005b4:	b012      	add	sp, #72	@ 0x48
 80005b6:	4718      	bx	r3

080005b8 <_Unwind_ForcedUnwind>:
 80005b8:	b401      	push	{r0}
 80005ba:	a801      	add	r0, sp, #4
 80005bc:	b501      	push	{r0, lr}
 80005be:	b085      	sub	sp, #20
 80005c0:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 80005c2:	a808      	add	r0, sp, #32
 80005c4:	4641      	mov	r1, r8
 80005c6:	464a      	mov	r2, r9
 80005c8:	4653      	mov	r3, sl
 80005ca:	465c      	mov	r4, fp
 80005cc:	4665      	mov	r5, ip
 80005ce:	c03e      	stmia	r0!, {r1, r2, r3, r4, r5}
 80005d0:	a801      	add	r0, sp, #4
 80005d2:	c83e      	ldmia	r0!, {r1, r2, r3, r4, r5}
 80005d4:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80005d6:	9000      	str	r0, [sp, #0]
 80005d8:	2300      	movs	r3, #0
 80005da:	b40c      	push	{r2, r3}
 80005dc:	ab01      	add	r3, sp, #4
 80005de:	f009 f8d9 	bl	8009794 <__gnu_Unwind_ForcedUnwind>
 80005e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80005e4:	b012      	add	sp, #72	@ 0x48
 80005e6:	4718      	bx	r3

080005e8 <_Unwind_Backtrace>:
 80005e8:	b401      	push	{r0}
 80005ea:	a801      	add	r0, sp, #4
 80005ec:	b501      	push	{r0, lr}
 80005ee:	b085      	sub	sp, #20
 80005f0:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 80005f2:	a808      	add	r0, sp, #32
 80005f4:	4641      	mov	r1, r8
 80005f6:	464a      	mov	r2, r9
 80005f8:	4653      	mov	r3, sl
 80005fa:	465c      	mov	r4, fp
 80005fc:	4665      	mov	r5, ip
 80005fe:	c03e      	stmia	r0!, {r1, r2, r3, r4, r5}
 8000600:	a801      	add	r0, sp, #4
 8000602:	c83e      	ldmia	r0!, {r1, r2, r3, r4, r5}
 8000604:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8000606:	9000      	str	r0, [sp, #0]
 8000608:	2300      	movs	r3, #0
 800060a:	b40c      	push	{r2, r3}
 800060c:	aa01      	add	r2, sp, #4
 800060e:	f009 f959 	bl	80098c4 <__gnu_Unwind_Backtrace>
 8000612:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000614:	b012      	add	sp, #72	@ 0x48
 8000616:	4718      	bx	r3

08000618 <__clzsi2>:
 8000618:	211c      	movs	r1, #28
 800061a:	2301      	movs	r3, #1
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0xe>
 8000622:	0c00      	lsrs	r0, r0, #16
 8000624:	3910      	subs	r1, #16
 8000626:	0a1b      	lsrs	r3, r3, #8
 8000628:	4298      	cmp	r0, r3
 800062a:	d301      	bcc.n	8000630 <__clzsi2+0x18>
 800062c:	0a00      	lsrs	r0, r0, #8
 800062e:	3908      	subs	r1, #8
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	4298      	cmp	r0, r3
 8000634:	d301      	bcc.n	800063a <__clzsi2+0x22>
 8000636:	0900      	lsrs	r0, r0, #4
 8000638:	3904      	subs	r1, #4
 800063a:	a202      	add	r2, pc, #8	@ (adr r2, 8000644 <__clzsi2+0x2c>)
 800063c:	5c10      	ldrb	r0, [r2, r0]
 800063e:	1840      	adds	r0, r0, r1
 8000640:	4770      	bx	lr
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	02020304 	.word	0x02020304
 8000648:	01010101 	.word	0x01010101
	...

08000654 <deregister_tm_clones>:
 8000654:	4804      	ldr	r0, [pc, #16]	@ (8000668 <deregister_tm_clones+0x14>)
 8000656:	4b05      	ldr	r3, [pc, #20]	@ (800066c <deregister_tm_clones+0x18>)
 8000658:	b510      	push	{r4, lr}
 800065a:	4283      	cmp	r3, r0
 800065c:	d003      	beq.n	8000666 <deregister_tm_clones+0x12>
 800065e:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <deregister_tm_clones+0x1c>)
 8000660:	2b00      	cmp	r3, #0
 8000662:	d000      	beq.n	8000666 <deregister_tm_clones+0x12>
 8000664:	4798      	blx	r3
 8000666:	bd10      	pop	{r4, pc}
 8000668:	200004d4 	.word	0x200004d4
 800066c:	200004d4 	.word	0x200004d4
 8000670:	00000000 	.word	0x00000000

08000674 <register_tm_clones>:
 8000674:	4806      	ldr	r0, [pc, #24]	@ (8000690 <register_tm_clones+0x1c>)
 8000676:	4907      	ldr	r1, [pc, #28]	@ (8000694 <register_tm_clones+0x20>)
 8000678:	1a09      	subs	r1, r1, r0
 800067a:	108b      	asrs	r3, r1, #2
 800067c:	0fc9      	lsrs	r1, r1, #31
 800067e:	18c9      	adds	r1, r1, r3
 8000680:	b510      	push	{r4, lr}
 8000682:	1049      	asrs	r1, r1, #1
 8000684:	d003      	beq.n	800068e <register_tm_clones+0x1a>
 8000686:	4b04      	ldr	r3, [pc, #16]	@ (8000698 <register_tm_clones+0x24>)
 8000688:	2b00      	cmp	r3, #0
 800068a:	d000      	beq.n	800068e <register_tm_clones+0x1a>
 800068c:	4798      	blx	r3
 800068e:	bd10      	pop	{r4, pc}
 8000690:	200004d4 	.word	0x200004d4
 8000694:	200004d4 	.word	0x200004d4
 8000698:	00000000 	.word	0x00000000

0800069c <__do_global_dtors_aux>:
 800069c:	b510      	push	{r4, lr}
 800069e:	4c07      	ldr	r4, [pc, #28]	@ (80006bc <__do_global_dtors_aux+0x20>)
 80006a0:	7823      	ldrb	r3, [r4, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d109      	bne.n	80006ba <__do_global_dtors_aux+0x1e>
 80006a6:	f7ff ffd5 	bl	8000654 <deregister_tm_clones>
 80006aa:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <__do_global_dtors_aux+0x24>)
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <__do_global_dtors_aux+0x1a>
 80006b0:	4804      	ldr	r0, [pc, #16]	@ (80006c4 <__do_global_dtors_aux+0x28>)
 80006b2:	e000      	b.n	80006b6 <__do_global_dtors_aux+0x1a>
 80006b4:	bf00      	nop
 80006b6:	2301      	movs	r3, #1
 80006b8:	7023      	strb	r3, [r4, #0]
 80006ba:	bd10      	pop	{r4, pc}
 80006bc:	200004d4 	.word	0x200004d4
 80006c0:	00000000 	.word	0x00000000
 80006c4:	0800a8bc 	.word	0x0800a8bc

080006c8 <frame_dummy>:
 80006c8:	4b05      	ldr	r3, [pc, #20]	@ (80006e0 <frame_dummy+0x18>)
 80006ca:	b510      	push	{r4, lr}
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d003      	beq.n	80006d8 <frame_dummy+0x10>
 80006d0:	4904      	ldr	r1, [pc, #16]	@ (80006e4 <frame_dummy+0x1c>)
 80006d2:	4805      	ldr	r0, [pc, #20]	@ (80006e8 <frame_dummy+0x20>)
 80006d4:	e000      	b.n	80006d8 <frame_dummy+0x10>
 80006d6:	bf00      	nop
 80006d8:	f7ff ffcc 	bl	8000674 <register_tm_clones>
 80006dc:	bd10      	pop	{r4, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	00000000 	.word	0x00000000
 80006e4:	200004d8 	.word	0x200004d8
 80006e8:	0800a8bc 	.word	0x0800a8bc

080006ec <__cvt>:
 80006ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ee:	001f      	movs	r7, r3
 80006f0:	2300      	movs	r3, #0
 80006f2:	0016      	movs	r6, r2
 80006f4:	b08b      	sub	sp, #44	@ 0x2c
 80006f6:	429f      	cmp	r7, r3
 80006f8:	da04      	bge.n	8000704 <__cvt+0x18>
 80006fa:	2180      	movs	r1, #128	@ 0x80
 80006fc:	0609      	lsls	r1, r1, #24
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	001f      	movs	r7, r3
 8000702:	232d      	movs	r3, #45	@ 0x2d
 8000704:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8000706:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8000708:	7013      	strb	r3, [r2, #0]
 800070a:	2320      	movs	r3, #32
 800070c:	2203      	movs	r2, #3
 800070e:	439d      	bics	r5, r3
 8000710:	2d46      	cmp	r5, #70	@ 0x46
 8000712:	d007      	beq.n	8000724 <__cvt+0x38>
 8000714:	002b      	movs	r3, r5
 8000716:	3b45      	subs	r3, #69	@ 0x45
 8000718:	4259      	negs	r1, r3
 800071a:	414b      	adcs	r3, r1
 800071c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800071e:	3a01      	subs	r2, #1
 8000720:	18cb      	adds	r3, r1, r3
 8000722:	9310      	str	r3, [sp, #64]	@ 0x40
 8000724:	ab09      	add	r3, sp, #36	@ 0x24
 8000726:	9304      	str	r3, [sp, #16]
 8000728:	ab08      	add	r3, sp, #32
 800072a:	9303      	str	r3, [sp, #12]
 800072c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800072e:	9200      	str	r2, [sp, #0]
 8000730:	9302      	str	r3, [sp, #8]
 8000732:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000734:	0032      	movs	r2, r6
 8000736:	9301      	str	r3, [sp, #4]
 8000738:	003b      	movs	r3, r7
 800073a:	f000 fe4b 	bl	80013d4 <_dtoa_r>
 800073e:	0004      	movs	r4, r0
 8000740:	2d47      	cmp	r5, #71	@ 0x47
 8000742:	d11b      	bne.n	800077c <__cvt+0x90>
 8000744:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8000746:	07db      	lsls	r3, r3, #31
 8000748:	d511      	bpl.n	800076e <__cvt+0x82>
 800074a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800074c:	18c3      	adds	r3, r0, r3
 800074e:	9307      	str	r3, [sp, #28]
 8000750:	2200      	movs	r2, #0
 8000752:	2300      	movs	r3, #0
 8000754:	0030      	movs	r0, r6
 8000756:	0039      	movs	r1, r7
 8000758:	f7ff fe54 	bl	8000404 <__aeabi_dcmpeq>
 800075c:	2800      	cmp	r0, #0
 800075e:	d001      	beq.n	8000764 <__cvt+0x78>
 8000760:	9b07      	ldr	r3, [sp, #28]
 8000762:	9309      	str	r3, [sp, #36]	@ 0x24
 8000764:	2230      	movs	r2, #48	@ 0x30
 8000766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000768:	9907      	ldr	r1, [sp, #28]
 800076a:	428b      	cmp	r3, r1
 800076c:	d320      	bcc.n	80007b0 <__cvt+0xc4>
 800076e:	0020      	movs	r0, r4
 8000770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000772:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8000774:	1b1b      	subs	r3, r3, r4
 8000776:	6013      	str	r3, [r2, #0]
 8000778:	b00b      	add	sp, #44	@ 0x2c
 800077a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800077c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800077e:	18c3      	adds	r3, r0, r3
 8000780:	9307      	str	r3, [sp, #28]
 8000782:	2d46      	cmp	r5, #70	@ 0x46
 8000784:	d1e4      	bne.n	8000750 <__cvt+0x64>
 8000786:	7803      	ldrb	r3, [r0, #0]
 8000788:	2b30      	cmp	r3, #48	@ 0x30
 800078a:	d10c      	bne.n	80007a6 <__cvt+0xba>
 800078c:	2200      	movs	r2, #0
 800078e:	2300      	movs	r3, #0
 8000790:	0030      	movs	r0, r6
 8000792:	0039      	movs	r1, r7
 8000794:	f7ff fe36 	bl	8000404 <__aeabi_dcmpeq>
 8000798:	2800      	cmp	r0, #0
 800079a:	d104      	bne.n	80007a6 <__cvt+0xba>
 800079c:	2301      	movs	r3, #1
 800079e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80007a0:	1a9b      	subs	r3, r3, r2
 80007a2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80007a4:	6013      	str	r3, [r2, #0]
 80007a6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80007a8:	9a07      	ldr	r2, [sp, #28]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	18d3      	adds	r3, r2, r3
 80007ae:	e7ce      	b.n	800074e <__cvt+0x62>
 80007b0:	1c59      	adds	r1, r3, #1
 80007b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80007b4:	701a      	strb	r2, [r3, #0]
 80007b6:	e7d6      	b.n	8000766 <__cvt+0x7a>

080007b8 <__exponent>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	232b      	movs	r3, #43	@ 0x2b
 80007bc:	b085      	sub	sp, #20
 80007be:	0005      	movs	r5, r0
 80007c0:	1e0c      	subs	r4, r1, #0
 80007c2:	7002      	strb	r2, [r0, #0]
 80007c4:	da01      	bge.n	80007ca <__exponent+0x12>
 80007c6:	424c      	negs	r4, r1
 80007c8:	3302      	adds	r3, #2
 80007ca:	706b      	strb	r3, [r5, #1]
 80007cc:	2c09      	cmp	r4, #9
 80007ce:	dd2e      	ble.n	800082e <__exponent+0x76>
 80007d0:	ab02      	add	r3, sp, #8
 80007d2:	1dde      	adds	r6, r3, #7
 80007d4:	0020      	movs	r0, r4
 80007d6:	210a      	movs	r1, #10
 80007d8:	f7ff fdfe 	bl	80003d8 <__aeabi_idivmod>
 80007dc:	0037      	movs	r7, r6
 80007de:	3130      	adds	r1, #48	@ 0x30
 80007e0:	3e01      	subs	r6, #1
 80007e2:	0020      	movs	r0, r4
 80007e4:	7031      	strb	r1, [r6, #0]
 80007e6:	210a      	movs	r1, #10
 80007e8:	9401      	str	r4, [sp, #4]
 80007ea:	f7ff fd0f 	bl	800020c <__divsi3>
 80007ee:	9b01      	ldr	r3, [sp, #4]
 80007f0:	0004      	movs	r4, r0
 80007f2:	2b63      	cmp	r3, #99	@ 0x63
 80007f4:	dcee      	bgt.n	80007d4 <__exponent+0x1c>
 80007f6:	1eba      	subs	r2, r7, #2
 80007f8:	3430      	adds	r4, #48	@ 0x30
 80007fa:	7014      	strb	r4, [r2, #0]
 80007fc:	1cac      	adds	r4, r5, #2
 80007fe:	0013      	movs	r3, r2
 8000800:	0021      	movs	r1, r4
 8000802:	a802      	add	r0, sp, #8
 8000804:	3007      	adds	r0, #7
 8000806:	4298      	cmp	r0, r3
 8000808:	d80c      	bhi.n	8000824 <__exponent+0x6c>
 800080a:	ab02      	add	r3, sp, #8
 800080c:	3307      	adds	r3, #7
 800080e:	2000      	movs	r0, #0
 8000810:	4293      	cmp	r3, r2
 8000812:	d303      	bcc.n	800081c <__exponent+0x64>
 8000814:	3009      	adds	r0, #9
 8000816:	ab02      	add	r3, sp, #8
 8000818:	18c0      	adds	r0, r0, r3
 800081a:	1bc0      	subs	r0, r0, r7
 800081c:	1900      	adds	r0, r0, r4
 800081e:	1b40      	subs	r0, r0, r5
 8000820:	b005      	add	sp, #20
 8000822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000824:	7818      	ldrb	r0, [r3, #0]
 8000826:	3301      	adds	r3, #1
 8000828:	7008      	strb	r0, [r1, #0]
 800082a:	3101      	adds	r1, #1
 800082c:	e7e9      	b.n	8000802 <__exponent+0x4a>
 800082e:	2330      	movs	r3, #48	@ 0x30
 8000830:	18e4      	adds	r4, r4, r3
 8000832:	70ab      	strb	r3, [r5, #2]
 8000834:	1d28      	adds	r0, r5, #4
 8000836:	70ec      	strb	r4, [r5, #3]
 8000838:	e7f1      	b.n	800081e <__exponent+0x66>
	...

0800083c <_printf_float>:
 800083c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800083e:	b097      	sub	sp, #92	@ 0x5c
 8000840:	000c      	movs	r4, r1
 8000842:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
 8000844:	920a      	str	r2, [sp, #40]	@ 0x28
 8000846:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000848:	9009      	str	r0, [sp, #36]	@ 0x24
 800084a:	f000 fcb9 	bl	80011c0 <_localeconv_r>
 800084e:	6803      	ldr	r3, [r0, #0]
 8000850:	0018      	movs	r0, r3
 8000852:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000854:	f7ff fc34 	bl	80000c0 <strlen>
 8000858:	2300      	movs	r3, #0
 800085a:	2207      	movs	r2, #7
 800085c:	9010      	str	r0, [sp, #64]	@ 0x40
 800085e:	9314      	str	r3, [sp, #80]	@ 0x50
 8000860:	7e23      	ldrb	r3, [r4, #24]
 8000862:	930e      	str	r3, [sp, #56]	@ 0x38
 8000864:	6823      	ldr	r3, [r4, #0]
 8000866:	9311      	str	r3, [sp, #68]	@ 0x44
 8000868:	682b      	ldr	r3, [r5, #0]
 800086a:	3307      	adds	r3, #7
 800086c:	4393      	bics	r3, r2
 800086e:	2201      	movs	r2, #1
 8000870:	cbc0      	ldmia	r3!, {r6, r7}
 8000872:	602b      	str	r3, [r5, #0]
 8000874:	007b      	lsls	r3, r7, #1
 8000876:	085b      	lsrs	r3, r3, #1
 8000878:	930d      	str	r3, [sp, #52]	@ 0x34
 800087a:	960c      	str	r6, [sp, #48]	@ 0x30
 800087c:	64a6      	str	r6, [r4, #72]	@ 0x48
 800087e:	64e7      	str	r7, [r4, #76]	@ 0x4c
 8000880:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8000882:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8000884:	4ba4      	ldr	r3, [pc, #656]	@ (8000b18 <_printf_float+0x2dc>)
 8000886:	4252      	negs	r2, r2
 8000888:	f008 fc78 	bl	800917c <__aeabi_dcmpun>
 800088c:	2800      	cmp	r0, #0
 800088e:	d131      	bne.n	80008f4 <_printf_float+0xb8>
 8000890:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8000892:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8000894:	2201      	movs	r2, #1
 8000896:	4ba0      	ldr	r3, [pc, #640]	@ (8000b18 <_printf_float+0x2dc>)
 8000898:	4252      	negs	r2, r2
 800089a:	f7ff fdc3 	bl	8000424 <__aeabi_dcmple>
 800089e:	2800      	cmp	r0, #0
 80008a0:	d128      	bne.n	80008f4 <_printf_float+0xb8>
 80008a2:	2200      	movs	r2, #0
 80008a4:	2300      	movs	r3, #0
 80008a6:	0030      	movs	r0, r6
 80008a8:	0039      	movs	r1, r7
 80008aa:	f7ff fdb1 	bl	8000410 <__aeabi_dcmplt>
 80008ae:	2800      	cmp	r0, #0
 80008b0:	d003      	beq.n	80008ba <_printf_float+0x7e>
 80008b2:	0023      	movs	r3, r4
 80008b4:	222d      	movs	r2, #45	@ 0x2d
 80008b6:	3343      	adds	r3, #67	@ 0x43
 80008b8:	701a      	strb	r2, [r3, #0]
 80008ba:	4b98      	ldr	r3, [pc, #608]	@ (8000b1c <_printf_float+0x2e0>)
 80008bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80008be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80008c0:	2b47      	cmp	r3, #71	@ 0x47
 80008c2:	d801      	bhi.n	80008c8 <_printf_float+0x8c>
 80008c4:	4b96      	ldr	r3, [pc, #600]	@ (8000b20 <_printf_float+0x2e4>)
 80008c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80008c8:	2303      	movs	r3, #3
 80008ca:	2500      	movs	r5, #0
 80008cc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80008ce:	6123      	str	r3, [r4, #16]
 80008d0:	3301      	adds	r3, #1
 80008d2:	439a      	bics	r2, r3
 80008d4:	6022      	str	r2, [r4, #0]
 80008d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80008d8:	0021      	movs	r1, r4
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80008de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80008e0:	aa15      	add	r2, sp, #84	@ 0x54
 80008e2:	f000 f9d9 	bl	8000c98 <_printf_common>
 80008e6:	3001      	adds	r0, #1
 80008e8:	d000      	beq.n	80008ec <_printf_float+0xb0>
 80008ea:	e099      	b.n	8000a20 <_printf_float+0x1e4>
 80008ec:	2001      	movs	r0, #1
 80008ee:	4240      	negs	r0, r0
 80008f0:	b017      	add	sp, #92	@ 0x5c
 80008f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008f4:	0032      	movs	r2, r6
 80008f6:	003b      	movs	r3, r7
 80008f8:	0030      	movs	r0, r6
 80008fa:	0039      	movs	r1, r7
 80008fc:	f008 fc3e 	bl	800917c <__aeabi_dcmpun>
 8000900:	2800      	cmp	r0, #0
 8000902:	d00c      	beq.n	800091e <_printf_float+0xe2>
 8000904:	2f00      	cmp	r7, #0
 8000906:	da03      	bge.n	8000910 <_printf_float+0xd4>
 8000908:	0023      	movs	r3, r4
 800090a:	222d      	movs	r2, #45	@ 0x2d
 800090c:	3343      	adds	r3, #67	@ 0x43
 800090e:	701a      	strb	r2, [r3, #0]
 8000910:	4b84      	ldr	r3, [pc, #528]	@ (8000b24 <_printf_float+0x2e8>)
 8000912:	930c      	str	r3, [sp, #48]	@ 0x30
 8000914:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000916:	2b47      	cmp	r3, #71	@ 0x47
 8000918:	d8d6      	bhi.n	80008c8 <_printf_float+0x8c>
 800091a:	4b83      	ldr	r3, [pc, #524]	@ (8000b28 <_printf_float+0x2ec>)
 800091c:	e7d3      	b.n	80008c6 <_printf_float+0x8a>
 800091e:	2220      	movs	r2, #32
 8000920:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8000922:	6863      	ldr	r3, [r4, #4]
 8000924:	4395      	bics	r5, r2
 8000926:	1c5a      	adds	r2, r3, #1
 8000928:	d144      	bne.n	80009b4 <_printf_float+0x178>
 800092a:	3307      	adds	r3, #7
 800092c:	6063      	str	r3, [r4, #4]
 800092e:	2380      	movs	r3, #128	@ 0x80
 8000930:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8000932:	00db      	lsls	r3, r3, #3
 8000934:	4313      	orrs	r3, r2
 8000936:	2200      	movs	r2, #0
 8000938:	6023      	str	r3, [r4, #0]
 800093a:	9206      	str	r2, [sp, #24]
 800093c:	aa14      	add	r2, sp, #80	@ 0x50
 800093e:	9205      	str	r2, [sp, #20]
 8000940:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8000942:	a90a      	add	r1, sp, #40	@ 0x28
 8000944:	9204      	str	r2, [sp, #16]
 8000946:	aa13      	add	r2, sp, #76	@ 0x4c
 8000948:	9203      	str	r2, [sp, #12]
 800094a:	2223      	movs	r2, #35	@ 0x23
 800094c:	1852      	adds	r2, r2, r1
 800094e:	9202      	str	r2, [sp, #8]
 8000950:	9301      	str	r3, [sp, #4]
 8000952:	6863      	ldr	r3, [r4, #4]
 8000954:	0032      	movs	r2, r6
 8000956:	9300      	str	r3, [sp, #0]
 8000958:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800095a:	003b      	movs	r3, r7
 800095c:	f7ff fec6 	bl	80006ec <__cvt>
 8000960:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8000962:	900c      	str	r0, [sp, #48]	@ 0x30
 8000964:	2d47      	cmp	r5, #71	@ 0x47
 8000966:	d12b      	bne.n	80009c0 <_printf_float+0x184>
 8000968:	1ccb      	adds	r3, r1, #3
 800096a:	db02      	blt.n	8000972 <_printf_float+0x136>
 800096c:	6863      	ldr	r3, [r4, #4]
 800096e:	428b      	cmp	r3, r1
 8000970:	da44      	bge.n	80009fc <_printf_float+0x1c0>
 8000972:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8000974:	3e02      	subs	r6, #2
 8000976:	b2f3      	uxtb	r3, r6
 8000978:	930e      	str	r3, [sp, #56]	@ 0x38
 800097a:	0020      	movs	r0, r4
 800097c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800097e:	3901      	subs	r1, #1
 8000980:	3050      	adds	r0, #80	@ 0x50
 8000982:	9113      	str	r1, [sp, #76]	@ 0x4c
 8000984:	f7ff ff18 	bl	80007b8 <__exponent>
 8000988:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800098a:	0005      	movs	r5, r0
 800098c:	1813      	adds	r3, r2, r0
 800098e:	6123      	str	r3, [r4, #16]
 8000990:	2a01      	cmp	r2, #1
 8000992:	dc02      	bgt.n	800099a <_printf_float+0x15e>
 8000994:	6822      	ldr	r2, [r4, #0]
 8000996:	07d2      	lsls	r2, r2, #31
 8000998:	d501      	bpl.n	800099e <_printf_float+0x162>
 800099a:	3301      	adds	r3, #1
 800099c:	6123      	str	r3, [r4, #16]
 800099e:	2323      	movs	r3, #35	@ 0x23
 80009a0:	aa0a      	add	r2, sp, #40	@ 0x28
 80009a2:	189b      	adds	r3, r3, r2
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d095      	beq.n	80008d6 <_printf_float+0x9a>
 80009aa:	0023      	movs	r3, r4
 80009ac:	222d      	movs	r2, #45	@ 0x2d
 80009ae:	3343      	adds	r3, #67	@ 0x43
 80009b0:	701a      	strb	r2, [r3, #0]
 80009b2:	e790      	b.n	80008d6 <_printf_float+0x9a>
 80009b4:	2d47      	cmp	r5, #71	@ 0x47
 80009b6:	d1ba      	bne.n	800092e <_printf_float+0xf2>
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d1b8      	bne.n	800092e <_printf_float+0xf2>
 80009bc:	3301      	adds	r3, #1
 80009be:	e7b5      	b.n	800092c <_printf_float+0xf0>
 80009c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80009c2:	2b65      	cmp	r3, #101	@ 0x65
 80009c4:	d9d9      	bls.n	800097a <_printf_float+0x13e>
 80009c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80009c8:	2b66      	cmp	r3, #102	@ 0x66
 80009ca:	d119      	bne.n	8000a00 <_printf_float+0x1c4>
 80009cc:	6863      	ldr	r3, [r4, #4]
 80009ce:	2900      	cmp	r1, #0
 80009d0:	dd09      	ble.n	80009e6 <_printf_float+0x1aa>
 80009d2:	6121      	str	r1, [r4, #16]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d102      	bne.n	80009de <_printf_float+0x1a2>
 80009d8:	6822      	ldr	r2, [r4, #0]
 80009da:	07d2      	lsls	r2, r2, #31
 80009dc:	d50b      	bpl.n	80009f6 <_printf_float+0x1ba>
 80009de:	3301      	adds	r3, #1
 80009e0:	185b      	adds	r3, r3, r1
 80009e2:	6123      	str	r3, [r4, #16]
 80009e4:	e007      	b.n	80009f6 <_printf_float+0x1ba>
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d103      	bne.n	80009f2 <_printf_float+0x1b6>
 80009ea:	2201      	movs	r2, #1
 80009ec:	6820      	ldr	r0, [r4, #0]
 80009ee:	4210      	tst	r0, r2
 80009f0:	d000      	beq.n	80009f4 <_printf_float+0x1b8>
 80009f2:	1c9a      	adds	r2, r3, #2
 80009f4:	6122      	str	r2, [r4, #16]
 80009f6:	2500      	movs	r5, #0
 80009f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80009fa:	e7d0      	b.n	800099e <_printf_float+0x162>
 80009fc:	2367      	movs	r3, #103	@ 0x67
 80009fe:	930e      	str	r3, [sp, #56]	@ 0x38
 8000a00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8000a02:	428b      	cmp	r3, r1
 8000a04:	dc05      	bgt.n	8000a12 <_printf_float+0x1d6>
 8000a06:	6823      	ldr	r3, [r4, #0]
 8000a08:	6121      	str	r1, [r4, #16]
 8000a0a:	07db      	lsls	r3, r3, #31
 8000a0c:	d5f3      	bpl.n	80009f6 <_printf_float+0x1ba>
 8000a0e:	1c4b      	adds	r3, r1, #1
 8000a10:	e7e7      	b.n	80009e2 <_printf_float+0x1a6>
 8000a12:	2201      	movs	r2, #1
 8000a14:	2900      	cmp	r1, #0
 8000a16:	dc01      	bgt.n	8000a1c <_printf_float+0x1e0>
 8000a18:	1892      	adds	r2, r2, r2
 8000a1a:	1a52      	subs	r2, r2, r1
 8000a1c:	189b      	adds	r3, r3, r2
 8000a1e:	e7e0      	b.n	80009e2 <_printf_float+0x1a6>
 8000a20:	6822      	ldr	r2, [r4, #0]
 8000a22:	0553      	lsls	r3, r2, #21
 8000a24:	d408      	bmi.n	8000a38 <_printf_float+0x1fc>
 8000a26:	6923      	ldr	r3, [r4, #16]
 8000a28:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000a2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000a2c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000a2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000a30:	47a8      	blx	r5
 8000a32:	3001      	adds	r0, #1
 8000a34:	d129      	bne.n	8000a8a <_printf_float+0x24e>
 8000a36:	e759      	b.n	80008ec <_printf_float+0xb0>
 8000a38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000a3a:	2b65      	cmp	r3, #101	@ 0x65
 8000a3c:	d800      	bhi.n	8000a40 <_printf_float+0x204>
 8000a3e:	e0d6      	b.n	8000bee <_printf_float+0x3b2>
 8000a40:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8000a42:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8000a44:	2200      	movs	r2, #0
 8000a46:	2300      	movs	r3, #0
 8000a48:	f7ff fcdc 	bl	8000404 <__aeabi_dcmpeq>
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	d033      	beq.n	8000ab8 <_printf_float+0x27c>
 8000a50:	2301      	movs	r3, #1
 8000a52:	4a36      	ldr	r2, [pc, #216]	@ (8000b2c <_printf_float+0x2f0>)
 8000a54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000a56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000a58:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000a5a:	47a8      	blx	r5
 8000a5c:	3001      	adds	r0, #1
 8000a5e:	d100      	bne.n	8000a62 <_printf_float+0x226>
 8000a60:	e744      	b.n	80008ec <_printf_float+0xb0>
 8000a62:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8000a64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000a66:	42b3      	cmp	r3, r6
 8000a68:	db02      	blt.n	8000a70 <_printf_float+0x234>
 8000a6a:	6823      	ldr	r3, [r4, #0]
 8000a6c:	07db      	lsls	r3, r3, #31
 8000a6e:	d50c      	bpl.n	8000a8a <_printf_float+0x24e>
 8000a70:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000a72:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000a74:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8000a76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000a78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000a7a:	47a8      	blx	r5
 8000a7c:	2500      	movs	r5, #0
 8000a7e:	3001      	adds	r0, #1
 8000a80:	d100      	bne.n	8000a84 <_printf_float+0x248>
 8000a82:	e733      	b.n	80008ec <_printf_float+0xb0>
 8000a84:	1e73      	subs	r3, r6, #1
 8000a86:	42ab      	cmp	r3, r5
 8000a88:	dc0a      	bgt.n	8000aa0 <_printf_float+0x264>
 8000a8a:	6823      	ldr	r3, [r4, #0]
 8000a8c:	079b      	lsls	r3, r3, #30
 8000a8e:	d500      	bpl.n	8000a92 <_printf_float+0x256>
 8000a90:	e100      	b.n	8000c94 <_printf_float+0x458>
 8000a92:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8000a94:	68e0      	ldr	r0, [r4, #12]
 8000a96:	4298      	cmp	r0, r3
 8000a98:	db00      	blt.n	8000a9c <_printf_float+0x260>
 8000a9a:	e729      	b.n	80008f0 <_printf_float+0xb4>
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	e727      	b.n	80008f0 <_printf_float+0xb4>
 8000aa0:	0022      	movs	r2, r4
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000aa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000aa8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000aaa:	321a      	adds	r2, #26
 8000aac:	47b8      	blx	r7
 8000aae:	3001      	adds	r0, #1
 8000ab0:	d100      	bne.n	8000ab4 <_printf_float+0x278>
 8000ab2:	e71b      	b.n	80008ec <_printf_float+0xb0>
 8000ab4:	3501      	adds	r5, #1
 8000ab6:	e7e5      	b.n	8000a84 <_printf_float+0x248>
 8000ab8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	dc38      	bgt.n	8000b30 <_printf_float+0x2f4>
 8000abe:	2301      	movs	r3, #1
 8000ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8000b2c <_printf_float+0x2f0>)
 8000ac2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000ac4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000ac6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000ac8:	47a8      	blx	r5
 8000aca:	3001      	adds	r0, #1
 8000acc:	d100      	bne.n	8000ad0 <_printf_float+0x294>
 8000ace:	e70d      	b.n	80008ec <_printf_float+0xb0>
 8000ad0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8000ad2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000ad4:	4333      	orrs	r3, r6
 8000ad6:	d102      	bne.n	8000ade <_printf_float+0x2a2>
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	07db      	lsls	r3, r3, #31
 8000adc:	d5d5      	bpl.n	8000a8a <_printf_float+0x24e>
 8000ade:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000ae0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000ae2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8000ae4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000ae6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000ae8:	47a8      	blx	r5
 8000aea:	2500      	movs	r5, #0
 8000aec:	3001      	adds	r0, #1
 8000aee:	d100      	bne.n	8000af2 <_printf_float+0x2b6>
 8000af0:	e6fc      	b.n	80008ec <_printf_float+0xb0>
 8000af2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000af4:	425b      	negs	r3, r3
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	dc01      	bgt.n	8000afe <_printf_float+0x2c2>
 8000afa:	0033      	movs	r3, r6
 8000afc:	e794      	b.n	8000a28 <_printf_float+0x1ec>
 8000afe:	0022      	movs	r2, r4
 8000b00:	2301      	movs	r3, #1
 8000b02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000b04:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000b06:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000b08:	321a      	adds	r2, #26
 8000b0a:	47b8      	blx	r7
 8000b0c:	3001      	adds	r0, #1
 8000b0e:	d100      	bne.n	8000b12 <_printf_float+0x2d6>
 8000b10:	e6ec      	b.n	80008ec <_printf_float+0xb0>
 8000b12:	3501      	adds	r5, #1
 8000b14:	e7ed      	b.n	8000af2 <_printf_float+0x2b6>
 8000b16:	46c0      	nop			@ (mov r8, r8)
 8000b18:	7fefffff 	.word	0x7fefffff
 8000b1c:	0800a8f0 	.word	0x0800a8f0
 8000b20:	0800a8ec 	.word	0x0800a8ec
 8000b24:	0800a8f8 	.word	0x0800a8f8
 8000b28:	0800a8f4 	.word	0x0800a8f4
 8000b2c:	0800a8fc 	.word	0x0800a8fc
 8000b30:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8000b32:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8000b34:	42b7      	cmp	r7, r6
 8000b36:	dd00      	ble.n	8000b3a <_printf_float+0x2fe>
 8000b38:	0037      	movs	r7, r6
 8000b3a:	2f00      	cmp	r7, #0
 8000b3c:	dc2f      	bgt.n	8000b9e <_printf_float+0x362>
 8000b3e:	43fb      	mvns	r3, r7
 8000b40:	2500      	movs	r5, #0
 8000b42:	17db      	asrs	r3, r3, #31
 8000b44:	403b      	ands	r3, r7
 8000b46:	930e      	str	r3, [sp, #56]	@ 0x38
 8000b48:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8000b4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000b4c:	1afb      	subs	r3, r7, r3
 8000b4e:	42ab      	cmp	r3, r5
 8000b50:	dc2e      	bgt.n	8000bb0 <_printf_float+0x374>
 8000b52:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000b54:	429e      	cmp	r6, r3
 8000b56:	dc37      	bgt.n	8000bc8 <_printf_float+0x38c>
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	07db      	lsls	r3, r3, #31
 8000b5c:	d434      	bmi.n	8000bc8 <_printf_float+0x38c>
 8000b5e:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 8000b60:	1bf3      	subs	r3, r6, r7
 8000b62:	1b75      	subs	r5, r6, r5
 8000b64:	429d      	cmp	r5, r3
 8000b66:	dd00      	ble.n	8000b6a <_printf_float+0x32e>
 8000b68:	001d      	movs	r5, r3
 8000b6a:	2d00      	cmp	r5, #0
 8000b6c:	dc35      	bgt.n	8000bda <_printf_float+0x39e>
 8000b6e:	43eb      	mvns	r3, r5
 8000b70:	2700      	movs	r7, #0
 8000b72:	17db      	asrs	r3, r3, #31
 8000b74:	401d      	ands	r5, r3
 8000b76:	950c      	str	r5, [sp, #48]	@ 0x30
 8000b78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8000b7a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000b7c:	1af3      	subs	r3, r6, r3
 8000b7e:	1a9b      	subs	r3, r3, r2
 8000b80:	42bb      	cmp	r3, r7
 8000b82:	dc00      	bgt.n	8000b86 <_printf_float+0x34a>
 8000b84:	e781      	b.n	8000a8a <_printf_float+0x24e>
 8000b86:	0022      	movs	r2, r4
 8000b88:	2301      	movs	r3, #1
 8000b8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000b8c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000b8e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000b90:	321a      	adds	r2, #26
 8000b92:	47a8      	blx	r5
 8000b94:	3001      	adds	r0, #1
 8000b96:	d100      	bne.n	8000b9a <_printf_float+0x35e>
 8000b98:	e6a8      	b.n	80008ec <_printf_float+0xb0>
 8000b9a:	3701      	adds	r7, #1
 8000b9c:	e7ec      	b.n	8000b78 <_printf_float+0x33c>
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000ba2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000ba4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000ba6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000ba8:	47a8      	blx	r5
 8000baa:	3001      	adds	r0, #1
 8000bac:	d1c7      	bne.n	8000b3e <_printf_float+0x302>
 8000bae:	e69d      	b.n	80008ec <_printf_float+0xb0>
 8000bb0:	0022      	movs	r2, r4
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000bb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000bb8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000bba:	321a      	adds	r2, #26
 8000bbc:	47b8      	blx	r7
 8000bbe:	3001      	adds	r0, #1
 8000bc0:	d100      	bne.n	8000bc4 <_printf_float+0x388>
 8000bc2:	e693      	b.n	80008ec <_printf_float+0xb0>
 8000bc4:	3501      	adds	r5, #1
 8000bc6:	e7bf      	b.n	8000b48 <_printf_float+0x30c>
 8000bc8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000bca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8000bcc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000bce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000bd0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8000bd2:	47a8      	blx	r5
 8000bd4:	3001      	adds	r0, #1
 8000bd6:	d1c2      	bne.n	8000b5e <_printf_float+0x322>
 8000bd8:	e688      	b.n	80008ec <_printf_float+0xb0>
 8000bda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000bdc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000bde:	19da      	adds	r2, r3, r7
 8000be0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000be2:	002b      	movs	r3, r5
 8000be4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000be6:	47b8      	blx	r7
 8000be8:	3001      	adds	r0, #1
 8000bea:	d1c0      	bne.n	8000b6e <_printf_float+0x332>
 8000bec:	e67e      	b.n	80008ec <_printf_float+0xb0>
 8000bee:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8000bf0:	2e01      	cmp	r6, #1
 8000bf2:	dc02      	bgt.n	8000bfa <_printf_float+0x3be>
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	421a      	tst	r2, r3
 8000bf8:	d039      	beq.n	8000c6e <_printf_float+0x432>
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000bfe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000c00:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000c02:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000c04:	47b8      	blx	r7
 8000c06:	3001      	adds	r0, #1
 8000c08:	d100      	bne.n	8000c0c <_printf_float+0x3d0>
 8000c0a:	e66f      	b.n	80008ec <_printf_float+0xb0>
 8000c0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000c0e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8000c10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000c12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000c14:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000c16:	47b8      	blx	r7
 8000c18:	3001      	adds	r0, #1
 8000c1a:	d100      	bne.n	8000c1e <_printf_float+0x3e2>
 8000c1c:	e666      	b.n	80008ec <_printf_float+0xb0>
 8000c1e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8000c20:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8000c22:	1e73      	subs	r3, r6, #1
 8000c24:	930e      	str	r3, [sp, #56]	@ 0x38
 8000c26:	2200      	movs	r2, #0
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f7ff fbeb 	bl	8000404 <__aeabi_dcmpeq>
 8000c2e:	2800      	cmp	r0, #0
 8000c30:	d11b      	bne.n	8000c6a <_printf_float+0x42e>
 8000c32:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000c34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000c36:	3201      	adds	r2, #1
 8000c38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000c3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8000c3e:	47b0      	blx	r6
 8000c40:	3001      	adds	r0, #1
 8000c42:	d10e      	bne.n	8000c62 <_printf_float+0x426>
 8000c44:	e652      	b.n	80008ec <_printf_float+0xb0>
 8000c46:	0022      	movs	r2, r4
 8000c48:	2301      	movs	r3, #1
 8000c4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000c4c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000c4e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8000c50:	321a      	adds	r2, #26
 8000c52:	47b0      	blx	r6
 8000c54:	3001      	adds	r0, #1
 8000c56:	d100      	bne.n	8000c5a <_printf_float+0x41e>
 8000c58:	e648      	b.n	80008ec <_printf_float+0xb0>
 8000c5a:	3701      	adds	r7, #1
 8000c5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000c5e:	429f      	cmp	r7, r3
 8000c60:	dbf1      	blt.n	8000c46 <_printf_float+0x40a>
 8000c62:	0022      	movs	r2, r4
 8000c64:	002b      	movs	r3, r5
 8000c66:	3250      	adds	r2, #80	@ 0x50
 8000c68:	e6df      	b.n	8000a2a <_printf_float+0x1ee>
 8000c6a:	2700      	movs	r7, #0
 8000c6c:	e7f6      	b.n	8000c5c <_printf_float+0x420>
 8000c6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000c70:	e7e2      	b.n	8000c38 <_printf_float+0x3fc>
 8000c72:	0022      	movs	r2, r4
 8000c74:	2301      	movs	r3, #1
 8000c76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000c78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000c7a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8000c7c:	3219      	adds	r2, #25
 8000c7e:	47b0      	blx	r6
 8000c80:	3001      	adds	r0, #1
 8000c82:	d100      	bne.n	8000c86 <_printf_float+0x44a>
 8000c84:	e632      	b.n	80008ec <_printf_float+0xb0>
 8000c86:	3501      	adds	r5, #1
 8000c88:	68e3      	ldr	r3, [r4, #12]
 8000c8a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8000c8c:	1a9b      	subs	r3, r3, r2
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	dcef      	bgt.n	8000c72 <_printf_float+0x436>
 8000c92:	e6fe      	b.n	8000a92 <_printf_float+0x256>
 8000c94:	2500      	movs	r5, #0
 8000c96:	e7f7      	b.n	8000c88 <_printf_float+0x44c>

08000c98 <_printf_common>:
 8000c98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000c9a:	0016      	movs	r6, r2
 8000c9c:	9301      	str	r3, [sp, #4]
 8000c9e:	688a      	ldr	r2, [r1, #8]
 8000ca0:	690b      	ldr	r3, [r1, #16]
 8000ca2:	000c      	movs	r4, r1
 8000ca4:	9000      	str	r0, [sp, #0]
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	da00      	bge.n	8000cac <_printf_common+0x14>
 8000caa:	0013      	movs	r3, r2
 8000cac:	0022      	movs	r2, r4
 8000cae:	6033      	str	r3, [r6, #0]
 8000cb0:	3243      	adds	r2, #67	@ 0x43
 8000cb2:	7812      	ldrb	r2, [r2, #0]
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	d001      	beq.n	8000cbc <_printf_common+0x24>
 8000cb8:	3301      	adds	r3, #1
 8000cba:	6033      	str	r3, [r6, #0]
 8000cbc:	6823      	ldr	r3, [r4, #0]
 8000cbe:	069b      	lsls	r3, r3, #26
 8000cc0:	d502      	bpl.n	8000cc8 <_printf_common+0x30>
 8000cc2:	6833      	ldr	r3, [r6, #0]
 8000cc4:	3302      	adds	r3, #2
 8000cc6:	6033      	str	r3, [r6, #0]
 8000cc8:	6822      	ldr	r2, [r4, #0]
 8000cca:	2306      	movs	r3, #6
 8000ccc:	0015      	movs	r5, r2
 8000cce:	401d      	ands	r5, r3
 8000cd0:	421a      	tst	r2, r3
 8000cd2:	d027      	beq.n	8000d24 <_printf_common+0x8c>
 8000cd4:	0023      	movs	r3, r4
 8000cd6:	3343      	adds	r3, #67	@ 0x43
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	1e5a      	subs	r2, r3, #1
 8000cdc:	4193      	sbcs	r3, r2
 8000cde:	6822      	ldr	r2, [r4, #0]
 8000ce0:	0692      	lsls	r2, r2, #26
 8000ce2:	d430      	bmi.n	8000d46 <_printf_common+0xae>
 8000ce4:	0022      	movs	r2, r4
 8000ce6:	9901      	ldr	r1, [sp, #4]
 8000ce8:	9800      	ldr	r0, [sp, #0]
 8000cea:	9d08      	ldr	r5, [sp, #32]
 8000cec:	3243      	adds	r2, #67	@ 0x43
 8000cee:	47a8      	blx	r5
 8000cf0:	3001      	adds	r0, #1
 8000cf2:	d025      	beq.n	8000d40 <_printf_common+0xa8>
 8000cf4:	2206      	movs	r2, #6
 8000cf6:	6823      	ldr	r3, [r4, #0]
 8000cf8:	2500      	movs	r5, #0
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	2b04      	cmp	r3, #4
 8000cfe:	d105      	bne.n	8000d0c <_printf_common+0x74>
 8000d00:	6833      	ldr	r3, [r6, #0]
 8000d02:	68e5      	ldr	r5, [r4, #12]
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	43eb      	mvns	r3, r5
 8000d08:	17db      	asrs	r3, r3, #31
 8000d0a:	401d      	ands	r5, r3
 8000d0c:	68a3      	ldr	r3, [r4, #8]
 8000d0e:	6922      	ldr	r2, [r4, #16]
 8000d10:	4293      	cmp	r3, r2
 8000d12:	dd01      	ble.n	8000d18 <_printf_common+0x80>
 8000d14:	1a9b      	subs	r3, r3, r2
 8000d16:	18ed      	adds	r5, r5, r3
 8000d18:	2600      	movs	r6, #0
 8000d1a:	42b5      	cmp	r5, r6
 8000d1c:	d120      	bne.n	8000d60 <_printf_common+0xc8>
 8000d1e:	2000      	movs	r0, #0
 8000d20:	e010      	b.n	8000d44 <_printf_common+0xac>
 8000d22:	3501      	adds	r5, #1
 8000d24:	68e3      	ldr	r3, [r4, #12]
 8000d26:	6832      	ldr	r2, [r6, #0]
 8000d28:	1a9b      	subs	r3, r3, r2
 8000d2a:	42ab      	cmp	r3, r5
 8000d2c:	ddd2      	ble.n	8000cd4 <_printf_common+0x3c>
 8000d2e:	0022      	movs	r2, r4
 8000d30:	2301      	movs	r3, #1
 8000d32:	9901      	ldr	r1, [sp, #4]
 8000d34:	9800      	ldr	r0, [sp, #0]
 8000d36:	9f08      	ldr	r7, [sp, #32]
 8000d38:	3219      	adds	r2, #25
 8000d3a:	47b8      	blx	r7
 8000d3c:	3001      	adds	r0, #1
 8000d3e:	d1f0      	bne.n	8000d22 <_printf_common+0x8a>
 8000d40:	2001      	movs	r0, #1
 8000d42:	4240      	negs	r0, r0
 8000d44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000d46:	2030      	movs	r0, #48	@ 0x30
 8000d48:	18e1      	adds	r1, r4, r3
 8000d4a:	3143      	adds	r1, #67	@ 0x43
 8000d4c:	7008      	strb	r0, [r1, #0]
 8000d4e:	0021      	movs	r1, r4
 8000d50:	1c5a      	adds	r2, r3, #1
 8000d52:	3145      	adds	r1, #69	@ 0x45
 8000d54:	7809      	ldrb	r1, [r1, #0]
 8000d56:	18a2      	adds	r2, r4, r2
 8000d58:	3243      	adds	r2, #67	@ 0x43
 8000d5a:	3302      	adds	r3, #2
 8000d5c:	7011      	strb	r1, [r2, #0]
 8000d5e:	e7c1      	b.n	8000ce4 <_printf_common+0x4c>
 8000d60:	0022      	movs	r2, r4
 8000d62:	2301      	movs	r3, #1
 8000d64:	9901      	ldr	r1, [sp, #4]
 8000d66:	9800      	ldr	r0, [sp, #0]
 8000d68:	9f08      	ldr	r7, [sp, #32]
 8000d6a:	321a      	adds	r2, #26
 8000d6c:	47b8      	blx	r7
 8000d6e:	3001      	adds	r0, #1
 8000d70:	d0e6      	beq.n	8000d40 <_printf_common+0xa8>
 8000d72:	3601      	adds	r6, #1
 8000d74:	e7d1      	b.n	8000d1a <_printf_common+0x82>
	...

08000d78 <_printf_i>:
 8000d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7a:	b08b      	sub	sp, #44	@ 0x2c
 8000d7c:	9206      	str	r2, [sp, #24]
 8000d7e:	000a      	movs	r2, r1
 8000d80:	3243      	adds	r2, #67	@ 0x43
 8000d82:	9307      	str	r3, [sp, #28]
 8000d84:	9005      	str	r0, [sp, #20]
 8000d86:	9203      	str	r2, [sp, #12]
 8000d88:	7e0a      	ldrb	r2, [r1, #24]
 8000d8a:	000c      	movs	r4, r1
 8000d8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000d8e:	2a78      	cmp	r2, #120	@ 0x78
 8000d90:	d809      	bhi.n	8000da6 <_printf_i+0x2e>
 8000d92:	2a62      	cmp	r2, #98	@ 0x62
 8000d94:	d80b      	bhi.n	8000dae <_printf_i+0x36>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	d100      	bne.n	8000d9c <_printf_i+0x24>
 8000d9a:	e0ba      	b.n	8000f12 <_printf_i+0x19a>
 8000d9c:	497a      	ldr	r1, [pc, #488]	@ (8000f88 <_printf_i+0x210>)
 8000d9e:	9104      	str	r1, [sp, #16]
 8000da0:	2a58      	cmp	r2, #88	@ 0x58
 8000da2:	d100      	bne.n	8000da6 <_printf_i+0x2e>
 8000da4:	e08e      	b.n	8000ec4 <_printf_i+0x14c>
 8000da6:	0025      	movs	r5, r4
 8000da8:	3542      	adds	r5, #66	@ 0x42
 8000daa:	702a      	strb	r2, [r5, #0]
 8000dac:	e022      	b.n	8000df4 <_printf_i+0x7c>
 8000dae:	0010      	movs	r0, r2
 8000db0:	3863      	subs	r0, #99	@ 0x63
 8000db2:	2815      	cmp	r0, #21
 8000db4:	d8f7      	bhi.n	8000da6 <_printf_i+0x2e>
 8000db6:	f7ff f995 	bl	80000e4 <__gnu_thumb1_case_shi>
 8000dba:	0016      	.short	0x0016
 8000dbc:	fff6001f 	.word	0xfff6001f
 8000dc0:	fff6fff6 	.word	0xfff6fff6
 8000dc4:	001ffff6 	.word	0x001ffff6
 8000dc8:	fff6fff6 	.word	0xfff6fff6
 8000dcc:	fff6fff6 	.word	0xfff6fff6
 8000dd0:	0036009f 	.word	0x0036009f
 8000dd4:	fff6007e 	.word	0xfff6007e
 8000dd8:	00b0fff6 	.word	0x00b0fff6
 8000ddc:	0036fff6 	.word	0x0036fff6
 8000de0:	fff6fff6 	.word	0xfff6fff6
 8000de4:	0082      	.short	0x0082
 8000de6:	0025      	movs	r5, r4
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	3542      	adds	r5, #66	@ 0x42
 8000dec:	1d11      	adds	r1, r2, #4
 8000dee:	6019      	str	r1, [r3, #0]
 8000df0:	6813      	ldr	r3, [r2, #0]
 8000df2:	702b      	strb	r3, [r5, #0]
 8000df4:	2301      	movs	r3, #1
 8000df6:	e09e      	b.n	8000f36 <_printf_i+0x1be>
 8000df8:	6818      	ldr	r0, [r3, #0]
 8000dfa:	6809      	ldr	r1, [r1, #0]
 8000dfc:	1d02      	adds	r2, r0, #4
 8000dfe:	060d      	lsls	r5, r1, #24
 8000e00:	d50b      	bpl.n	8000e1a <_printf_i+0xa2>
 8000e02:	6806      	ldr	r6, [r0, #0]
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	2e00      	cmp	r6, #0
 8000e08:	da03      	bge.n	8000e12 <_printf_i+0x9a>
 8000e0a:	232d      	movs	r3, #45	@ 0x2d
 8000e0c:	9a03      	ldr	r2, [sp, #12]
 8000e0e:	4276      	negs	r6, r6
 8000e10:	7013      	strb	r3, [r2, #0]
 8000e12:	4b5d      	ldr	r3, [pc, #372]	@ (8000f88 <_printf_i+0x210>)
 8000e14:	270a      	movs	r7, #10
 8000e16:	9304      	str	r3, [sp, #16]
 8000e18:	e018      	b.n	8000e4c <_printf_i+0xd4>
 8000e1a:	6806      	ldr	r6, [r0, #0]
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	0649      	lsls	r1, r1, #25
 8000e20:	d5f1      	bpl.n	8000e06 <_printf_i+0x8e>
 8000e22:	b236      	sxth	r6, r6
 8000e24:	e7ef      	b.n	8000e06 <_printf_i+0x8e>
 8000e26:	6808      	ldr	r0, [r1, #0]
 8000e28:	6819      	ldr	r1, [r3, #0]
 8000e2a:	c940      	ldmia	r1!, {r6}
 8000e2c:	0605      	lsls	r5, r0, #24
 8000e2e:	d402      	bmi.n	8000e36 <_printf_i+0xbe>
 8000e30:	0640      	lsls	r0, r0, #25
 8000e32:	d500      	bpl.n	8000e36 <_printf_i+0xbe>
 8000e34:	b2b6      	uxth	r6, r6
 8000e36:	6019      	str	r1, [r3, #0]
 8000e38:	4b53      	ldr	r3, [pc, #332]	@ (8000f88 <_printf_i+0x210>)
 8000e3a:	270a      	movs	r7, #10
 8000e3c:	9304      	str	r3, [sp, #16]
 8000e3e:	2a6f      	cmp	r2, #111	@ 0x6f
 8000e40:	d100      	bne.n	8000e44 <_printf_i+0xcc>
 8000e42:	3f02      	subs	r7, #2
 8000e44:	0023      	movs	r3, r4
 8000e46:	2200      	movs	r2, #0
 8000e48:	3343      	adds	r3, #67	@ 0x43
 8000e4a:	701a      	strb	r2, [r3, #0]
 8000e4c:	6863      	ldr	r3, [r4, #4]
 8000e4e:	60a3      	str	r3, [r4, #8]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	db06      	blt.n	8000e62 <_printf_i+0xea>
 8000e54:	2104      	movs	r1, #4
 8000e56:	6822      	ldr	r2, [r4, #0]
 8000e58:	9d03      	ldr	r5, [sp, #12]
 8000e5a:	438a      	bics	r2, r1
 8000e5c:	6022      	str	r2, [r4, #0]
 8000e5e:	4333      	orrs	r3, r6
 8000e60:	d00c      	beq.n	8000e7c <_printf_i+0x104>
 8000e62:	9d03      	ldr	r5, [sp, #12]
 8000e64:	0030      	movs	r0, r6
 8000e66:	0039      	movs	r1, r7
 8000e68:	f7ff f9cc 	bl	8000204 <__aeabi_uidivmod>
 8000e6c:	9b04      	ldr	r3, [sp, #16]
 8000e6e:	3d01      	subs	r5, #1
 8000e70:	5c5b      	ldrb	r3, [r3, r1]
 8000e72:	702b      	strb	r3, [r5, #0]
 8000e74:	0033      	movs	r3, r6
 8000e76:	0006      	movs	r6, r0
 8000e78:	429f      	cmp	r7, r3
 8000e7a:	d9f3      	bls.n	8000e64 <_printf_i+0xec>
 8000e7c:	2f08      	cmp	r7, #8
 8000e7e:	d109      	bne.n	8000e94 <_printf_i+0x11c>
 8000e80:	6823      	ldr	r3, [r4, #0]
 8000e82:	07db      	lsls	r3, r3, #31
 8000e84:	d506      	bpl.n	8000e94 <_printf_i+0x11c>
 8000e86:	6862      	ldr	r2, [r4, #4]
 8000e88:	6923      	ldr	r3, [r4, #16]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	dc02      	bgt.n	8000e94 <_printf_i+0x11c>
 8000e8e:	2330      	movs	r3, #48	@ 0x30
 8000e90:	3d01      	subs	r5, #1
 8000e92:	702b      	strb	r3, [r5, #0]
 8000e94:	9b03      	ldr	r3, [sp, #12]
 8000e96:	1b5b      	subs	r3, r3, r5
 8000e98:	6123      	str	r3, [r4, #16]
 8000e9a:	9b07      	ldr	r3, [sp, #28]
 8000e9c:	0021      	movs	r1, r4
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	9805      	ldr	r0, [sp, #20]
 8000ea2:	9b06      	ldr	r3, [sp, #24]
 8000ea4:	aa09      	add	r2, sp, #36	@ 0x24
 8000ea6:	f7ff fef7 	bl	8000c98 <_printf_common>
 8000eaa:	3001      	adds	r0, #1
 8000eac:	d148      	bne.n	8000f40 <_printf_i+0x1c8>
 8000eae:	2001      	movs	r0, #1
 8000eb0:	4240      	negs	r0, r0
 8000eb2:	b00b      	add	sp, #44	@ 0x2c
 8000eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eb6:	2220      	movs	r2, #32
 8000eb8:	6809      	ldr	r1, [r1, #0]
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	6022      	str	r2, [r4, #0]
 8000ebe:	2278      	movs	r2, #120	@ 0x78
 8000ec0:	4932      	ldr	r1, [pc, #200]	@ (8000f8c <_printf_i+0x214>)
 8000ec2:	9104      	str	r1, [sp, #16]
 8000ec4:	0021      	movs	r1, r4
 8000ec6:	3145      	adds	r1, #69	@ 0x45
 8000ec8:	700a      	strb	r2, [r1, #0]
 8000eca:	6819      	ldr	r1, [r3, #0]
 8000ecc:	6822      	ldr	r2, [r4, #0]
 8000ece:	c940      	ldmia	r1!, {r6}
 8000ed0:	0610      	lsls	r0, r2, #24
 8000ed2:	d402      	bmi.n	8000eda <_printf_i+0x162>
 8000ed4:	0650      	lsls	r0, r2, #25
 8000ed6:	d500      	bpl.n	8000eda <_printf_i+0x162>
 8000ed8:	b2b6      	uxth	r6, r6
 8000eda:	6019      	str	r1, [r3, #0]
 8000edc:	07d3      	lsls	r3, r2, #31
 8000ede:	d502      	bpl.n	8000ee6 <_printf_i+0x16e>
 8000ee0:	2320      	movs	r3, #32
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	6023      	str	r3, [r4, #0]
 8000ee6:	2e00      	cmp	r6, #0
 8000ee8:	d001      	beq.n	8000eee <_printf_i+0x176>
 8000eea:	2710      	movs	r7, #16
 8000eec:	e7aa      	b.n	8000e44 <_printf_i+0xcc>
 8000eee:	2220      	movs	r2, #32
 8000ef0:	6823      	ldr	r3, [r4, #0]
 8000ef2:	4393      	bics	r3, r2
 8000ef4:	6023      	str	r3, [r4, #0]
 8000ef6:	e7f8      	b.n	8000eea <_printf_i+0x172>
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	680d      	ldr	r5, [r1, #0]
 8000efc:	1d10      	adds	r0, r2, #4
 8000efe:	6949      	ldr	r1, [r1, #20]
 8000f00:	6018      	str	r0, [r3, #0]
 8000f02:	6813      	ldr	r3, [r2, #0]
 8000f04:	062e      	lsls	r6, r5, #24
 8000f06:	d501      	bpl.n	8000f0c <_printf_i+0x194>
 8000f08:	6019      	str	r1, [r3, #0]
 8000f0a:	e002      	b.n	8000f12 <_printf_i+0x19a>
 8000f0c:	066d      	lsls	r5, r5, #25
 8000f0e:	d5fb      	bpl.n	8000f08 <_printf_i+0x190>
 8000f10:	8019      	strh	r1, [r3, #0]
 8000f12:	2300      	movs	r3, #0
 8000f14:	9d03      	ldr	r5, [sp, #12]
 8000f16:	6123      	str	r3, [r4, #16]
 8000f18:	e7bf      	b.n	8000e9a <_printf_i+0x122>
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	1d11      	adds	r1, r2, #4
 8000f1e:	6019      	str	r1, [r3, #0]
 8000f20:	6815      	ldr	r5, [r2, #0]
 8000f22:	2100      	movs	r1, #0
 8000f24:	0028      	movs	r0, r5
 8000f26:	6862      	ldr	r2, [r4, #4]
 8000f28:	f000 f9c3 	bl	80012b2 <memchr>
 8000f2c:	2800      	cmp	r0, #0
 8000f2e:	d001      	beq.n	8000f34 <_printf_i+0x1bc>
 8000f30:	1b40      	subs	r0, r0, r5
 8000f32:	6060      	str	r0, [r4, #4]
 8000f34:	6863      	ldr	r3, [r4, #4]
 8000f36:	6123      	str	r3, [r4, #16]
 8000f38:	2300      	movs	r3, #0
 8000f3a:	9a03      	ldr	r2, [sp, #12]
 8000f3c:	7013      	strb	r3, [r2, #0]
 8000f3e:	e7ac      	b.n	8000e9a <_printf_i+0x122>
 8000f40:	002a      	movs	r2, r5
 8000f42:	6923      	ldr	r3, [r4, #16]
 8000f44:	9906      	ldr	r1, [sp, #24]
 8000f46:	9805      	ldr	r0, [sp, #20]
 8000f48:	9d07      	ldr	r5, [sp, #28]
 8000f4a:	47a8      	blx	r5
 8000f4c:	3001      	adds	r0, #1
 8000f4e:	d0ae      	beq.n	8000eae <_printf_i+0x136>
 8000f50:	6823      	ldr	r3, [r4, #0]
 8000f52:	079b      	lsls	r3, r3, #30
 8000f54:	d415      	bmi.n	8000f82 <_printf_i+0x20a>
 8000f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f58:	68e0      	ldr	r0, [r4, #12]
 8000f5a:	4298      	cmp	r0, r3
 8000f5c:	daa9      	bge.n	8000eb2 <_printf_i+0x13a>
 8000f5e:	0018      	movs	r0, r3
 8000f60:	e7a7      	b.n	8000eb2 <_printf_i+0x13a>
 8000f62:	0022      	movs	r2, r4
 8000f64:	2301      	movs	r3, #1
 8000f66:	9906      	ldr	r1, [sp, #24]
 8000f68:	9805      	ldr	r0, [sp, #20]
 8000f6a:	9e07      	ldr	r6, [sp, #28]
 8000f6c:	3219      	adds	r2, #25
 8000f6e:	47b0      	blx	r6
 8000f70:	3001      	adds	r0, #1
 8000f72:	d09c      	beq.n	8000eae <_printf_i+0x136>
 8000f74:	3501      	adds	r5, #1
 8000f76:	68e3      	ldr	r3, [r4, #12]
 8000f78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000f7a:	1a9b      	subs	r3, r3, r2
 8000f7c:	42ab      	cmp	r3, r5
 8000f7e:	dcf0      	bgt.n	8000f62 <_printf_i+0x1ea>
 8000f80:	e7e9      	b.n	8000f56 <_printf_i+0x1de>
 8000f82:	2500      	movs	r5, #0
 8000f84:	e7f7      	b.n	8000f76 <_printf_i+0x1fe>
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	0800a8fe 	.word	0x0800a8fe
 8000f8c:	0800a90f 	.word	0x0800a90f

08000f90 <std>:
 8000f90:	2300      	movs	r3, #0
 8000f92:	b510      	push	{r4, lr}
 8000f94:	0004      	movs	r4, r0
 8000f96:	6003      	str	r3, [r0, #0]
 8000f98:	6043      	str	r3, [r0, #4]
 8000f9a:	6083      	str	r3, [r0, #8]
 8000f9c:	8181      	strh	r1, [r0, #12]
 8000f9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8000fa0:	81c2      	strh	r2, [r0, #14]
 8000fa2:	6103      	str	r3, [r0, #16]
 8000fa4:	6143      	str	r3, [r0, #20]
 8000fa6:	6183      	str	r3, [r0, #24]
 8000fa8:	0019      	movs	r1, r3
 8000faa:	2208      	movs	r2, #8
 8000fac:	305c      	adds	r0, #92	@ 0x5c
 8000fae:	f000 f8ff 	bl	80011b0 <memset>
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <std+0x50>)
 8000fb4:	6224      	str	r4, [r4, #32]
 8000fb6:	6263      	str	r3, [r4, #36]	@ 0x24
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <std+0x54>)
 8000fba:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <std+0x58>)
 8000fbe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <std+0x5c>)
 8000fc2:	6323      	str	r3, [r4, #48]	@ 0x30
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff0 <std+0x60>)
 8000fc6:	429c      	cmp	r4, r3
 8000fc8:	d005      	beq.n	8000fd6 <std+0x46>
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <std+0x64>)
 8000fcc:	429c      	cmp	r4, r3
 8000fce:	d002      	beq.n	8000fd6 <std+0x46>
 8000fd0:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <std+0x68>)
 8000fd2:	429c      	cmp	r4, r3
 8000fd4:	d103      	bne.n	8000fde <std+0x4e>
 8000fd6:	0020      	movs	r0, r4
 8000fd8:	3058      	adds	r0, #88	@ 0x58
 8000fda:	f000 f967 	bl	80012ac <__retarget_lock_init_recursive>
 8000fde:	bd10      	pop	{r4, pc}
 8000fe0:	08001119 	.word	0x08001119
 8000fe4:	08001141 	.word	0x08001141
 8000fe8:	08001179 	.word	0x08001179
 8000fec:	080011a5 	.word	0x080011a5
 8000ff0:	200004f0 	.word	0x200004f0
 8000ff4:	20000558 	.word	0x20000558
 8000ff8:	200005c0 	.word	0x200005c0

08000ffc <stdio_exit_handler>:
 8000ffc:	b510      	push	{r4, lr}
 8000ffe:	4a03      	ldr	r2, [pc, #12]	@ (800100c <stdio_exit_handler+0x10>)
 8001000:	4903      	ldr	r1, [pc, #12]	@ (8001010 <stdio_exit_handler+0x14>)
 8001002:	4804      	ldr	r0, [pc, #16]	@ (8001014 <stdio_exit_handler+0x18>)
 8001004:	f000 f86c 	bl	80010e0 <_fwalk_sglue>
 8001008:	bd10      	pop	{r4, pc}
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	200000c0 	.word	0x200000c0
 8001010:	08002a25 	.word	0x08002a25
 8001014:	200000d0 	.word	0x200000d0

08001018 <cleanup_stdio>:
 8001018:	6841      	ldr	r1, [r0, #4]
 800101a:	4b0b      	ldr	r3, [pc, #44]	@ (8001048 <cleanup_stdio+0x30>)
 800101c:	b510      	push	{r4, lr}
 800101e:	0004      	movs	r4, r0
 8001020:	4299      	cmp	r1, r3
 8001022:	d001      	beq.n	8001028 <cleanup_stdio+0x10>
 8001024:	f001 fcfe 	bl	8002a24 <_fflush_r>
 8001028:	68a1      	ldr	r1, [r4, #8]
 800102a:	4b08      	ldr	r3, [pc, #32]	@ (800104c <cleanup_stdio+0x34>)
 800102c:	4299      	cmp	r1, r3
 800102e:	d002      	beq.n	8001036 <cleanup_stdio+0x1e>
 8001030:	0020      	movs	r0, r4
 8001032:	f001 fcf7 	bl	8002a24 <_fflush_r>
 8001036:	68e1      	ldr	r1, [r4, #12]
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <cleanup_stdio+0x38>)
 800103a:	4299      	cmp	r1, r3
 800103c:	d002      	beq.n	8001044 <cleanup_stdio+0x2c>
 800103e:	0020      	movs	r0, r4
 8001040:	f001 fcf0 	bl	8002a24 <_fflush_r>
 8001044:	bd10      	pop	{r4, pc}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	200004f0 	.word	0x200004f0
 800104c:	20000558 	.word	0x20000558
 8001050:	200005c0 	.word	0x200005c0

08001054 <global_stdio_init.part.0>:
 8001054:	b510      	push	{r4, lr}
 8001056:	4b09      	ldr	r3, [pc, #36]	@ (800107c <global_stdio_init.part.0+0x28>)
 8001058:	4a09      	ldr	r2, [pc, #36]	@ (8001080 <global_stdio_init.part.0+0x2c>)
 800105a:	2104      	movs	r1, #4
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	4809      	ldr	r0, [pc, #36]	@ (8001084 <global_stdio_init.part.0+0x30>)
 8001060:	2200      	movs	r2, #0
 8001062:	f7ff ff95 	bl	8000f90 <std>
 8001066:	2201      	movs	r2, #1
 8001068:	2109      	movs	r1, #9
 800106a:	4807      	ldr	r0, [pc, #28]	@ (8001088 <global_stdio_init.part.0+0x34>)
 800106c:	f7ff ff90 	bl	8000f90 <std>
 8001070:	2202      	movs	r2, #2
 8001072:	2112      	movs	r1, #18
 8001074:	4805      	ldr	r0, [pc, #20]	@ (800108c <global_stdio_init.part.0+0x38>)
 8001076:	f7ff ff8b 	bl	8000f90 <std>
 800107a:	bd10      	pop	{r4, pc}
 800107c:	20000628 	.word	0x20000628
 8001080:	08000ffd 	.word	0x08000ffd
 8001084:	200004f0 	.word	0x200004f0
 8001088:	20000558 	.word	0x20000558
 800108c:	200005c0 	.word	0x200005c0

08001090 <__sfp_lock_acquire>:
 8001090:	b510      	push	{r4, lr}
 8001092:	4802      	ldr	r0, [pc, #8]	@ (800109c <__sfp_lock_acquire+0xc>)
 8001094:	f000 f90b 	bl	80012ae <__retarget_lock_acquire_recursive>
 8001098:	bd10      	pop	{r4, pc}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	20000631 	.word	0x20000631

080010a0 <__sfp_lock_release>:
 80010a0:	b510      	push	{r4, lr}
 80010a2:	4802      	ldr	r0, [pc, #8]	@ (80010ac <__sfp_lock_release+0xc>)
 80010a4:	f000 f904 	bl	80012b0 <__retarget_lock_release_recursive>
 80010a8:	bd10      	pop	{r4, pc}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	20000631 	.word	0x20000631

080010b0 <__sinit>:
 80010b0:	b510      	push	{r4, lr}
 80010b2:	0004      	movs	r4, r0
 80010b4:	f7ff ffec 	bl	8001090 <__sfp_lock_acquire>
 80010b8:	6a23      	ldr	r3, [r4, #32]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d002      	beq.n	80010c4 <__sinit+0x14>
 80010be:	f7ff ffef 	bl	80010a0 <__sfp_lock_release>
 80010c2:	bd10      	pop	{r4, pc}
 80010c4:	4b04      	ldr	r3, [pc, #16]	@ (80010d8 <__sinit+0x28>)
 80010c6:	6223      	str	r3, [r4, #32]
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <__sinit+0x2c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1f6      	bne.n	80010be <__sinit+0xe>
 80010d0:	f7ff ffc0 	bl	8001054 <global_stdio_init.part.0>
 80010d4:	e7f3      	b.n	80010be <__sinit+0xe>
 80010d6:	46c0      	nop			@ (mov r8, r8)
 80010d8:	08001019 	.word	0x08001019
 80010dc:	20000628 	.word	0x20000628

080010e0 <_fwalk_sglue>:
 80010e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80010e2:	0014      	movs	r4, r2
 80010e4:	2600      	movs	r6, #0
 80010e6:	9000      	str	r0, [sp, #0]
 80010e8:	9101      	str	r1, [sp, #4]
 80010ea:	68a5      	ldr	r5, [r4, #8]
 80010ec:	6867      	ldr	r7, [r4, #4]
 80010ee:	3f01      	subs	r7, #1
 80010f0:	d504      	bpl.n	80010fc <_fwalk_sglue+0x1c>
 80010f2:	6824      	ldr	r4, [r4, #0]
 80010f4:	2c00      	cmp	r4, #0
 80010f6:	d1f8      	bne.n	80010ea <_fwalk_sglue+0xa>
 80010f8:	0030      	movs	r0, r6
 80010fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80010fc:	89ab      	ldrh	r3, [r5, #12]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d908      	bls.n	8001114 <_fwalk_sglue+0x34>
 8001102:	220e      	movs	r2, #14
 8001104:	5eab      	ldrsh	r3, [r5, r2]
 8001106:	3301      	adds	r3, #1
 8001108:	d004      	beq.n	8001114 <_fwalk_sglue+0x34>
 800110a:	0029      	movs	r1, r5
 800110c:	9800      	ldr	r0, [sp, #0]
 800110e:	9b01      	ldr	r3, [sp, #4]
 8001110:	4798      	blx	r3
 8001112:	4306      	orrs	r6, r0
 8001114:	3568      	adds	r5, #104	@ 0x68
 8001116:	e7ea      	b.n	80010ee <_fwalk_sglue+0xe>

08001118 <__sread>:
 8001118:	b570      	push	{r4, r5, r6, lr}
 800111a:	000c      	movs	r4, r1
 800111c:	250e      	movs	r5, #14
 800111e:	5f49      	ldrsh	r1, [r1, r5]
 8001120:	f000 f878 	bl	8001214 <_read_r>
 8001124:	2800      	cmp	r0, #0
 8001126:	db03      	blt.n	8001130 <__sread+0x18>
 8001128:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800112a:	181b      	adds	r3, r3, r0
 800112c:	6563      	str	r3, [r4, #84]	@ 0x54
 800112e:	bd70      	pop	{r4, r5, r6, pc}
 8001130:	89a3      	ldrh	r3, [r4, #12]
 8001132:	4a02      	ldr	r2, [pc, #8]	@ (800113c <__sread+0x24>)
 8001134:	4013      	ands	r3, r2
 8001136:	81a3      	strh	r3, [r4, #12]
 8001138:	e7f9      	b.n	800112e <__sread+0x16>
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	ffffefff 	.word	0xffffefff

08001140 <__swrite>:
 8001140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001142:	001f      	movs	r7, r3
 8001144:	898b      	ldrh	r3, [r1, #12]
 8001146:	0005      	movs	r5, r0
 8001148:	000c      	movs	r4, r1
 800114a:	0016      	movs	r6, r2
 800114c:	05db      	lsls	r3, r3, #23
 800114e:	d505      	bpl.n	800115c <__swrite+0x1c>
 8001150:	230e      	movs	r3, #14
 8001152:	5ec9      	ldrsh	r1, [r1, r3]
 8001154:	2200      	movs	r2, #0
 8001156:	2302      	movs	r3, #2
 8001158:	f000 f848 	bl	80011ec <_lseek_r>
 800115c:	89a3      	ldrh	r3, [r4, #12]
 800115e:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <__swrite+0x34>)
 8001160:	0028      	movs	r0, r5
 8001162:	4013      	ands	r3, r2
 8001164:	81a3      	strh	r3, [r4, #12]
 8001166:	0032      	movs	r2, r6
 8001168:	230e      	movs	r3, #14
 800116a:	5ee1      	ldrsh	r1, [r4, r3]
 800116c:	003b      	movs	r3, r7
 800116e:	f000 f865 	bl	800123c <_write_r>
 8001172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001174:	ffffefff 	.word	0xffffefff

08001178 <__sseek>:
 8001178:	b570      	push	{r4, r5, r6, lr}
 800117a:	000c      	movs	r4, r1
 800117c:	250e      	movs	r5, #14
 800117e:	5f49      	ldrsh	r1, [r1, r5]
 8001180:	f000 f834 	bl	80011ec <_lseek_r>
 8001184:	220c      	movs	r2, #12
 8001186:	5ea3      	ldrsh	r3, [r4, r2]
 8001188:	1c42      	adds	r2, r0, #1
 800118a:	d103      	bne.n	8001194 <__sseek+0x1c>
 800118c:	4a04      	ldr	r2, [pc, #16]	@ (80011a0 <__sseek+0x28>)
 800118e:	4013      	ands	r3, r2
 8001190:	81a3      	strh	r3, [r4, #12]
 8001192:	bd70      	pop	{r4, r5, r6, pc}
 8001194:	2280      	movs	r2, #128	@ 0x80
 8001196:	0152      	lsls	r2, r2, #5
 8001198:	4313      	orrs	r3, r2
 800119a:	81a3      	strh	r3, [r4, #12]
 800119c:	6560      	str	r0, [r4, #84]	@ 0x54
 800119e:	e7f8      	b.n	8001192 <__sseek+0x1a>
 80011a0:	ffffefff 	.word	0xffffefff

080011a4 <__sclose>:
 80011a4:	b510      	push	{r4, lr}
 80011a6:	230e      	movs	r3, #14
 80011a8:	5ec9      	ldrsh	r1, [r1, r3]
 80011aa:	f000 f80d 	bl	80011c8 <_close_r>
 80011ae:	bd10      	pop	{r4, pc}

080011b0 <memset>:
 80011b0:	0003      	movs	r3, r0
 80011b2:	1882      	adds	r2, r0, r2
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d100      	bne.n	80011ba <memset+0xa>
 80011b8:	4770      	bx	lr
 80011ba:	7019      	strb	r1, [r3, #0]
 80011bc:	3301      	adds	r3, #1
 80011be:	e7f9      	b.n	80011b4 <memset+0x4>

080011c0 <_localeconv_r>:
 80011c0:	4800      	ldr	r0, [pc, #0]	@ (80011c4 <_localeconv_r+0x4>)
 80011c2:	4770      	bx	lr
 80011c4:	2000020c 	.word	0x2000020c

080011c8 <_close_r>:
 80011c8:	2300      	movs	r3, #0
 80011ca:	b570      	push	{r4, r5, r6, lr}
 80011cc:	4d06      	ldr	r5, [pc, #24]	@ (80011e8 <_close_r+0x20>)
 80011ce:	0004      	movs	r4, r0
 80011d0:	0008      	movs	r0, r1
 80011d2:	602b      	str	r3, [r5, #0]
 80011d4:	f003 fe55 	bl	8004e82 <_close>
 80011d8:	1c43      	adds	r3, r0, #1
 80011da:	d103      	bne.n	80011e4 <_close_r+0x1c>
 80011dc:	682b      	ldr	r3, [r5, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d000      	beq.n	80011e4 <_close_r+0x1c>
 80011e2:	6023      	str	r3, [r4, #0]
 80011e4:	bd70      	pop	{r4, r5, r6, pc}
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	2000062c 	.word	0x2000062c

080011ec <_lseek_r>:
 80011ec:	b570      	push	{r4, r5, r6, lr}
 80011ee:	0004      	movs	r4, r0
 80011f0:	0008      	movs	r0, r1
 80011f2:	0011      	movs	r1, r2
 80011f4:	001a      	movs	r2, r3
 80011f6:	2300      	movs	r3, #0
 80011f8:	4d05      	ldr	r5, [pc, #20]	@ (8001210 <_lseek_r+0x24>)
 80011fa:	602b      	str	r3, [r5, #0]
 80011fc:	f003 fe4c 	bl	8004e98 <_lseek>
 8001200:	1c43      	adds	r3, r0, #1
 8001202:	d103      	bne.n	800120c <_lseek_r+0x20>
 8001204:	682b      	ldr	r3, [r5, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d000      	beq.n	800120c <_lseek_r+0x20>
 800120a:	6023      	str	r3, [r4, #0]
 800120c:	bd70      	pop	{r4, r5, r6, pc}
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	2000062c 	.word	0x2000062c

08001214 <_read_r>:
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	0004      	movs	r4, r0
 8001218:	0008      	movs	r0, r1
 800121a:	0011      	movs	r1, r2
 800121c:	001a      	movs	r2, r3
 800121e:	2300      	movs	r3, #0
 8001220:	4d05      	ldr	r5, [pc, #20]	@ (8001238 <_read_r+0x24>)
 8001222:	602b      	str	r3, [r5, #0]
 8001224:	f003 fe15 	bl	8004e52 <_read>
 8001228:	1c43      	adds	r3, r0, #1
 800122a:	d103      	bne.n	8001234 <_read_r+0x20>
 800122c:	682b      	ldr	r3, [r5, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d000      	beq.n	8001234 <_read_r+0x20>
 8001232:	6023      	str	r3, [r4, #0]
 8001234:	bd70      	pop	{r4, r5, r6, pc}
 8001236:	46c0      	nop			@ (mov r8, r8)
 8001238:	2000062c 	.word	0x2000062c

0800123c <_write_r>:
 800123c:	b570      	push	{r4, r5, r6, lr}
 800123e:	0004      	movs	r4, r0
 8001240:	0008      	movs	r0, r1
 8001242:	0011      	movs	r1, r2
 8001244:	001a      	movs	r2, r3
 8001246:	2300      	movs	r3, #0
 8001248:	4d05      	ldr	r5, [pc, #20]	@ (8001260 <_write_r+0x24>)
 800124a:	602b      	str	r3, [r5, #0]
 800124c:	f003 fdf4 	bl	8004e38 <_write>
 8001250:	1c43      	adds	r3, r0, #1
 8001252:	d103      	bne.n	800125c <_write_r+0x20>
 8001254:	682b      	ldr	r3, [r5, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d000      	beq.n	800125c <_write_r+0x20>
 800125a:	6023      	str	r3, [r4, #0]
 800125c:	bd70      	pop	{r4, r5, r6, pc}
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	2000062c 	.word	0x2000062c

08001264 <__libc_init_array>:
 8001264:	b570      	push	{r4, r5, r6, lr}
 8001266:	2600      	movs	r6, #0
 8001268:	4c0c      	ldr	r4, [pc, #48]	@ (800129c <__libc_init_array+0x38>)
 800126a:	4d0d      	ldr	r5, [pc, #52]	@ (80012a0 <__libc_init_array+0x3c>)
 800126c:	1b64      	subs	r4, r4, r5
 800126e:	10a4      	asrs	r4, r4, #2
 8001270:	42a6      	cmp	r6, r4
 8001272:	d109      	bne.n	8001288 <__libc_init_array+0x24>
 8001274:	2600      	movs	r6, #0
 8001276:	f009 fb21 	bl	800a8bc <_init>
 800127a:	4c0a      	ldr	r4, [pc, #40]	@ (80012a4 <__libc_init_array+0x40>)
 800127c:	4d0a      	ldr	r5, [pc, #40]	@ (80012a8 <__libc_init_array+0x44>)
 800127e:	1b64      	subs	r4, r4, r5
 8001280:	10a4      	asrs	r4, r4, #2
 8001282:	42a6      	cmp	r6, r4
 8001284:	d105      	bne.n	8001292 <__libc_init_array+0x2e>
 8001286:	bd70      	pop	{r4, r5, r6, pc}
 8001288:	00b3      	lsls	r3, r6, #2
 800128a:	58eb      	ldr	r3, [r5, r3]
 800128c:	4798      	blx	r3
 800128e:	3601      	adds	r6, #1
 8001290:	e7ee      	b.n	8001270 <__libc_init_array+0xc>
 8001292:	00b3      	lsls	r3, r6, #2
 8001294:	58eb      	ldr	r3, [r5, r3]
 8001296:	4798      	blx	r3
 8001298:	3601      	adds	r6, #1
 800129a:	e7f2      	b.n	8001282 <__libc_init_array+0x1e>
 800129c:	0800b0fc 	.word	0x0800b0fc
 80012a0:	0800b0fc 	.word	0x0800b0fc
 80012a4:	0800b100 	.word	0x0800b100
 80012a8:	0800b0fc 	.word	0x0800b0fc

080012ac <__retarget_lock_init_recursive>:
 80012ac:	4770      	bx	lr

080012ae <__retarget_lock_acquire_recursive>:
 80012ae:	4770      	bx	lr

080012b0 <__retarget_lock_release_recursive>:
 80012b0:	4770      	bx	lr

080012b2 <memchr>:
 80012b2:	b2c9      	uxtb	r1, r1
 80012b4:	1882      	adds	r2, r0, r2
 80012b6:	4290      	cmp	r0, r2
 80012b8:	d101      	bne.n	80012be <memchr+0xc>
 80012ba:	2000      	movs	r0, #0
 80012bc:	4770      	bx	lr
 80012be:	7803      	ldrb	r3, [r0, #0]
 80012c0:	428b      	cmp	r3, r1
 80012c2:	d0fb      	beq.n	80012bc <memchr+0xa>
 80012c4:	3001      	adds	r0, #1
 80012c6:	e7f6      	b.n	80012b6 <memchr+0x4>

080012c8 <quorem>:
 80012c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ca:	6903      	ldr	r3, [r0, #16]
 80012cc:	690c      	ldr	r4, [r1, #16]
 80012ce:	b089      	sub	sp, #36	@ 0x24
 80012d0:	9003      	str	r0, [sp, #12]
 80012d2:	9106      	str	r1, [sp, #24]
 80012d4:	2000      	movs	r0, #0
 80012d6:	42a3      	cmp	r3, r4
 80012d8:	db63      	blt.n	80013a2 <quorem+0xda>
 80012da:	000b      	movs	r3, r1
 80012dc:	3c01      	subs	r4, #1
 80012de:	3314      	adds	r3, #20
 80012e0:	00a5      	lsls	r5, r4, #2
 80012e2:	9304      	str	r3, [sp, #16]
 80012e4:	195b      	adds	r3, r3, r5
 80012e6:	9305      	str	r3, [sp, #20]
 80012e8:	9b03      	ldr	r3, [sp, #12]
 80012ea:	3314      	adds	r3, #20
 80012ec:	9301      	str	r3, [sp, #4]
 80012ee:	195d      	adds	r5, r3, r5
 80012f0:	9b05      	ldr	r3, [sp, #20]
 80012f2:	682f      	ldr	r7, [r5, #0]
 80012f4:	681e      	ldr	r6, [r3, #0]
 80012f6:	0038      	movs	r0, r7
 80012f8:	3601      	adds	r6, #1
 80012fa:	0031      	movs	r1, r6
 80012fc:	f7fe fefc 	bl	80000f8 <__udivsi3>
 8001300:	9002      	str	r0, [sp, #8]
 8001302:	42b7      	cmp	r7, r6
 8001304:	d327      	bcc.n	8001356 <quorem+0x8e>
 8001306:	9b04      	ldr	r3, [sp, #16]
 8001308:	2700      	movs	r7, #0
 800130a:	469c      	mov	ip, r3
 800130c:	9e01      	ldr	r6, [sp, #4]
 800130e:	9707      	str	r7, [sp, #28]
 8001310:	4662      	mov	r2, ip
 8001312:	ca08      	ldmia	r2!, {r3}
 8001314:	6830      	ldr	r0, [r6, #0]
 8001316:	4694      	mov	ip, r2
 8001318:	9a02      	ldr	r2, [sp, #8]
 800131a:	b299      	uxth	r1, r3
 800131c:	4351      	muls	r1, r2
 800131e:	0c1b      	lsrs	r3, r3, #16
 8001320:	4353      	muls	r3, r2
 8001322:	19c9      	adds	r1, r1, r7
 8001324:	0c0a      	lsrs	r2, r1, #16
 8001326:	189b      	adds	r3, r3, r2
 8001328:	b289      	uxth	r1, r1
 800132a:	b282      	uxth	r2, r0
 800132c:	1a52      	subs	r2, r2, r1
 800132e:	9907      	ldr	r1, [sp, #28]
 8001330:	0c1f      	lsrs	r7, r3, #16
 8001332:	1852      	adds	r2, r2, r1
 8001334:	0c00      	lsrs	r0, r0, #16
 8001336:	b29b      	uxth	r3, r3
 8001338:	1411      	asrs	r1, r2, #16
 800133a:	1ac3      	subs	r3, r0, r3
 800133c:	185b      	adds	r3, r3, r1
 800133e:	1419      	asrs	r1, r3, #16
 8001340:	b292      	uxth	r2, r2
 8001342:	041b      	lsls	r3, r3, #16
 8001344:	4313      	orrs	r3, r2
 8001346:	c608      	stmia	r6!, {r3}
 8001348:	9b05      	ldr	r3, [sp, #20]
 800134a:	9107      	str	r1, [sp, #28]
 800134c:	4563      	cmp	r3, ip
 800134e:	d2df      	bcs.n	8001310 <quorem+0x48>
 8001350:	682b      	ldr	r3, [r5, #0]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d02b      	beq.n	80013ae <quorem+0xe6>
 8001356:	9906      	ldr	r1, [sp, #24]
 8001358:	9803      	ldr	r0, [sp, #12]
 800135a:	f001 f9b9 	bl	80026d0 <__mcmp>
 800135e:	2800      	cmp	r0, #0
 8001360:	db1e      	blt.n	80013a0 <quorem+0xd8>
 8001362:	2600      	movs	r6, #0
 8001364:	9d01      	ldr	r5, [sp, #4]
 8001366:	9904      	ldr	r1, [sp, #16]
 8001368:	c901      	ldmia	r1!, {r0}
 800136a:	682b      	ldr	r3, [r5, #0]
 800136c:	b287      	uxth	r7, r0
 800136e:	b29a      	uxth	r2, r3
 8001370:	1bd2      	subs	r2, r2, r7
 8001372:	1992      	adds	r2, r2, r6
 8001374:	0c00      	lsrs	r0, r0, #16
 8001376:	0c1b      	lsrs	r3, r3, #16
 8001378:	1a1b      	subs	r3, r3, r0
 800137a:	1410      	asrs	r0, r2, #16
 800137c:	181b      	adds	r3, r3, r0
 800137e:	141e      	asrs	r6, r3, #16
 8001380:	b292      	uxth	r2, r2
 8001382:	041b      	lsls	r3, r3, #16
 8001384:	4313      	orrs	r3, r2
 8001386:	c508      	stmia	r5!, {r3}
 8001388:	9b05      	ldr	r3, [sp, #20]
 800138a:	428b      	cmp	r3, r1
 800138c:	d2ec      	bcs.n	8001368 <quorem+0xa0>
 800138e:	9a01      	ldr	r2, [sp, #4]
 8001390:	00a3      	lsls	r3, r4, #2
 8001392:	18d3      	adds	r3, r2, r3
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	2a00      	cmp	r2, #0
 8001398:	d014      	beq.n	80013c4 <quorem+0xfc>
 800139a:	9b02      	ldr	r3, [sp, #8]
 800139c:	3301      	adds	r3, #1
 800139e:	9302      	str	r3, [sp, #8]
 80013a0:	9802      	ldr	r0, [sp, #8]
 80013a2:	b009      	add	sp, #36	@ 0x24
 80013a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a6:	682b      	ldr	r3, [r5, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d104      	bne.n	80013b6 <quorem+0xee>
 80013ac:	3c01      	subs	r4, #1
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	3d04      	subs	r5, #4
 80013b2:	42ab      	cmp	r3, r5
 80013b4:	d3f7      	bcc.n	80013a6 <quorem+0xde>
 80013b6:	9b03      	ldr	r3, [sp, #12]
 80013b8:	611c      	str	r4, [r3, #16]
 80013ba:	e7cc      	b.n	8001356 <quorem+0x8e>
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	2a00      	cmp	r2, #0
 80013c0:	d104      	bne.n	80013cc <quorem+0x104>
 80013c2:	3c01      	subs	r4, #1
 80013c4:	9a01      	ldr	r2, [sp, #4]
 80013c6:	3b04      	subs	r3, #4
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d3f7      	bcc.n	80013bc <quorem+0xf4>
 80013cc:	9b03      	ldr	r3, [sp, #12]
 80013ce:	611c      	str	r4, [r3, #16]
 80013d0:	e7e3      	b.n	800139a <quorem+0xd2>
	...

080013d4 <_dtoa_r>:
 80013d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d6:	0014      	movs	r4, r2
 80013d8:	001d      	movs	r5, r3
 80013da:	69c2      	ldr	r2, [r0, #28]
 80013dc:	b09d      	sub	sp, #116	@ 0x74
 80013de:	9410      	str	r4, [sp, #64]	@ 0x40
 80013e0:	9511      	str	r5, [sp, #68]	@ 0x44
 80013e2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80013e4:	9002      	str	r0, [sp, #8]
 80013e6:	2a00      	cmp	r2, #0
 80013e8:	d110      	bne.n	800140c <_dtoa_r+0x38>
 80013ea:	2010      	movs	r0, #16
 80013ec:	f000 fe28 	bl	8002040 <malloc>
 80013f0:	9b02      	ldr	r3, [sp, #8]
 80013f2:	1e02      	subs	r2, r0, #0
 80013f4:	61d8      	str	r0, [r3, #28]
 80013f6:	d104      	bne.n	8001402 <_dtoa_r+0x2e>
 80013f8:	21ef      	movs	r1, #239	@ 0xef
 80013fa:	4bc0      	ldr	r3, [pc, #768]	@ (80016fc <_dtoa_r+0x328>)
 80013fc:	48c0      	ldr	r0, [pc, #768]	@ (8001700 <_dtoa_r+0x32c>)
 80013fe:	f001 fb59 	bl	8002ab4 <__assert_func>
 8001402:	2300      	movs	r3, #0
 8001404:	6043      	str	r3, [r0, #4]
 8001406:	6083      	str	r3, [r0, #8]
 8001408:	6003      	str	r3, [r0, #0]
 800140a:	60c3      	str	r3, [r0, #12]
 800140c:	6811      	ldr	r1, [r2, #0]
 800140e:	2900      	cmp	r1, #0
 8001410:	d00b      	beq.n	800142a <_dtoa_r+0x56>
 8001412:	2301      	movs	r3, #1
 8001414:	6852      	ldr	r2, [r2, #4]
 8001416:	9802      	ldr	r0, [sp, #8]
 8001418:	4093      	lsls	r3, r2
 800141a:	604a      	str	r2, [r1, #4]
 800141c:	608b      	str	r3, [r1, #8]
 800141e:	f000 ff0d 	bl	800223c <_Bfree>
 8001422:	2200      	movs	r2, #0
 8001424:	9b02      	ldr	r3, [sp, #8]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	1e2e      	subs	r6, r5, #0
 800142c:	da1d      	bge.n	800146a <_dtoa_r+0x96>
 800142e:	2301      	movs	r3, #1
 8001430:	006e      	lsls	r6, r5, #1
 8001432:	40de      	lsrs	r6, r3
 8001434:	603b      	str	r3, [r7, #0]
 8001436:	9611      	str	r6, [sp, #68]	@ 0x44
 8001438:	4bb2      	ldr	r3, [pc, #712]	@ (8001704 <_dtoa_r+0x330>)
 800143a:	4ab2      	ldr	r2, [pc, #712]	@ (8001704 <_dtoa_r+0x330>)
 800143c:	4033      	ands	r3, r6
 800143e:	4293      	cmp	r3, r2
 8001440:	d116      	bne.n	8001470 <_dtoa_r+0x9c>
 8001442:	4bb1      	ldr	r3, [pc, #708]	@ (8001708 <_dtoa_r+0x334>)
 8001444:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8001446:	0336      	lsls	r6, r6, #12
 8001448:	0b36      	lsrs	r6, r6, #12
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	4326      	orrs	r6, r4
 800144e:	d101      	bne.n	8001454 <_dtoa_r+0x80>
 8001450:	f000 fd7d 	bl	8001f4e <_dtoa_r+0xb7a>
 8001454:	4bad      	ldr	r3, [pc, #692]	@ (800170c <_dtoa_r+0x338>)
 8001456:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8001458:	9305      	str	r3, [sp, #20]
 800145a:	2a00      	cmp	r2, #0
 800145c:	d002      	beq.n	8001464 <_dtoa_r+0x90>
 800145e:	4bac      	ldr	r3, [pc, #688]	@ (8001710 <_dtoa_r+0x33c>)
 8001460:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	9805      	ldr	r0, [sp, #20]
 8001466:	b01d      	add	sp, #116	@ 0x74
 8001468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146a:	2300      	movs	r3, #0
 800146c:	603b      	str	r3, [r7, #0]
 800146e:	e7e3      	b.n	8001438 <_dtoa_r+0x64>
 8001470:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8001472:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8001474:	920c      	str	r2, [sp, #48]	@ 0x30
 8001476:	930d      	str	r3, [sp, #52]	@ 0x34
 8001478:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800147a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800147c:	2200      	movs	r2, #0
 800147e:	2300      	movs	r3, #0
 8001480:	f7fe ffc0 	bl	8000404 <__aeabi_dcmpeq>
 8001484:	1e07      	subs	r7, r0, #0
 8001486:	d00b      	beq.n	80014a0 <_dtoa_r+0xcc>
 8001488:	2301      	movs	r3, #1
 800148a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <_dtoa_r+0xc6>
 8001494:	4b9f      	ldr	r3, [pc, #636]	@ (8001714 <_dtoa_r+0x340>)
 8001496:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b9f      	ldr	r3, [pc, #636]	@ (8001718 <_dtoa_r+0x344>)
 800149c:	9305      	str	r3, [sp, #20]
 800149e:	e7e1      	b.n	8001464 <_dtoa_r+0x90>
 80014a0:	ab1a      	add	r3, sp, #104	@ 0x68
 80014a2:	9301      	str	r3, [sp, #4]
 80014a4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	9802      	ldr	r0, [sp, #8]
 80014aa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80014ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80014ae:	f001 f9cf 	bl	8002850 <__d2b>
 80014b2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80014b4:	9004      	str	r0, [sp, #16]
 80014b6:	0d31      	lsrs	r1, r6, #20
 80014b8:	9305      	str	r3, [sp, #20]
 80014ba:	d100      	bne.n	80014be <_dtoa_r+0xea>
 80014bc:	e07b      	b.n	80015b6 <_dtoa_r+0x1e2>
 80014be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80014c0:	9719      	str	r7, [sp, #100]	@ 0x64
 80014c2:	031a      	lsls	r2, r3, #12
 80014c4:	4b95      	ldr	r3, [pc, #596]	@ (800171c <_dtoa_r+0x348>)
 80014c6:	0b12      	lsrs	r2, r2, #12
 80014c8:	4313      	orrs	r3, r2
 80014ca:	4a95      	ldr	r2, [pc, #596]	@ (8001720 <_dtoa_r+0x34c>)
 80014cc:	188e      	adds	r6, r1, r2
 80014ce:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80014d0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80014d2:	0019      	movs	r1, r3
 80014d4:	2200      	movs	r2, #0
 80014d6:	4b93      	ldr	r3, [pc, #588]	@ (8001724 <_dtoa_r+0x350>)
 80014d8:	f007 fa18 	bl	800890c <__aeabi_dsub>
 80014dc:	4a92      	ldr	r2, [pc, #584]	@ (8001728 <_dtoa_r+0x354>)
 80014de:	4b93      	ldr	r3, [pc, #588]	@ (800172c <_dtoa_r+0x358>)
 80014e0:	f006 ff4c 	bl	800837c <__aeabi_dmul>
 80014e4:	4a92      	ldr	r2, [pc, #584]	@ (8001730 <_dtoa_r+0x35c>)
 80014e6:	4b93      	ldr	r3, [pc, #588]	@ (8001734 <_dtoa_r+0x360>)
 80014e8:	f005 feec 	bl	80072c4 <__aeabi_dadd>
 80014ec:	0004      	movs	r4, r0
 80014ee:	0030      	movs	r0, r6
 80014f0:	000d      	movs	r5, r1
 80014f2:	f007 fea1 	bl	8009238 <__aeabi_i2d>
 80014f6:	4a90      	ldr	r2, [pc, #576]	@ (8001738 <_dtoa_r+0x364>)
 80014f8:	4b90      	ldr	r3, [pc, #576]	@ (800173c <_dtoa_r+0x368>)
 80014fa:	f006 ff3f 	bl	800837c <__aeabi_dmul>
 80014fe:	0002      	movs	r2, r0
 8001500:	000b      	movs	r3, r1
 8001502:	0020      	movs	r0, r4
 8001504:	0029      	movs	r1, r5
 8001506:	f005 fedd 	bl	80072c4 <__aeabi_dadd>
 800150a:	0004      	movs	r4, r0
 800150c:	000d      	movs	r5, r1
 800150e:	f007 fe57 	bl	80091c0 <__aeabi_d2iz>
 8001512:	2200      	movs	r2, #0
 8001514:	9003      	str	r0, [sp, #12]
 8001516:	2300      	movs	r3, #0
 8001518:	0020      	movs	r0, r4
 800151a:	0029      	movs	r1, r5
 800151c:	f7fe ff78 	bl	8000410 <__aeabi_dcmplt>
 8001520:	2800      	cmp	r0, #0
 8001522:	d00b      	beq.n	800153c <_dtoa_r+0x168>
 8001524:	9803      	ldr	r0, [sp, #12]
 8001526:	f007 fe87 	bl	8009238 <__aeabi_i2d>
 800152a:	002b      	movs	r3, r5
 800152c:	0022      	movs	r2, r4
 800152e:	f7fe ff69 	bl	8000404 <__aeabi_dcmpeq>
 8001532:	4243      	negs	r3, r0
 8001534:	4158      	adcs	r0, r3
 8001536:	9b03      	ldr	r3, [sp, #12]
 8001538:	1a1b      	subs	r3, r3, r0
 800153a:	9303      	str	r3, [sp, #12]
 800153c:	2301      	movs	r3, #1
 800153e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8001540:	9b03      	ldr	r3, [sp, #12]
 8001542:	2b16      	cmp	r3, #22
 8001544:	d810      	bhi.n	8001568 <_dtoa_r+0x194>
 8001546:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8001548:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800154a:	9a03      	ldr	r2, [sp, #12]
 800154c:	4b7c      	ldr	r3, [pc, #496]	@ (8001740 <_dtoa_r+0x36c>)
 800154e:	00d2      	lsls	r2, r2, #3
 8001550:	189b      	adds	r3, r3, r2
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f7fe ff5b 	bl	8000410 <__aeabi_dcmplt>
 800155a:	2800      	cmp	r0, #0
 800155c:	d047      	beq.n	80015ee <_dtoa_r+0x21a>
 800155e:	9b03      	ldr	r3, [sp, #12]
 8001560:	3b01      	subs	r3, #1
 8001562:	9303      	str	r3, [sp, #12]
 8001564:	2300      	movs	r3, #0
 8001566:	9313      	str	r3, [sp, #76]	@ 0x4c
 8001568:	9b05      	ldr	r3, [sp, #20]
 800156a:	1b9e      	subs	r6, r3, r6
 800156c:	2300      	movs	r3, #0
 800156e:	9306      	str	r3, [sp, #24]
 8001570:	1e73      	subs	r3, r6, #1
 8001572:	d503      	bpl.n	800157c <_dtoa_r+0x1a8>
 8001574:	2201      	movs	r2, #1
 8001576:	1b93      	subs	r3, r2, r6
 8001578:	9306      	str	r3, [sp, #24]
 800157a:	2300      	movs	r3, #0
 800157c:	930a      	str	r3, [sp, #40]	@ 0x28
 800157e:	9b03      	ldr	r3, [sp, #12]
 8001580:	2b00      	cmp	r3, #0
 8001582:	db36      	blt.n	80015f2 <_dtoa_r+0x21e>
 8001584:	9a03      	ldr	r2, [sp, #12]
 8001586:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001588:	4694      	mov	ip, r2
 800158a:	4463      	add	r3, ip
 800158c:	930a      	str	r3, [sp, #40]	@ 0x28
 800158e:	2300      	movs	r3, #0
 8001590:	9212      	str	r2, [sp, #72]	@ 0x48
 8001592:	930e      	str	r3, [sp, #56]	@ 0x38
 8001594:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8001596:	2401      	movs	r4, #1
 8001598:	2b09      	cmp	r3, #9
 800159a:	d861      	bhi.n	8001660 <_dtoa_r+0x28c>
 800159c:	2b05      	cmp	r3, #5
 800159e:	dd02      	ble.n	80015a6 <_dtoa_r+0x1d2>
 80015a0:	2400      	movs	r4, #0
 80015a2:	3b04      	subs	r3, #4
 80015a4:	9322      	str	r3, [sp, #136]	@ 0x88
 80015a6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80015a8:	1e98      	subs	r0, r3, #2
 80015aa:	2803      	cmp	r0, #3
 80015ac:	d862      	bhi.n	8001674 <_dtoa_r+0x2a0>
 80015ae:	f7fe fd8f 	bl	80000d0 <__gnu_thumb1_case_uqi>
 80015b2:	5553      	.short	0x5553
 80015b4:	2936      	.short	0x2936
 80015b6:	9b05      	ldr	r3, [sp, #20]
 80015b8:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 80015ba:	19df      	adds	r7, r3, r7
 80015bc:	4b61      	ldr	r3, [pc, #388]	@ (8001744 <_dtoa_r+0x370>)
 80015be:	18fa      	adds	r2, r7, r3
 80015c0:	2a20      	cmp	r2, #32
 80015c2:	dd0f      	ble.n	80015e4 <_dtoa_r+0x210>
 80015c4:	2340      	movs	r3, #64	@ 0x40
 80015c6:	1a9b      	subs	r3, r3, r2
 80015c8:	409e      	lsls	r6, r3
 80015ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001748 <_dtoa_r+0x374>)
 80015cc:	0030      	movs	r0, r6
 80015ce:	18fb      	adds	r3, r7, r3
 80015d0:	40dc      	lsrs	r4, r3
 80015d2:	4320      	orrs	r0, r4
 80015d4:	f007 fe5e 	bl	8009294 <__aeabi_ui2d>
 80015d8:	2201      	movs	r2, #1
 80015da:	4b5c      	ldr	r3, [pc, #368]	@ (800174c <_dtoa_r+0x378>)
 80015dc:	1e7e      	subs	r6, r7, #1
 80015de:	18cb      	adds	r3, r1, r3
 80015e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80015e2:	e776      	b.n	80014d2 <_dtoa_r+0xfe>
 80015e4:	2320      	movs	r3, #32
 80015e6:	0020      	movs	r0, r4
 80015e8:	1a9b      	subs	r3, r3, r2
 80015ea:	4098      	lsls	r0, r3
 80015ec:	e7f2      	b.n	80015d4 <_dtoa_r+0x200>
 80015ee:	9013      	str	r0, [sp, #76]	@ 0x4c
 80015f0:	e7ba      	b.n	8001568 <_dtoa_r+0x194>
 80015f2:	9b06      	ldr	r3, [sp, #24]
 80015f4:	9a03      	ldr	r2, [sp, #12]
 80015f6:	1a9b      	subs	r3, r3, r2
 80015f8:	9306      	str	r3, [sp, #24]
 80015fa:	4253      	negs	r3, r2
 80015fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80015fe:	2300      	movs	r3, #0
 8001600:	9312      	str	r3, [sp, #72]	@ 0x48
 8001602:	e7c7      	b.n	8001594 <_dtoa_r+0x1c0>
 8001604:	2301      	movs	r3, #1
 8001606:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8001608:	930f      	str	r3, [sp, #60]	@ 0x3c
 800160a:	4694      	mov	ip, r2
 800160c:	9b03      	ldr	r3, [sp, #12]
 800160e:	4463      	add	r3, ip
 8001610:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001612:	3301      	adds	r3, #1
 8001614:	9308      	str	r3, [sp, #32]
 8001616:	2b00      	cmp	r3, #0
 8001618:	dc08      	bgt.n	800162c <_dtoa_r+0x258>
 800161a:	2301      	movs	r3, #1
 800161c:	e006      	b.n	800162c <_dtoa_r+0x258>
 800161e:	2301      	movs	r3, #1
 8001620:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001622:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8001624:	2b00      	cmp	r3, #0
 8001626:	dd29      	ble.n	800167c <_dtoa_r+0x2a8>
 8001628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800162a:	9308      	str	r3, [sp, #32]
 800162c:	9a02      	ldr	r2, [sp, #8]
 800162e:	2100      	movs	r1, #0
 8001630:	69d0      	ldr	r0, [r2, #28]
 8001632:	2204      	movs	r2, #4
 8001634:	0015      	movs	r5, r2
 8001636:	3514      	adds	r5, #20
 8001638:	1c4e      	adds	r6, r1, #1
 800163a:	429d      	cmp	r5, r3
 800163c:	d923      	bls.n	8001686 <_dtoa_r+0x2b2>
 800163e:	6041      	str	r1, [r0, #4]
 8001640:	9802      	ldr	r0, [sp, #8]
 8001642:	f000 fdb9 	bl	80021b8 <_Balloc>
 8001646:	9005      	str	r0, [sp, #20]
 8001648:	2800      	cmp	r0, #0
 800164a:	d11f      	bne.n	800168c <_dtoa_r+0x2b8>
 800164c:	21b0      	movs	r1, #176	@ 0xb0
 800164e:	4b40      	ldr	r3, [pc, #256]	@ (8001750 <_dtoa_r+0x37c>)
 8001650:	482b      	ldr	r0, [pc, #172]	@ (8001700 <_dtoa_r+0x32c>)
 8001652:	9a05      	ldr	r2, [sp, #20]
 8001654:	31ff      	adds	r1, #255	@ 0xff
 8001656:	e6d2      	b.n	80013fe <_dtoa_r+0x2a>
 8001658:	2300      	movs	r3, #0
 800165a:	e7e1      	b.n	8001620 <_dtoa_r+0x24c>
 800165c:	2300      	movs	r3, #0
 800165e:	e7d2      	b.n	8001606 <_dtoa_r+0x232>
 8001660:	2300      	movs	r3, #0
 8001662:	940f      	str	r4, [sp, #60]	@ 0x3c
 8001664:	9322      	str	r3, [sp, #136]	@ 0x88
 8001666:	3b01      	subs	r3, #1
 8001668:	2200      	movs	r2, #0
 800166a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800166c:	9308      	str	r3, [sp, #32]
 800166e:	3313      	adds	r3, #19
 8001670:	9223      	str	r2, [sp, #140]	@ 0x8c
 8001672:	e7db      	b.n	800162c <_dtoa_r+0x258>
 8001674:	2301      	movs	r3, #1
 8001676:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001678:	3b02      	subs	r3, #2
 800167a:	e7f5      	b.n	8001668 <_dtoa_r+0x294>
 800167c:	2301      	movs	r3, #1
 800167e:	001a      	movs	r2, r3
 8001680:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001682:	9308      	str	r3, [sp, #32]
 8001684:	e7f4      	b.n	8001670 <_dtoa_r+0x29c>
 8001686:	0031      	movs	r1, r6
 8001688:	0052      	lsls	r2, r2, #1
 800168a:	e7d3      	b.n	8001634 <_dtoa_r+0x260>
 800168c:	9b02      	ldr	r3, [sp, #8]
 800168e:	9a05      	ldr	r2, [sp, #20]
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	9b08      	ldr	r3, [sp, #32]
 8001696:	2b0e      	cmp	r3, #14
 8001698:	d900      	bls.n	800169c <_dtoa_r+0x2c8>
 800169a:	e0de      	b.n	800185a <_dtoa_r+0x486>
 800169c:	2c00      	cmp	r4, #0
 800169e:	d100      	bne.n	80016a2 <_dtoa_r+0x2ce>
 80016a0:	e0db      	b.n	800185a <_dtoa_r+0x486>
 80016a2:	9b03      	ldr	r3, [sp, #12]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	dd68      	ble.n	800177a <_dtoa_r+0x3a6>
 80016a8:	210f      	movs	r1, #15
 80016aa:	9a03      	ldr	r2, [sp, #12]
 80016ac:	4b24      	ldr	r3, [pc, #144]	@ (8001740 <_dtoa_r+0x36c>)
 80016ae:	400a      	ands	r2, r1
 80016b0:	00d2      	lsls	r2, r2, #3
 80016b2:	189b      	adds	r3, r3, r2
 80016b4:	681e      	ldr	r6, [r3, #0]
 80016b6:	685f      	ldr	r7, [r3, #4]
 80016b8:	9b03      	ldr	r3, [sp, #12]
 80016ba:	2502      	movs	r5, #2
 80016bc:	111c      	asrs	r4, r3, #4
 80016be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80016c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80016c2:	9214      	str	r2, [sp, #80]	@ 0x50
 80016c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80016c6:	9b03      	ldr	r3, [sp, #12]
 80016c8:	05db      	lsls	r3, r3, #23
 80016ca:	d50a      	bpl.n	80016e2 <_dtoa_r+0x30e>
 80016cc:	4b21      	ldr	r3, [pc, #132]	@ (8001754 <_dtoa_r+0x380>)
 80016ce:	400c      	ands	r4, r1
 80016d0:	6a1a      	ldr	r2, [r3, #32]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80016d6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80016d8:	f006 fa0e 	bl	8007af8 <__aeabi_ddiv>
 80016dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80016de:	9115      	str	r1, [sp, #84]	@ 0x54
 80016e0:	3501      	adds	r5, #1
 80016e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001754 <_dtoa_r+0x380>)
 80016e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80016e6:	2c00      	cmp	r4, #0
 80016e8:	d136      	bne.n	8001758 <_dtoa_r+0x384>
 80016ea:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80016ec:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80016ee:	0032      	movs	r2, r6
 80016f0:	003b      	movs	r3, r7
 80016f2:	f006 fa01 	bl	8007af8 <__aeabi_ddiv>
 80016f6:	0006      	movs	r6, r0
 80016f8:	000f      	movs	r7, r1
 80016fa:	e05b      	b.n	80017b4 <_dtoa_r+0x3e0>
 80016fc:	0800a92d 	.word	0x0800a92d
 8001700:	0800a944 	.word	0x0800a944
 8001704:	7ff00000 	.word	0x7ff00000
 8001708:	0000270f 	.word	0x0000270f
 800170c:	0800a929 	.word	0x0800a929
 8001710:	0800a92c 	.word	0x0800a92c
 8001714:	0800a8fd 	.word	0x0800a8fd
 8001718:	0800a8fc 	.word	0x0800a8fc
 800171c:	3ff00000 	.word	0x3ff00000
 8001720:	fffffc01 	.word	0xfffffc01
 8001724:	3ff80000 	.word	0x3ff80000
 8001728:	636f4361 	.word	0x636f4361
 800172c:	3fd287a7 	.word	0x3fd287a7
 8001730:	8b60c8b3 	.word	0x8b60c8b3
 8001734:	3fc68a28 	.word	0x3fc68a28
 8001738:	509f79fb 	.word	0x509f79fb
 800173c:	3fd34413 	.word	0x3fd34413
 8001740:	0800ac60 	.word	0x0800ac60
 8001744:	00000432 	.word	0x00000432
 8001748:	00000412 	.word	0x00000412
 800174c:	fe100000 	.word	0xfe100000
 8001750:	0800a99d 	.word	0x0800a99d
 8001754:	0800ac38 	.word	0x0800ac38
 8001758:	2301      	movs	r3, #1
 800175a:	421c      	tst	r4, r3
 800175c:	d009      	beq.n	8001772 <_dtoa_r+0x39e>
 800175e:	18ed      	adds	r5, r5, r3
 8001760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001762:	0030      	movs	r0, r6
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	0039      	movs	r1, r7
 800176a:	f006 fe07 	bl	800837c <__aeabi_dmul>
 800176e:	0006      	movs	r6, r0
 8001770:	000f      	movs	r7, r1
 8001772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001774:	1064      	asrs	r4, r4, #1
 8001776:	3308      	adds	r3, #8
 8001778:	e7b4      	b.n	80016e4 <_dtoa_r+0x310>
 800177a:	9b03      	ldr	r3, [sp, #12]
 800177c:	2502      	movs	r5, #2
 800177e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001780:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8001782:	2b00      	cmp	r3, #0
 8001784:	d016      	beq.n	80017b4 <_dtoa_r+0x3e0>
 8001786:	220f      	movs	r2, #15
 8001788:	425c      	negs	r4, r3
 800178a:	4022      	ands	r2, r4
 800178c:	4bd2      	ldr	r3, [pc, #840]	@ (8001ad8 <_dtoa_r+0x704>)
 800178e:	00d2      	lsls	r2, r2, #3
 8001790:	189b      	adds	r3, r3, r2
 8001792:	0030      	movs	r0, r6
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	0039      	movs	r1, r7
 800179a:	f006 fdef 	bl	800837c <__aeabi_dmul>
 800179e:	4bcf      	ldr	r3, [pc, #828]	@ (8001adc <_dtoa_r+0x708>)
 80017a0:	0006      	movs	r6, r0
 80017a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80017a4:	000f      	movs	r7, r1
 80017a6:	2300      	movs	r3, #0
 80017a8:	1124      	asrs	r4, r4, #4
 80017aa:	2c00      	cmp	r4, #0
 80017ac:	d000      	beq.n	80017b0 <_dtoa_r+0x3dc>
 80017ae:	e098      	b.n	80018e2 <_dtoa_r+0x50e>
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1a0      	bne.n	80016f6 <_dtoa_r+0x322>
 80017b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d100      	bne.n	80017bc <_dtoa_r+0x3e8>
 80017ba:	e0a1      	b.n	8001900 <_dtoa_r+0x52c>
 80017bc:	2200      	movs	r2, #0
 80017be:	0030      	movs	r0, r6
 80017c0:	0039      	movs	r1, r7
 80017c2:	4bc7      	ldr	r3, [pc, #796]	@ (8001ae0 <_dtoa_r+0x70c>)
 80017c4:	f7fe fe24 	bl	8000410 <__aeabi_dcmplt>
 80017c8:	2800      	cmp	r0, #0
 80017ca:	d100      	bne.n	80017ce <_dtoa_r+0x3fa>
 80017cc:	e098      	b.n	8001900 <_dtoa_r+0x52c>
 80017ce:	9b08      	ldr	r3, [sp, #32]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d100      	bne.n	80017d6 <_dtoa_r+0x402>
 80017d4:	e094      	b.n	8001900 <_dtoa_r+0x52c>
 80017d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80017d8:	2b00      	cmp	r3, #0
 80017da:	dd3e      	ble.n	800185a <_dtoa_r+0x486>
 80017dc:	9b03      	ldr	r3, [sp, #12]
 80017de:	0030      	movs	r0, r6
 80017e0:	3b01      	subs	r3, #1
 80017e2:	0039      	movs	r1, r7
 80017e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80017e6:	2200      	movs	r2, #0
 80017e8:	4bbe      	ldr	r3, [pc, #760]	@ (8001ae4 <_dtoa_r+0x710>)
 80017ea:	f006 fdc7 	bl	800837c <__aeabi_dmul>
 80017ee:	0006      	movs	r6, r0
 80017f0:	000f      	movs	r7, r1
 80017f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80017f4:	3501      	adds	r5, #1
 80017f6:	0028      	movs	r0, r5
 80017f8:	f007 fd1e 	bl	8009238 <__aeabi_i2d>
 80017fc:	0032      	movs	r2, r6
 80017fe:	003b      	movs	r3, r7
 8001800:	f006 fdbc 	bl	800837c <__aeabi_dmul>
 8001804:	2200      	movs	r2, #0
 8001806:	4bb8      	ldr	r3, [pc, #736]	@ (8001ae8 <_dtoa_r+0x714>)
 8001808:	f005 fd5c 	bl	80072c4 <__aeabi_dadd>
 800180c:	4bb7      	ldr	r3, [pc, #732]	@ (8001aec <_dtoa_r+0x718>)
 800180e:	9014      	str	r0, [sp, #80]	@ 0x50
 8001810:	9115      	str	r1, [sp, #84]	@ 0x54
 8001812:	18cb      	adds	r3, r1, r3
 8001814:	9315      	str	r3, [sp, #84]	@ 0x54
 8001816:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8001818:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800181a:	9216      	str	r2, [sp, #88]	@ 0x58
 800181c:	9317      	str	r3, [sp, #92]	@ 0x5c
 800181e:	2c00      	cmp	r4, #0
 8001820:	d172      	bne.n	8001908 <_dtoa_r+0x534>
 8001822:	2200      	movs	r2, #0
 8001824:	0030      	movs	r0, r6
 8001826:	0039      	movs	r1, r7
 8001828:	4bb1      	ldr	r3, [pc, #708]	@ (8001af0 <_dtoa_r+0x71c>)
 800182a:	f007 f86f 	bl	800890c <__aeabi_dsub>
 800182e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8001830:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8001832:	0006      	movs	r6, r0
 8001834:	000f      	movs	r7, r1
 8001836:	f7fe fdff 	bl	8000438 <__aeabi_dcmpgt>
 800183a:	2800      	cmp	r0, #0
 800183c:	d000      	beq.n	8001840 <_dtoa_r+0x46c>
 800183e:	e2aa      	b.n	8001d96 <_dtoa_r+0x9c2>
 8001840:	2080      	movs	r0, #128	@ 0x80
 8001842:	0600      	lsls	r0, r0, #24
 8001844:	4684      	mov	ip, r0
 8001846:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8001848:	0030      	movs	r0, r6
 800184a:	4461      	add	r1, ip
 800184c:	000b      	movs	r3, r1
 800184e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8001850:	0039      	movs	r1, r7
 8001852:	f7fe fddd 	bl	8000410 <__aeabi_dcmplt>
 8001856:	2800      	cmp	r0, #0
 8001858:	d126      	bne.n	80018a8 <_dtoa_r+0x4d4>
 800185a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800185c:	2b00      	cmp	r3, #0
 800185e:	da00      	bge.n	8001862 <_dtoa_r+0x48e>
 8001860:	e169      	b.n	8001b36 <_dtoa_r+0x762>
 8001862:	9a03      	ldr	r2, [sp, #12]
 8001864:	2a0e      	cmp	r2, #14
 8001866:	dd00      	ble.n	800186a <_dtoa_r+0x496>
 8001868:	e165      	b.n	8001b36 <_dtoa_r+0x762>
 800186a:	4b9b      	ldr	r3, [pc, #620]	@ (8001ad8 <_dtoa_r+0x704>)
 800186c:	00d2      	lsls	r2, r2, #3
 800186e:	189b      	adds	r3, r3, r2
 8001870:	685c      	ldr	r4, [r3, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	9306      	str	r3, [sp, #24]
 8001876:	9407      	str	r4, [sp, #28]
 8001878:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800187a:	2b00      	cmp	r3, #0
 800187c:	db00      	blt.n	8001880 <_dtoa_r+0x4ac>
 800187e:	e0e4      	b.n	8001a4a <_dtoa_r+0x676>
 8001880:	9b08      	ldr	r3, [sp, #32]
 8001882:	2b00      	cmp	r3, #0
 8001884:	dd00      	ble.n	8001888 <_dtoa_r+0x4b4>
 8001886:	e0e0      	b.n	8001a4a <_dtoa_r+0x676>
 8001888:	d10e      	bne.n	80018a8 <_dtoa_r+0x4d4>
 800188a:	9806      	ldr	r0, [sp, #24]
 800188c:	9907      	ldr	r1, [sp, #28]
 800188e:	2200      	movs	r2, #0
 8001890:	4b97      	ldr	r3, [pc, #604]	@ (8001af0 <_dtoa_r+0x71c>)
 8001892:	f006 fd73 	bl	800837c <__aeabi_dmul>
 8001896:	0002      	movs	r2, r0
 8001898:	000b      	movs	r3, r1
 800189a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800189c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800189e:	f7fe fdc1 	bl	8000424 <__aeabi_dcmple>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	d100      	bne.n	80018a8 <_dtoa_r+0x4d4>
 80018a6:	e279      	b.n	8001d9c <_dtoa_r+0x9c8>
 80018a8:	2600      	movs	r6, #0
 80018aa:	0037      	movs	r7, r6
 80018ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80018ae:	9c05      	ldr	r4, [sp, #20]
 80018b0:	43db      	mvns	r3, r3
 80018b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80018b4:	9703      	str	r7, [sp, #12]
 80018b6:	2700      	movs	r7, #0
 80018b8:	0031      	movs	r1, r6
 80018ba:	9802      	ldr	r0, [sp, #8]
 80018bc:	f000 fcbe 	bl	800223c <_Bfree>
 80018c0:	9b03      	ldr	r3, [sp, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d100      	bne.n	80018c8 <_dtoa_r+0x4f4>
 80018c6:	e0b6      	b.n	8001a36 <_dtoa_r+0x662>
 80018c8:	2f00      	cmp	r7, #0
 80018ca:	d005      	beq.n	80018d8 <_dtoa_r+0x504>
 80018cc:	429f      	cmp	r7, r3
 80018ce:	d003      	beq.n	80018d8 <_dtoa_r+0x504>
 80018d0:	0039      	movs	r1, r7
 80018d2:	9802      	ldr	r0, [sp, #8]
 80018d4:	f000 fcb2 	bl	800223c <_Bfree>
 80018d8:	9903      	ldr	r1, [sp, #12]
 80018da:	9802      	ldr	r0, [sp, #8]
 80018dc:	f000 fcae 	bl	800223c <_Bfree>
 80018e0:	e0a9      	b.n	8001a36 <_dtoa_r+0x662>
 80018e2:	2201      	movs	r2, #1
 80018e4:	4214      	tst	r4, r2
 80018e6:	d006      	beq.n	80018f6 <_dtoa_r+0x522>
 80018e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80018ea:	18ad      	adds	r5, r5, r2
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f006 fd44 	bl	800837c <__aeabi_dmul>
 80018f4:	2301      	movs	r3, #1
 80018f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80018f8:	1064      	asrs	r4, r4, #1
 80018fa:	3208      	adds	r2, #8
 80018fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80018fe:	e754      	b.n	80017aa <_dtoa_r+0x3d6>
 8001900:	9b03      	ldr	r3, [sp, #12]
 8001902:	9c08      	ldr	r4, [sp, #32]
 8001904:	9309      	str	r3, [sp, #36]	@ 0x24
 8001906:	e776      	b.n	80017f6 <_dtoa_r+0x422>
 8001908:	4b73      	ldr	r3, [pc, #460]	@ (8001ad8 <_dtoa_r+0x704>)
 800190a:	1e62      	subs	r2, r4, #1
 800190c:	00d2      	lsls	r2, r2, #3
 800190e:	189b      	adds	r3, r3, r2
 8001910:	6818      	ldr	r0, [r3, #0]
 8001912:	6859      	ldr	r1, [r3, #4]
 8001914:	9b05      	ldr	r3, [sp, #20]
 8001916:	18e3      	adds	r3, r4, r3
 8001918:	9318      	str	r3, [sp, #96]	@ 0x60
 800191a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800191c:	2b00      	cmp	r3, #0
 800191e:	d049      	beq.n	80019b4 <_dtoa_r+0x5e0>
 8001920:	0002      	movs	r2, r0
 8001922:	000b      	movs	r3, r1
 8001924:	2000      	movs	r0, #0
 8001926:	4973      	ldr	r1, [pc, #460]	@ (8001af4 <_dtoa_r+0x720>)
 8001928:	f006 f8e6 	bl	8007af8 <__aeabi_ddiv>
 800192c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800192e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8001930:	f006 ffec 	bl	800890c <__aeabi_dsub>
 8001934:	9b05      	ldr	r3, [sp, #20]
 8001936:	9014      	str	r0, [sp, #80]	@ 0x50
 8001938:	9115      	str	r1, [sp, #84]	@ 0x54
 800193a:	9316      	str	r3, [sp, #88]	@ 0x58
 800193c:	0039      	movs	r1, r7
 800193e:	0030      	movs	r0, r6
 8001940:	f007 fc3e 	bl	80091c0 <__aeabi_d2iz>
 8001944:	0005      	movs	r5, r0
 8001946:	f007 fc77 	bl	8009238 <__aeabi_i2d>
 800194a:	0002      	movs	r2, r0
 800194c:	000b      	movs	r3, r1
 800194e:	0030      	movs	r0, r6
 8001950:	0039      	movs	r1, r7
 8001952:	f006 ffdb 	bl	800890c <__aeabi_dsub>
 8001956:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8001958:	3530      	adds	r5, #48	@ 0x30
 800195a:	1c5c      	adds	r4, r3, #1
 800195c:	701d      	strb	r5, [r3, #0]
 800195e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8001960:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8001962:	0006      	movs	r6, r0
 8001964:	000f      	movs	r7, r1
 8001966:	f7fe fd53 	bl	8000410 <__aeabi_dcmplt>
 800196a:	2800      	cmp	r0, #0
 800196c:	d163      	bne.n	8001a36 <_dtoa_r+0x662>
 800196e:	0032      	movs	r2, r6
 8001970:	003b      	movs	r3, r7
 8001972:	2000      	movs	r0, #0
 8001974:	495a      	ldr	r1, [pc, #360]	@ (8001ae0 <_dtoa_r+0x70c>)
 8001976:	f006 ffc9 	bl	800890c <__aeabi_dsub>
 800197a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800197c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800197e:	f7fe fd47 	bl	8000410 <__aeabi_dcmplt>
 8001982:	2800      	cmp	r0, #0
 8001984:	d000      	beq.n	8001988 <_dtoa_r+0x5b4>
 8001986:	e0b9      	b.n	8001afc <_dtoa_r+0x728>
 8001988:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800198a:	429c      	cmp	r4, r3
 800198c:	d100      	bne.n	8001990 <_dtoa_r+0x5bc>
 800198e:	e764      	b.n	800185a <_dtoa_r+0x486>
 8001990:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8001992:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8001994:	2200      	movs	r2, #0
 8001996:	4b53      	ldr	r3, [pc, #332]	@ (8001ae4 <_dtoa_r+0x710>)
 8001998:	f006 fcf0 	bl	800837c <__aeabi_dmul>
 800199c:	2200      	movs	r2, #0
 800199e:	9014      	str	r0, [sp, #80]	@ 0x50
 80019a0:	9115      	str	r1, [sp, #84]	@ 0x54
 80019a2:	4b50      	ldr	r3, [pc, #320]	@ (8001ae4 <_dtoa_r+0x710>)
 80019a4:	0030      	movs	r0, r6
 80019a6:	0039      	movs	r1, r7
 80019a8:	f006 fce8 	bl	800837c <__aeabi_dmul>
 80019ac:	9416      	str	r4, [sp, #88]	@ 0x58
 80019ae:	0006      	movs	r6, r0
 80019b0:	000f      	movs	r7, r1
 80019b2:	e7c3      	b.n	800193c <_dtoa_r+0x568>
 80019b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80019b6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80019b8:	f006 fce0 	bl	800837c <__aeabi_dmul>
 80019bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80019be:	9115      	str	r1, [sp, #84]	@ 0x54
 80019c0:	9d05      	ldr	r5, [sp, #20]
 80019c2:	0039      	movs	r1, r7
 80019c4:	0030      	movs	r0, r6
 80019c6:	f007 fbfb 	bl	80091c0 <__aeabi_d2iz>
 80019ca:	0004      	movs	r4, r0
 80019cc:	f007 fc34 	bl	8009238 <__aeabi_i2d>
 80019d0:	000b      	movs	r3, r1
 80019d2:	0002      	movs	r2, r0
 80019d4:	0039      	movs	r1, r7
 80019d6:	0030      	movs	r0, r6
 80019d8:	f006 ff98 	bl	800890c <__aeabi_dsub>
 80019dc:	3430      	adds	r4, #48	@ 0x30
 80019de:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80019e0:	702c      	strb	r4, [r5, #0]
 80019e2:	3501      	adds	r5, #1
 80019e4:	0006      	movs	r6, r0
 80019e6:	000f      	movs	r7, r1
 80019e8:	42ab      	cmp	r3, r5
 80019ea:	d127      	bne.n	8001a3c <_dtoa_r+0x668>
 80019ec:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80019ee:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80019f0:	2200      	movs	r2, #0
 80019f2:	001c      	movs	r4, r3
 80019f4:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <_dtoa_r+0x720>)
 80019f6:	f005 fc65 	bl	80072c4 <__aeabi_dadd>
 80019fa:	0002      	movs	r2, r0
 80019fc:	000b      	movs	r3, r1
 80019fe:	0030      	movs	r0, r6
 8001a00:	0039      	movs	r1, r7
 8001a02:	f7fe fd19 	bl	8000438 <__aeabi_dcmpgt>
 8001a06:	2800      	cmp	r0, #0
 8001a08:	d000      	beq.n	8001a0c <_dtoa_r+0x638>
 8001a0a:	e077      	b.n	8001afc <_dtoa_r+0x728>
 8001a0c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8001a0e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8001a10:	2000      	movs	r0, #0
 8001a12:	4938      	ldr	r1, [pc, #224]	@ (8001af4 <_dtoa_r+0x720>)
 8001a14:	f006 ff7a 	bl	800890c <__aeabi_dsub>
 8001a18:	0002      	movs	r2, r0
 8001a1a:	000b      	movs	r3, r1
 8001a1c:	0030      	movs	r0, r6
 8001a1e:	0039      	movs	r1, r7
 8001a20:	f7fe fcf6 	bl	8000410 <__aeabi_dcmplt>
 8001a24:	2800      	cmp	r0, #0
 8001a26:	d100      	bne.n	8001a2a <_dtoa_r+0x656>
 8001a28:	e717      	b.n	800185a <_dtoa_r+0x486>
 8001a2a:	0023      	movs	r3, r4
 8001a2c:	3c01      	subs	r4, #1
 8001a2e:	7822      	ldrb	r2, [r4, #0]
 8001a30:	2a30      	cmp	r2, #48	@ 0x30
 8001a32:	d0fa      	beq.n	8001a2a <_dtoa_r+0x656>
 8001a34:	001c      	movs	r4, r3
 8001a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001a38:	9303      	str	r3, [sp, #12]
 8001a3a:	e03d      	b.n	8001ab8 <_dtoa_r+0x6e4>
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ae4 <_dtoa_r+0x710>)
 8001a40:	f006 fc9c 	bl	800837c <__aeabi_dmul>
 8001a44:	0006      	movs	r6, r0
 8001a46:	000f      	movs	r7, r1
 8001a48:	e7bb      	b.n	80019c2 <_dtoa_r+0x5ee>
 8001a4a:	9f08      	ldr	r7, [sp, #32]
 8001a4c:	9e05      	ldr	r6, [sp, #20]
 8001a4e:	3f01      	subs	r7, #1
 8001a50:	19bf      	adds	r7, r7, r6
 8001a52:	9a06      	ldr	r2, [sp, #24]
 8001a54:	9b07      	ldr	r3, [sp, #28]
 8001a56:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8001a58:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8001a5a:	f006 f84d 	bl	8007af8 <__aeabi_ddiv>
 8001a5e:	f007 fbaf 	bl	80091c0 <__aeabi_d2iz>
 8001a62:	0005      	movs	r5, r0
 8001a64:	f007 fbe8 	bl	8009238 <__aeabi_i2d>
 8001a68:	9a06      	ldr	r2, [sp, #24]
 8001a6a:	9b07      	ldr	r3, [sp, #28]
 8001a6c:	f006 fc86 	bl	800837c <__aeabi_dmul>
 8001a70:	0002      	movs	r2, r0
 8001a72:	000b      	movs	r3, r1
 8001a74:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8001a76:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8001a78:	f006 ff48 	bl	800890c <__aeabi_dsub>
 8001a7c:	002a      	movs	r2, r5
 8001a7e:	0033      	movs	r3, r6
 8001a80:	3230      	adds	r2, #48	@ 0x30
 8001a82:	3601      	adds	r6, #1
 8001a84:	0034      	movs	r4, r6
 8001a86:	701a      	strb	r2, [r3, #0]
 8001a88:	429f      	cmp	r7, r3
 8001a8a:	d147      	bne.n	8001b1c <_dtoa_r+0x748>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	000b      	movs	r3, r1
 8001a90:	f005 fc18 	bl	80072c4 <__aeabi_dadd>
 8001a94:	9a06      	ldr	r2, [sp, #24]
 8001a96:	9b07      	ldr	r3, [sp, #28]
 8001a98:	0006      	movs	r6, r0
 8001a9a:	000f      	movs	r7, r1
 8001a9c:	f7fe fccc 	bl	8000438 <__aeabi_dcmpgt>
 8001aa0:	2800      	cmp	r0, #0
 8001aa2:	d129      	bne.n	8001af8 <_dtoa_r+0x724>
 8001aa4:	9a06      	ldr	r2, [sp, #24]
 8001aa6:	9b07      	ldr	r3, [sp, #28]
 8001aa8:	0030      	movs	r0, r6
 8001aaa:	0039      	movs	r1, r7
 8001aac:	f7fe fcaa 	bl	8000404 <__aeabi_dcmpeq>
 8001ab0:	2800      	cmp	r0, #0
 8001ab2:	d001      	beq.n	8001ab8 <_dtoa_r+0x6e4>
 8001ab4:	07ed      	lsls	r5, r5, #31
 8001ab6:	d41f      	bmi.n	8001af8 <_dtoa_r+0x724>
 8001ab8:	9904      	ldr	r1, [sp, #16]
 8001aba:	9802      	ldr	r0, [sp, #8]
 8001abc:	f000 fbbe 	bl	800223c <_Bfree>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	7023      	strb	r3, [r4, #0]
 8001ac4:	9b03      	ldr	r3, [sp, #12]
 8001ac6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8001ac8:	3301      	adds	r3, #1
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d100      	bne.n	8001ad4 <_dtoa_r+0x700>
 8001ad2:	e4c7      	b.n	8001464 <_dtoa_r+0x90>
 8001ad4:	601c      	str	r4, [r3, #0]
 8001ad6:	e4c5      	b.n	8001464 <_dtoa_r+0x90>
 8001ad8:	0800ac60 	.word	0x0800ac60
 8001adc:	0800ac38 	.word	0x0800ac38
 8001ae0:	3ff00000 	.word	0x3ff00000
 8001ae4:	40240000 	.word	0x40240000
 8001ae8:	401c0000 	.word	0x401c0000
 8001aec:	fcc00000 	.word	0xfcc00000
 8001af0:	40140000 	.word	0x40140000
 8001af4:	3fe00000 	.word	0x3fe00000
 8001af8:	9b03      	ldr	r3, [sp, #12]
 8001afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8001afc:	0023      	movs	r3, r4
 8001afe:	001c      	movs	r4, r3
 8001b00:	3b01      	subs	r3, #1
 8001b02:	781a      	ldrb	r2, [r3, #0]
 8001b04:	2a39      	cmp	r2, #57	@ 0x39
 8001b06:	d106      	bne.n	8001b16 <_dtoa_r+0x742>
 8001b08:	9a05      	ldr	r2, [sp, #20]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d1f7      	bne.n	8001afe <_dtoa_r+0x72a>
 8001b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001b10:	3201      	adds	r2, #1
 8001b12:	9209      	str	r2, [sp, #36]	@ 0x24
 8001b14:	2230      	movs	r2, #48	@ 0x30
 8001b16:	3201      	adds	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]
 8001b1a:	e78c      	b.n	8001a36 <_dtoa_r+0x662>
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4bc6      	ldr	r3, [pc, #792]	@ (8001e38 <_dtoa_r+0xa64>)
 8001b20:	f006 fc2c 	bl	800837c <__aeabi_dmul>
 8001b24:	2200      	movs	r2, #0
 8001b26:	2300      	movs	r3, #0
 8001b28:	900c      	str	r0, [sp, #48]	@ 0x30
 8001b2a:	910d      	str	r1, [sp, #52]	@ 0x34
 8001b2c:	f7fe fc6a 	bl	8000404 <__aeabi_dcmpeq>
 8001b30:	2800      	cmp	r0, #0
 8001b32:	d08e      	beq.n	8001a52 <_dtoa_r+0x67e>
 8001b34:	e7c0      	b.n	8001ab8 <_dtoa_r+0x6e4>
 8001b36:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 8001b38:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8001b3a:	9c06      	ldr	r4, [sp, #24]
 8001b3c:	2f00      	cmp	r7, #0
 8001b3e:	d014      	beq.n	8001b6a <_dtoa_r+0x796>
 8001b40:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8001b42:	2a01      	cmp	r2, #1
 8001b44:	dd00      	ble.n	8001b48 <_dtoa_r+0x774>
 8001b46:	e0e4      	b.n	8001d12 <_dtoa_r+0x93e>
 8001b48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8001b4a:	2a00      	cmp	r2, #0
 8001b4c:	d100      	bne.n	8001b50 <_dtoa_r+0x77c>
 8001b4e:	e0da      	b.n	8001d06 <_dtoa_r+0x932>
 8001b50:	4aba      	ldr	r2, [pc, #744]	@ (8001e3c <_dtoa_r+0xa68>)
 8001b52:	189b      	adds	r3, r3, r2
 8001b54:	9a06      	ldr	r2, [sp, #24]
 8001b56:	2101      	movs	r1, #1
 8001b58:	18d2      	adds	r2, r2, r3
 8001b5a:	9206      	str	r2, [sp, #24]
 8001b5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001b5e:	9802      	ldr	r0, [sp, #8]
 8001b60:	18d3      	adds	r3, r2, r3
 8001b62:	930a      	str	r3, [sp, #40]	@ 0x28
 8001b64:	f000 fc22 	bl	80023ac <__i2b>
 8001b68:	0007      	movs	r7, r0
 8001b6a:	2c00      	cmp	r4, #0
 8001b6c:	d00e      	beq.n	8001b8c <_dtoa_r+0x7b8>
 8001b6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	dd0b      	ble.n	8001b8c <_dtoa_r+0x7b8>
 8001b74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001b76:	0023      	movs	r3, r4
 8001b78:	4294      	cmp	r4, r2
 8001b7a:	dd00      	ble.n	8001b7e <_dtoa_r+0x7aa>
 8001b7c:	0013      	movs	r3, r2
 8001b7e:	9a06      	ldr	r2, [sp, #24]
 8001b80:	1ae4      	subs	r4, r4, r3
 8001b82:	1ad2      	subs	r2, r2, r3
 8001b84:	9206      	str	r2, [sp, #24]
 8001b86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8001b8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d021      	beq.n	8001bd6 <_dtoa_r+0x802>
 8001b92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d100      	bne.n	8001b9a <_dtoa_r+0x7c6>
 8001b98:	e0d3      	b.n	8001d42 <_dtoa_r+0x96e>
 8001b9a:	9e04      	ldr	r6, [sp, #16]
 8001b9c:	2d00      	cmp	r5, #0
 8001b9e:	d014      	beq.n	8001bca <_dtoa_r+0x7f6>
 8001ba0:	0039      	movs	r1, r7
 8001ba2:	002a      	movs	r2, r5
 8001ba4:	9802      	ldr	r0, [sp, #8]
 8001ba6:	f000 fcc5 	bl	8002534 <__pow5mult>
 8001baa:	9a04      	ldr	r2, [sp, #16]
 8001bac:	0001      	movs	r1, r0
 8001bae:	0007      	movs	r7, r0
 8001bb0:	9802      	ldr	r0, [sp, #8]
 8001bb2:	f000 fc13 	bl	80023dc <__multiply>
 8001bb6:	0006      	movs	r6, r0
 8001bb8:	9904      	ldr	r1, [sp, #16]
 8001bba:	9802      	ldr	r0, [sp, #8]
 8001bbc:	f000 fb3e 	bl	800223c <_Bfree>
 8001bc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001bc2:	9604      	str	r6, [sp, #16]
 8001bc4:	1b5b      	subs	r3, r3, r5
 8001bc6:	930e      	str	r3, [sp, #56]	@ 0x38
 8001bc8:	d005      	beq.n	8001bd6 <_dtoa_r+0x802>
 8001bca:	0031      	movs	r1, r6
 8001bcc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001bce:	9802      	ldr	r0, [sp, #8]
 8001bd0:	f000 fcb0 	bl	8002534 <__pow5mult>
 8001bd4:	9004      	str	r0, [sp, #16]
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	9802      	ldr	r0, [sp, #8]
 8001bda:	f000 fbe7 	bl	80023ac <__i2b>
 8001bde:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8001be0:	0006      	movs	r6, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d100      	bne.n	8001be8 <_dtoa_r+0x814>
 8001be6:	e1bc      	b.n	8001f62 <_dtoa_r+0xb8e>
 8001be8:	001a      	movs	r2, r3
 8001bea:	0001      	movs	r1, r0
 8001bec:	9802      	ldr	r0, [sp, #8]
 8001bee:	f000 fca1 	bl	8002534 <__pow5mult>
 8001bf2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8001bf4:	0006      	movs	r6, r0
 8001bf6:	2500      	movs	r5, #0
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	dc16      	bgt.n	8001c2a <_dtoa_r+0x856>
 8001bfc:	2500      	movs	r5, #0
 8001bfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8001c00:	42ab      	cmp	r3, r5
 8001c02:	d10e      	bne.n	8001c22 <_dtoa_r+0x84e>
 8001c04:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8001c06:	031b      	lsls	r3, r3, #12
 8001c08:	42ab      	cmp	r3, r5
 8001c0a:	d10a      	bne.n	8001c22 <_dtoa_r+0x84e>
 8001c0c:	4b8c      	ldr	r3, [pc, #560]	@ (8001e40 <_dtoa_r+0xa6c>)
 8001c0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8001c10:	4213      	tst	r3, r2
 8001c12:	d006      	beq.n	8001c22 <_dtoa_r+0x84e>
 8001c14:	9b06      	ldr	r3, [sp, #24]
 8001c16:	3501      	adds	r5, #1
 8001c18:	3301      	adds	r3, #1
 8001c1a:	9306      	str	r3, [sp, #24]
 8001c1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001c1e:	3301      	adds	r3, #1
 8001c20:	930a      	str	r3, [sp, #40]	@ 0x28
 8001c22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8001c24:	2001      	movs	r0, #1
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d008      	beq.n	8001c3c <_dtoa_r+0x868>
 8001c2a:	6933      	ldr	r3, [r6, #16]
 8001c2c:	3303      	adds	r3, #3
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	18f3      	adds	r3, r6, r3
 8001c32:	6858      	ldr	r0, [r3, #4]
 8001c34:	f000 fb6a 	bl	800230c <__hi0bits>
 8001c38:	2320      	movs	r3, #32
 8001c3a:	1a18      	subs	r0, r3, r0
 8001c3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001c3e:	1818      	adds	r0, r3, r0
 8001c40:	0002      	movs	r2, r0
 8001c42:	231f      	movs	r3, #31
 8001c44:	401a      	ands	r2, r3
 8001c46:	4218      	tst	r0, r3
 8001c48:	d100      	bne.n	8001c4c <_dtoa_r+0x878>
 8001c4a:	e081      	b.n	8001d50 <_dtoa_r+0x97c>
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	1a9b      	subs	r3, r3, r2
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	dd79      	ble.n	8001d48 <_dtoa_r+0x974>
 8001c54:	231c      	movs	r3, #28
 8001c56:	1a9b      	subs	r3, r3, r2
 8001c58:	9a06      	ldr	r2, [sp, #24]
 8001c5a:	18e4      	adds	r4, r4, r3
 8001c5c:	18d2      	adds	r2, r2, r3
 8001c5e:	9206      	str	r2, [sp, #24]
 8001c60:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001c62:	18d3      	adds	r3, r2, r3
 8001c64:	930a      	str	r3, [sp, #40]	@ 0x28
 8001c66:	9b06      	ldr	r3, [sp, #24]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	dd05      	ble.n	8001c78 <_dtoa_r+0x8a4>
 8001c6c:	001a      	movs	r2, r3
 8001c6e:	9904      	ldr	r1, [sp, #16]
 8001c70:	9802      	ldr	r0, [sp, #8]
 8001c72:	f000 fcc1 	bl	80025f8 <__lshift>
 8001c76:	9004      	str	r0, [sp, #16]
 8001c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	dd05      	ble.n	8001c8a <_dtoa_r+0x8b6>
 8001c7e:	0031      	movs	r1, r6
 8001c80:	001a      	movs	r2, r3
 8001c82:	9802      	ldr	r0, [sp, #8]
 8001c84:	f000 fcb8 	bl	80025f8 <__lshift>
 8001c88:	0006      	movs	r6, r0
 8001c8a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d061      	beq.n	8001d54 <_dtoa_r+0x980>
 8001c90:	0031      	movs	r1, r6
 8001c92:	9804      	ldr	r0, [sp, #16]
 8001c94:	f000 fd1c 	bl	80026d0 <__mcmp>
 8001c98:	2800      	cmp	r0, #0
 8001c9a:	da5b      	bge.n	8001d54 <_dtoa_r+0x980>
 8001c9c:	9b03      	ldr	r3, [sp, #12]
 8001c9e:	220a      	movs	r2, #10
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8001ca4:	9904      	ldr	r1, [sp, #16]
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	9802      	ldr	r0, [sp, #8]
 8001caa:	f000 faeb 	bl	8002284 <__multadd>
 8001cae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001cb0:	9004      	str	r0, [sp, #16]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d100      	bne.n	8001cb8 <_dtoa_r+0x8e4>
 8001cb6:	e15b      	b.n	8001f70 <_dtoa_r+0xb9c>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	0039      	movs	r1, r7
 8001cbc:	220a      	movs	r2, #10
 8001cbe:	9802      	ldr	r0, [sp, #8]
 8001cc0:	f000 fae0 	bl	8002284 <__multadd>
 8001cc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001cc6:	0007      	movs	r7, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	dc4d      	bgt.n	8001d68 <_dtoa_r+0x994>
 8001ccc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	dd46      	ble.n	8001d60 <_dtoa_r+0x98c>
 8001cd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d000      	beq.n	8001cda <_dtoa_r+0x906>
 8001cd8:	e5e8      	b.n	80018ac <_dtoa_r+0x4d8>
 8001cda:	0031      	movs	r1, r6
 8001cdc:	2205      	movs	r2, #5
 8001cde:	9802      	ldr	r0, [sp, #8]
 8001ce0:	f000 fad0 	bl	8002284 <__multadd>
 8001ce4:	0006      	movs	r6, r0
 8001ce6:	0001      	movs	r1, r0
 8001ce8:	9804      	ldr	r0, [sp, #16]
 8001cea:	f000 fcf1 	bl	80026d0 <__mcmp>
 8001cee:	2800      	cmp	r0, #0
 8001cf0:	dc00      	bgt.n	8001cf4 <_dtoa_r+0x920>
 8001cf2:	e5db      	b.n	80018ac <_dtoa_r+0x4d8>
 8001cf4:	9b05      	ldr	r3, [sp, #20]
 8001cf6:	9a05      	ldr	r2, [sp, #20]
 8001cf8:	1c5c      	adds	r4, r3, #1
 8001cfa:	2331      	movs	r3, #49	@ 0x31
 8001cfc:	7013      	strb	r3, [r2, #0]
 8001cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001d00:	3301      	adds	r3, #1
 8001d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d04:	e5d6      	b.n	80018b4 <_dtoa_r+0x4e0>
 8001d06:	2336      	movs	r3, #54	@ 0x36
 8001d08:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8001d0a:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8001d0c:	1a9b      	subs	r3, r3, r2
 8001d0e:	9c06      	ldr	r4, [sp, #24]
 8001d10:	e720      	b.n	8001b54 <_dtoa_r+0x780>
 8001d12:	9b08      	ldr	r3, [sp, #32]
 8001d14:	1e5d      	subs	r5, r3, #1
 8001d16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001d18:	42ab      	cmp	r3, r5
 8001d1a:	db08      	blt.n	8001d2e <_dtoa_r+0x95a>
 8001d1c:	1b5d      	subs	r5, r3, r5
 8001d1e:	9b08      	ldr	r3, [sp, #32]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	daf4      	bge.n	8001d0e <_dtoa_r+0x93a>
 8001d24:	9b06      	ldr	r3, [sp, #24]
 8001d26:	9a08      	ldr	r2, [sp, #32]
 8001d28:	1a9c      	subs	r4, r3, r2
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	e712      	b.n	8001b54 <_dtoa_r+0x780>
 8001d2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001d30:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8001d32:	1aeb      	subs	r3, r5, r3
 8001d34:	18d3      	adds	r3, r2, r3
 8001d36:	9312      	str	r3, [sp, #72]	@ 0x48
 8001d38:	950e      	str	r5, [sp, #56]	@ 0x38
 8001d3a:	9c06      	ldr	r4, [sp, #24]
 8001d3c:	2500      	movs	r5, #0
 8001d3e:	9b08      	ldr	r3, [sp, #32]
 8001d40:	e708      	b.n	8001b54 <_dtoa_r+0x780>
 8001d42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001d44:	9904      	ldr	r1, [sp, #16]
 8001d46:	e742      	b.n	8001bce <_dtoa_r+0x7fa>
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d08c      	beq.n	8001c66 <_dtoa_r+0x892>
 8001d4c:	331c      	adds	r3, #28
 8001d4e:	e783      	b.n	8001c58 <_dtoa_r+0x884>
 8001d50:	0013      	movs	r3, r2
 8001d52:	e7fb      	b.n	8001d4c <_dtoa_r+0x978>
 8001d54:	9b03      	ldr	r3, [sp, #12]
 8001d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d58:	9b08      	ldr	r3, [sp, #32]
 8001d5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	ddb5      	ble.n	8001ccc <_dtoa_r+0x8f8>
 8001d60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d100      	bne.n	8001d68 <_dtoa_r+0x994>
 8001d66:	e107      	b.n	8001f78 <_dtoa_r+0xba4>
 8001d68:	2c00      	cmp	r4, #0
 8001d6a:	dd05      	ble.n	8001d78 <_dtoa_r+0x9a4>
 8001d6c:	0039      	movs	r1, r7
 8001d6e:	0022      	movs	r2, r4
 8001d70:	9802      	ldr	r0, [sp, #8]
 8001d72:	f000 fc41 	bl	80025f8 <__lshift>
 8001d76:	0007      	movs	r7, r0
 8001d78:	9703      	str	r7, [sp, #12]
 8001d7a:	2d00      	cmp	r5, #0
 8001d7c:	d020      	beq.n	8001dc0 <_dtoa_r+0x9ec>
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	9802      	ldr	r0, [sp, #8]
 8001d82:	f000 fa19 	bl	80021b8 <_Balloc>
 8001d86:	1e04      	subs	r4, r0, #0
 8001d88:	d10c      	bne.n	8001da4 <_dtoa_r+0x9d0>
 8001d8a:	0022      	movs	r2, r4
 8001d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e44 <_dtoa_r+0xa70>)
 8001d8e:	482e      	ldr	r0, [pc, #184]	@ (8001e48 <_dtoa_r+0xa74>)
 8001d90:	492e      	ldr	r1, [pc, #184]	@ (8001e4c <_dtoa_r+0xa78>)
 8001d92:	f7ff fb34 	bl	80013fe <_dtoa_r+0x2a>
 8001d96:	0026      	movs	r6, r4
 8001d98:	0037      	movs	r7, r6
 8001d9a:	e7ab      	b.n	8001cf4 <_dtoa_r+0x920>
 8001d9c:	9b03      	ldr	r3, [sp, #12]
 8001d9e:	9e08      	ldr	r6, [sp, #32]
 8001da0:	9309      	str	r3, [sp, #36]	@ 0x24
 8001da2:	e7f9      	b.n	8001d98 <_dtoa_r+0x9c4>
 8001da4:	0039      	movs	r1, r7
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	310c      	adds	r1, #12
 8001daa:	3202      	adds	r2, #2
 8001dac:	0092      	lsls	r2, r2, #2
 8001dae:	300c      	adds	r0, #12
 8001db0:	f000 fe76 	bl	8002aa0 <memcpy>
 8001db4:	2201      	movs	r2, #1
 8001db6:	0021      	movs	r1, r4
 8001db8:	9802      	ldr	r0, [sp, #8]
 8001dba:	f000 fc1d 	bl	80025f8 <__lshift>
 8001dbe:	9003      	str	r0, [sp, #12]
 8001dc0:	9b05      	ldr	r3, [sp, #20]
 8001dc2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8001dc4:	9306      	str	r3, [sp, #24]
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	189b      	adds	r3, r3, r2
 8001dca:	2201      	movs	r2, #1
 8001dcc:	930e      	str	r3, [sp, #56]	@ 0x38
 8001dce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	930c      	str	r3, [sp, #48]	@ 0x30
 8001dd4:	0031      	movs	r1, r6
 8001dd6:	9804      	ldr	r0, [sp, #16]
 8001dd8:	f7ff fa76 	bl	80012c8 <quorem>
 8001ddc:	0039      	movs	r1, r7
 8001dde:	0005      	movs	r5, r0
 8001de0:	900a      	str	r0, [sp, #40]	@ 0x28
 8001de2:	9804      	ldr	r0, [sp, #16]
 8001de4:	f000 fc74 	bl	80026d0 <__mcmp>
 8001de8:	9a03      	ldr	r2, [sp, #12]
 8001dea:	900b      	str	r0, [sp, #44]	@ 0x2c
 8001dec:	0031      	movs	r1, r6
 8001dee:	9802      	ldr	r0, [sp, #8]
 8001df0:	f000 fc8a 	bl	8002708 <__mdiff>
 8001df4:	2201      	movs	r2, #1
 8001df6:	68c3      	ldr	r3, [r0, #12]
 8001df8:	0004      	movs	r4, r0
 8001dfa:	3530      	adds	r5, #48	@ 0x30
 8001dfc:	9208      	str	r2, [sp, #32]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d104      	bne.n	8001e0c <_dtoa_r+0xa38>
 8001e02:	0001      	movs	r1, r0
 8001e04:	9804      	ldr	r0, [sp, #16]
 8001e06:	f000 fc63 	bl	80026d0 <__mcmp>
 8001e0a:	9008      	str	r0, [sp, #32]
 8001e0c:	0021      	movs	r1, r4
 8001e0e:	9802      	ldr	r0, [sp, #8]
 8001e10:	f000 fa14 	bl	800223c <_Bfree>
 8001e14:	9b06      	ldr	r3, [sp, #24]
 8001e16:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8001e18:	1c5c      	adds	r4, r3, #1
 8001e1a:	9b08      	ldr	r3, [sp, #32]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8001e20:	4313      	orrs	r3, r2
 8001e22:	d115      	bne.n	8001e50 <_dtoa_r+0xa7c>
 8001e24:	2d39      	cmp	r5, #57	@ 0x39
 8001e26:	d02e      	beq.n	8001e86 <_dtoa_r+0xab2>
 8001e28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	dd01      	ble.n	8001e32 <_dtoa_r+0xa5e>
 8001e2e:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8001e30:	3531      	adds	r5, #49	@ 0x31
 8001e32:	9b06      	ldr	r3, [sp, #24]
 8001e34:	701d      	strb	r5, [r3, #0]
 8001e36:	e53f      	b.n	80018b8 <_dtoa_r+0x4e4>
 8001e38:	40240000 	.word	0x40240000
 8001e3c:	00000433 	.word	0x00000433
 8001e40:	7ff00000 	.word	0x7ff00000
 8001e44:	0800a99d 	.word	0x0800a99d
 8001e48:	0800a944 	.word	0x0800a944
 8001e4c:	000002ef 	.word	0x000002ef
 8001e50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	db04      	blt.n	8001e60 <_dtoa_r+0xa8c>
 8001e56:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	d11e      	bne.n	8001e9e <_dtoa_r+0xaca>
 8001e60:	9b08      	ldr	r3, [sp, #32]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	dde5      	ble.n	8001e32 <_dtoa_r+0xa5e>
 8001e66:	9904      	ldr	r1, [sp, #16]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	9802      	ldr	r0, [sp, #8]
 8001e6c:	f000 fbc4 	bl	80025f8 <__lshift>
 8001e70:	0031      	movs	r1, r6
 8001e72:	9004      	str	r0, [sp, #16]
 8001e74:	f000 fc2c 	bl	80026d0 <__mcmp>
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	dc02      	bgt.n	8001e82 <_dtoa_r+0xaae>
 8001e7c:	d1d9      	bne.n	8001e32 <_dtoa_r+0xa5e>
 8001e7e:	07eb      	lsls	r3, r5, #31
 8001e80:	d5d7      	bpl.n	8001e32 <_dtoa_r+0xa5e>
 8001e82:	2d39      	cmp	r5, #57	@ 0x39
 8001e84:	d1d3      	bne.n	8001e2e <_dtoa_r+0xa5a>
 8001e86:	2339      	movs	r3, #57	@ 0x39
 8001e88:	9a06      	ldr	r2, [sp, #24]
 8001e8a:	7013      	strb	r3, [r2, #0]
 8001e8c:	0023      	movs	r3, r4
 8001e8e:	001c      	movs	r4, r3
 8001e90:	3b01      	subs	r3, #1
 8001e92:	781a      	ldrb	r2, [r3, #0]
 8001e94:	2a39      	cmp	r2, #57	@ 0x39
 8001e96:	d051      	beq.n	8001f3c <_dtoa_r+0xb68>
 8001e98:	3201      	adds	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
 8001e9c:	e50c      	b.n	80018b8 <_dtoa_r+0x4e4>
 8001e9e:	9b08      	ldr	r3, [sp, #32]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	dd03      	ble.n	8001eac <_dtoa_r+0xad8>
 8001ea4:	2d39      	cmp	r5, #57	@ 0x39
 8001ea6:	d0ee      	beq.n	8001e86 <_dtoa_r+0xab2>
 8001ea8:	3501      	adds	r5, #1
 8001eaa:	e7c2      	b.n	8001e32 <_dtoa_r+0xa5e>
 8001eac:	9b06      	ldr	r3, [sp, #24]
 8001eae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001eb0:	701d      	strb	r5, [r3, #0]
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d02d      	beq.n	8001f12 <_dtoa_r+0xb3e>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	220a      	movs	r2, #10
 8001eba:	9904      	ldr	r1, [sp, #16]
 8001ebc:	9802      	ldr	r0, [sp, #8]
 8001ebe:	f000 f9e1 	bl	8002284 <__multadd>
 8001ec2:	9b03      	ldr	r3, [sp, #12]
 8001ec4:	9004      	str	r0, [sp, #16]
 8001ec6:	429f      	cmp	r7, r3
 8001ec8:	d109      	bne.n	8001ede <_dtoa_r+0xb0a>
 8001eca:	0039      	movs	r1, r7
 8001ecc:	2300      	movs	r3, #0
 8001ece:	220a      	movs	r2, #10
 8001ed0:	9802      	ldr	r0, [sp, #8]
 8001ed2:	f000 f9d7 	bl	8002284 <__multadd>
 8001ed6:	0007      	movs	r7, r0
 8001ed8:	9003      	str	r0, [sp, #12]
 8001eda:	9406      	str	r4, [sp, #24]
 8001edc:	e77a      	b.n	8001dd4 <_dtoa_r+0xa00>
 8001ede:	0039      	movs	r1, r7
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	220a      	movs	r2, #10
 8001ee4:	9802      	ldr	r0, [sp, #8]
 8001ee6:	f000 f9cd 	bl	8002284 <__multadd>
 8001eea:	2300      	movs	r3, #0
 8001eec:	0007      	movs	r7, r0
 8001eee:	220a      	movs	r2, #10
 8001ef0:	9903      	ldr	r1, [sp, #12]
 8001ef2:	9802      	ldr	r0, [sp, #8]
 8001ef4:	f000 f9c6 	bl	8002284 <__multadd>
 8001ef8:	9003      	str	r0, [sp, #12]
 8001efa:	e7ee      	b.n	8001eda <_dtoa_r+0xb06>
 8001efc:	2400      	movs	r4, #0
 8001efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001f00:	42a3      	cmp	r3, r4
 8001f02:	dd01      	ble.n	8001f08 <_dtoa_r+0xb34>
 8001f04:	001c      	movs	r4, r3
 8001f06:	3c01      	subs	r4, #1
 8001f08:	9703      	str	r7, [sp, #12]
 8001f0a:	2700      	movs	r7, #0
 8001f0c:	9b05      	ldr	r3, [sp, #20]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	18e4      	adds	r4, r4, r3
 8001f12:	9904      	ldr	r1, [sp, #16]
 8001f14:	2201      	movs	r2, #1
 8001f16:	9802      	ldr	r0, [sp, #8]
 8001f18:	f000 fb6e 	bl	80025f8 <__lshift>
 8001f1c:	0031      	movs	r1, r6
 8001f1e:	9004      	str	r0, [sp, #16]
 8001f20:	f000 fbd6 	bl	80026d0 <__mcmp>
 8001f24:	2800      	cmp	r0, #0
 8001f26:	dcb1      	bgt.n	8001e8c <_dtoa_r+0xab8>
 8001f28:	d101      	bne.n	8001f2e <_dtoa_r+0xb5a>
 8001f2a:	07ed      	lsls	r5, r5, #31
 8001f2c:	d4ae      	bmi.n	8001e8c <_dtoa_r+0xab8>
 8001f2e:	0023      	movs	r3, r4
 8001f30:	001c      	movs	r4, r3
 8001f32:	3b01      	subs	r3, #1
 8001f34:	781a      	ldrb	r2, [r3, #0]
 8001f36:	2a30      	cmp	r2, #48	@ 0x30
 8001f38:	d0fa      	beq.n	8001f30 <_dtoa_r+0xb5c>
 8001f3a:	e4bd      	b.n	80018b8 <_dtoa_r+0x4e4>
 8001f3c:	9a05      	ldr	r2, [sp, #20]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d1a5      	bne.n	8001e8e <_dtoa_r+0xaba>
 8001f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001f44:	3301      	adds	r3, #1
 8001f46:	9309      	str	r3, [sp, #36]	@ 0x24
 8001f48:	2331      	movs	r3, #49	@ 0x31
 8001f4a:	7013      	strb	r3, [r2, #0]
 8001f4c:	e4b4      	b.n	80018b8 <_dtoa_r+0x4e4>
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <_dtoa_r+0xbd0>)
 8001f50:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8001f52:	9305      	str	r3, [sp, #20]
 8001f54:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <_dtoa_r+0xbd4>)
 8001f56:	2a00      	cmp	r2, #0
 8001f58:	d001      	beq.n	8001f5e <_dtoa_r+0xb8a>
 8001f5a:	f7ff fa81 	bl	8001460 <_dtoa_r+0x8c>
 8001f5e:	f7ff fa81 	bl	8001464 <_dtoa_r+0x90>
 8001f62:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	dc00      	bgt.n	8001f6a <_dtoa_r+0xb96>
 8001f68:	e648      	b.n	8001bfc <_dtoa_r+0x828>
 8001f6a:	2001      	movs	r0, #1
 8001f6c:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8001f6e:	e665      	b.n	8001c3c <_dtoa_r+0x868>
 8001f70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	dc00      	bgt.n	8001f78 <_dtoa_r+0xba4>
 8001f76:	e6a9      	b.n	8001ccc <_dtoa_r+0x8f8>
 8001f78:	2400      	movs	r4, #0
 8001f7a:	0031      	movs	r1, r6
 8001f7c:	9804      	ldr	r0, [sp, #16]
 8001f7e:	f7ff f9a3 	bl	80012c8 <quorem>
 8001f82:	9b05      	ldr	r3, [sp, #20]
 8001f84:	3030      	adds	r0, #48	@ 0x30
 8001f86:	5518      	strb	r0, [r3, r4]
 8001f88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001f8a:	3401      	adds	r4, #1
 8001f8c:	0005      	movs	r5, r0
 8001f8e:	42a3      	cmp	r3, r4
 8001f90:	ddb4      	ble.n	8001efc <_dtoa_r+0xb28>
 8001f92:	2300      	movs	r3, #0
 8001f94:	220a      	movs	r2, #10
 8001f96:	9904      	ldr	r1, [sp, #16]
 8001f98:	9802      	ldr	r0, [sp, #8]
 8001f9a:	f000 f973 	bl	8002284 <__multadd>
 8001f9e:	9004      	str	r0, [sp, #16]
 8001fa0:	e7eb      	b.n	8001f7a <_dtoa_r+0xba6>
 8001fa2:	46c0      	nop			@ (mov r8, r8)
 8001fa4:	0800a920 	.word	0x0800a920
 8001fa8:	0800a928 	.word	0x0800a928

08001fac <_free_r>:
 8001fac:	b570      	push	{r4, r5, r6, lr}
 8001fae:	0005      	movs	r5, r0
 8001fb0:	1e0c      	subs	r4, r1, #0
 8001fb2:	d010      	beq.n	8001fd6 <_free_r+0x2a>
 8001fb4:	3c04      	subs	r4, #4
 8001fb6:	6823      	ldr	r3, [r4, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	da00      	bge.n	8001fbe <_free_r+0x12>
 8001fbc:	18e4      	adds	r4, r4, r3
 8001fbe:	0028      	movs	r0, r5
 8001fc0:	f000 f8ea 	bl	8002198 <__malloc_lock>
 8001fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <_free_r+0x90>)
 8001fc6:	6813      	ldr	r3, [r2, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d105      	bne.n	8001fd8 <_free_r+0x2c>
 8001fcc:	6063      	str	r3, [r4, #4]
 8001fce:	6014      	str	r4, [r2, #0]
 8001fd0:	0028      	movs	r0, r5
 8001fd2:	f000 f8e9 	bl	80021a8 <__malloc_unlock>
 8001fd6:	bd70      	pop	{r4, r5, r6, pc}
 8001fd8:	42a3      	cmp	r3, r4
 8001fda:	d908      	bls.n	8001fee <_free_r+0x42>
 8001fdc:	6820      	ldr	r0, [r4, #0]
 8001fde:	1821      	adds	r1, r4, r0
 8001fe0:	428b      	cmp	r3, r1
 8001fe2:	d1f3      	bne.n	8001fcc <_free_r+0x20>
 8001fe4:	6819      	ldr	r1, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	1809      	adds	r1, r1, r0
 8001fea:	6021      	str	r1, [r4, #0]
 8001fec:	e7ee      	b.n	8001fcc <_free_r+0x20>
 8001fee:	001a      	movs	r2, r3
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <_free_r+0x4e>
 8001ff6:	42a3      	cmp	r3, r4
 8001ff8:	d9f9      	bls.n	8001fee <_free_r+0x42>
 8001ffa:	6811      	ldr	r1, [r2, #0]
 8001ffc:	1850      	adds	r0, r2, r1
 8001ffe:	42a0      	cmp	r0, r4
 8002000:	d10b      	bne.n	800201a <_free_r+0x6e>
 8002002:	6820      	ldr	r0, [r4, #0]
 8002004:	1809      	adds	r1, r1, r0
 8002006:	1850      	adds	r0, r2, r1
 8002008:	6011      	str	r1, [r2, #0]
 800200a:	4283      	cmp	r3, r0
 800200c:	d1e0      	bne.n	8001fd0 <_free_r+0x24>
 800200e:	6818      	ldr	r0, [r3, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	1841      	adds	r1, r0, r1
 8002014:	6011      	str	r1, [r2, #0]
 8002016:	6053      	str	r3, [r2, #4]
 8002018:	e7da      	b.n	8001fd0 <_free_r+0x24>
 800201a:	42a0      	cmp	r0, r4
 800201c:	d902      	bls.n	8002024 <_free_r+0x78>
 800201e:	230c      	movs	r3, #12
 8002020:	602b      	str	r3, [r5, #0]
 8002022:	e7d5      	b.n	8001fd0 <_free_r+0x24>
 8002024:	6820      	ldr	r0, [r4, #0]
 8002026:	1821      	adds	r1, r4, r0
 8002028:	428b      	cmp	r3, r1
 800202a:	d103      	bne.n	8002034 <_free_r+0x88>
 800202c:	6819      	ldr	r1, [r3, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	1809      	adds	r1, r1, r0
 8002032:	6021      	str	r1, [r4, #0]
 8002034:	6063      	str	r3, [r4, #4]
 8002036:	6054      	str	r4, [r2, #4]
 8002038:	e7ca      	b.n	8001fd0 <_free_r+0x24>
 800203a:	46c0      	nop			@ (mov r8, r8)
 800203c:	20000638 	.word	0x20000638

08002040 <malloc>:
 8002040:	b510      	push	{r4, lr}
 8002042:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <malloc+0x10>)
 8002044:	0001      	movs	r1, r0
 8002046:	6818      	ldr	r0, [r3, #0]
 8002048:	f000 f826 	bl	8002098 <_malloc_r>
 800204c:	bd10      	pop	{r4, pc}
 800204e:	46c0      	nop			@ (mov r8, r8)
 8002050:	200000cc 	.word	0x200000cc

08002054 <sbrk_aligned>:
 8002054:	b570      	push	{r4, r5, r6, lr}
 8002056:	4e0f      	ldr	r6, [pc, #60]	@ (8002094 <sbrk_aligned+0x40>)
 8002058:	000d      	movs	r5, r1
 800205a:	6831      	ldr	r1, [r6, #0]
 800205c:	0004      	movs	r4, r0
 800205e:	2900      	cmp	r1, #0
 8002060:	d102      	bne.n	8002068 <sbrk_aligned+0x14>
 8002062:	f000 fd0b 	bl	8002a7c <_sbrk_r>
 8002066:	6030      	str	r0, [r6, #0]
 8002068:	0029      	movs	r1, r5
 800206a:	0020      	movs	r0, r4
 800206c:	f000 fd06 	bl	8002a7c <_sbrk_r>
 8002070:	1c43      	adds	r3, r0, #1
 8002072:	d103      	bne.n	800207c <sbrk_aligned+0x28>
 8002074:	2501      	movs	r5, #1
 8002076:	426d      	negs	r5, r5
 8002078:	0028      	movs	r0, r5
 800207a:	bd70      	pop	{r4, r5, r6, pc}
 800207c:	2303      	movs	r3, #3
 800207e:	1cc5      	adds	r5, r0, #3
 8002080:	439d      	bics	r5, r3
 8002082:	42a8      	cmp	r0, r5
 8002084:	d0f8      	beq.n	8002078 <sbrk_aligned+0x24>
 8002086:	1a29      	subs	r1, r5, r0
 8002088:	0020      	movs	r0, r4
 800208a:	f000 fcf7 	bl	8002a7c <_sbrk_r>
 800208e:	3001      	adds	r0, #1
 8002090:	d1f2      	bne.n	8002078 <sbrk_aligned+0x24>
 8002092:	e7ef      	b.n	8002074 <sbrk_aligned+0x20>
 8002094:	20000634 	.word	0x20000634

08002098 <_malloc_r>:
 8002098:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800209a:	2203      	movs	r2, #3
 800209c:	1ccb      	adds	r3, r1, #3
 800209e:	4393      	bics	r3, r2
 80020a0:	3308      	adds	r3, #8
 80020a2:	0005      	movs	r5, r0
 80020a4:	001f      	movs	r7, r3
 80020a6:	2b0c      	cmp	r3, #12
 80020a8:	d234      	bcs.n	8002114 <_malloc_r+0x7c>
 80020aa:	270c      	movs	r7, #12
 80020ac:	42b9      	cmp	r1, r7
 80020ae:	d833      	bhi.n	8002118 <_malloc_r+0x80>
 80020b0:	0028      	movs	r0, r5
 80020b2:	f000 f871 	bl	8002198 <__malloc_lock>
 80020b6:	4e37      	ldr	r6, [pc, #220]	@ (8002194 <_malloc_r+0xfc>)
 80020b8:	6833      	ldr	r3, [r6, #0]
 80020ba:	001c      	movs	r4, r3
 80020bc:	2c00      	cmp	r4, #0
 80020be:	d12f      	bne.n	8002120 <_malloc_r+0x88>
 80020c0:	0039      	movs	r1, r7
 80020c2:	0028      	movs	r0, r5
 80020c4:	f7ff ffc6 	bl	8002054 <sbrk_aligned>
 80020c8:	0004      	movs	r4, r0
 80020ca:	1c43      	adds	r3, r0, #1
 80020cc:	d15f      	bne.n	800218e <_malloc_r+0xf6>
 80020ce:	6834      	ldr	r4, [r6, #0]
 80020d0:	9400      	str	r4, [sp, #0]
 80020d2:	9b00      	ldr	r3, [sp, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d14a      	bne.n	800216e <_malloc_r+0xd6>
 80020d8:	2c00      	cmp	r4, #0
 80020da:	d052      	beq.n	8002182 <_malloc_r+0xea>
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	0028      	movs	r0, r5
 80020e0:	18e3      	adds	r3, r4, r3
 80020e2:	9900      	ldr	r1, [sp, #0]
 80020e4:	9301      	str	r3, [sp, #4]
 80020e6:	f000 fcc9 	bl	8002a7c <_sbrk_r>
 80020ea:	9b01      	ldr	r3, [sp, #4]
 80020ec:	4283      	cmp	r3, r0
 80020ee:	d148      	bne.n	8002182 <_malloc_r+0xea>
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	0028      	movs	r0, r5
 80020f4:	1aff      	subs	r7, r7, r3
 80020f6:	0039      	movs	r1, r7
 80020f8:	f7ff ffac 	bl	8002054 <sbrk_aligned>
 80020fc:	3001      	adds	r0, #1
 80020fe:	d040      	beq.n	8002182 <_malloc_r+0xea>
 8002100:	6823      	ldr	r3, [r4, #0]
 8002102:	19db      	adds	r3, r3, r7
 8002104:	6023      	str	r3, [r4, #0]
 8002106:	6833      	ldr	r3, [r6, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	2a00      	cmp	r2, #0
 800210c:	d133      	bne.n	8002176 <_malloc_r+0xde>
 800210e:	9b00      	ldr	r3, [sp, #0]
 8002110:	6033      	str	r3, [r6, #0]
 8002112:	e019      	b.n	8002148 <_malloc_r+0xb0>
 8002114:	2b00      	cmp	r3, #0
 8002116:	dac9      	bge.n	80020ac <_malloc_r+0x14>
 8002118:	230c      	movs	r3, #12
 800211a:	602b      	str	r3, [r5, #0]
 800211c:	2000      	movs	r0, #0
 800211e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002120:	6821      	ldr	r1, [r4, #0]
 8002122:	1bc9      	subs	r1, r1, r7
 8002124:	d420      	bmi.n	8002168 <_malloc_r+0xd0>
 8002126:	290b      	cmp	r1, #11
 8002128:	d90a      	bls.n	8002140 <_malloc_r+0xa8>
 800212a:	19e2      	adds	r2, r4, r7
 800212c:	6027      	str	r7, [r4, #0]
 800212e:	42a3      	cmp	r3, r4
 8002130:	d104      	bne.n	800213c <_malloc_r+0xa4>
 8002132:	6032      	str	r2, [r6, #0]
 8002134:	6863      	ldr	r3, [r4, #4]
 8002136:	6011      	str	r1, [r2, #0]
 8002138:	6053      	str	r3, [r2, #4]
 800213a:	e005      	b.n	8002148 <_malloc_r+0xb0>
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	e7f9      	b.n	8002134 <_malloc_r+0x9c>
 8002140:	6862      	ldr	r2, [r4, #4]
 8002142:	42a3      	cmp	r3, r4
 8002144:	d10e      	bne.n	8002164 <_malloc_r+0xcc>
 8002146:	6032      	str	r2, [r6, #0]
 8002148:	0028      	movs	r0, r5
 800214a:	f000 f82d 	bl	80021a8 <__malloc_unlock>
 800214e:	0020      	movs	r0, r4
 8002150:	2207      	movs	r2, #7
 8002152:	300b      	adds	r0, #11
 8002154:	1d23      	adds	r3, r4, #4
 8002156:	4390      	bics	r0, r2
 8002158:	1ac2      	subs	r2, r0, r3
 800215a:	4298      	cmp	r0, r3
 800215c:	d0df      	beq.n	800211e <_malloc_r+0x86>
 800215e:	1a1b      	subs	r3, r3, r0
 8002160:	50a3      	str	r3, [r4, r2]
 8002162:	e7dc      	b.n	800211e <_malloc_r+0x86>
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	e7ef      	b.n	8002148 <_malloc_r+0xb0>
 8002168:	0023      	movs	r3, r4
 800216a:	6864      	ldr	r4, [r4, #4]
 800216c:	e7a6      	b.n	80020bc <_malloc_r+0x24>
 800216e:	9c00      	ldr	r4, [sp, #0]
 8002170:	6863      	ldr	r3, [r4, #4]
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	e7ad      	b.n	80020d2 <_malloc_r+0x3a>
 8002176:	001a      	movs	r2, r3
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	42a3      	cmp	r3, r4
 800217c:	d1fb      	bne.n	8002176 <_malloc_r+0xde>
 800217e:	2300      	movs	r3, #0
 8002180:	e7da      	b.n	8002138 <_malloc_r+0xa0>
 8002182:	230c      	movs	r3, #12
 8002184:	0028      	movs	r0, r5
 8002186:	602b      	str	r3, [r5, #0]
 8002188:	f000 f80e 	bl	80021a8 <__malloc_unlock>
 800218c:	e7c6      	b.n	800211c <_malloc_r+0x84>
 800218e:	6007      	str	r7, [r0, #0]
 8002190:	e7da      	b.n	8002148 <_malloc_r+0xb0>
 8002192:	46c0      	nop			@ (mov r8, r8)
 8002194:	20000638 	.word	0x20000638

08002198 <__malloc_lock>:
 8002198:	b510      	push	{r4, lr}
 800219a:	4802      	ldr	r0, [pc, #8]	@ (80021a4 <__malloc_lock+0xc>)
 800219c:	f7ff f887 	bl	80012ae <__retarget_lock_acquire_recursive>
 80021a0:	bd10      	pop	{r4, pc}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	20000630 	.word	0x20000630

080021a8 <__malloc_unlock>:
 80021a8:	b510      	push	{r4, lr}
 80021aa:	4802      	ldr	r0, [pc, #8]	@ (80021b4 <__malloc_unlock+0xc>)
 80021ac:	f7ff f880 	bl	80012b0 <__retarget_lock_release_recursive>
 80021b0:	bd10      	pop	{r4, pc}
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	20000630 	.word	0x20000630

080021b8 <_Balloc>:
 80021b8:	b570      	push	{r4, r5, r6, lr}
 80021ba:	69c4      	ldr	r4, [r0, #28]
 80021bc:	0005      	movs	r5, r0
 80021be:	000e      	movs	r6, r1
 80021c0:	2c00      	cmp	r4, #0
 80021c2:	d110      	bne.n	80021e6 <_Balloc+0x2e>
 80021c4:	2010      	movs	r0, #16
 80021c6:	f7ff ff3b 	bl	8002040 <malloc>
 80021ca:	1e04      	subs	r4, r0, #0
 80021cc:	61e8      	str	r0, [r5, #28]
 80021ce:	d105      	bne.n	80021dc <_Balloc+0x24>
 80021d0:	0022      	movs	r2, r4
 80021d2:	216b      	movs	r1, #107	@ 0x6b
 80021d4:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <_Balloc+0x7c>)
 80021d6:	4818      	ldr	r0, [pc, #96]	@ (8002238 <_Balloc+0x80>)
 80021d8:	f000 fc6c 	bl	8002ab4 <__assert_func>
 80021dc:	2300      	movs	r3, #0
 80021de:	6043      	str	r3, [r0, #4]
 80021e0:	6083      	str	r3, [r0, #8]
 80021e2:	6003      	str	r3, [r0, #0]
 80021e4:	60c3      	str	r3, [r0, #12]
 80021e6:	68e3      	ldr	r3, [r4, #12]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d10b      	bne.n	8002204 <_Balloc+0x4c>
 80021ec:	2221      	movs	r2, #33	@ 0x21
 80021ee:	2104      	movs	r1, #4
 80021f0:	0028      	movs	r0, r5
 80021f2:	f000 fc7d 	bl	8002af0 <_calloc_r>
 80021f6:	69eb      	ldr	r3, [r5, #28]
 80021f8:	60e0      	str	r0, [r4, #12]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d101      	bne.n	8002204 <_Balloc+0x4c>
 8002200:	2000      	movs	r0, #0
 8002202:	bd70      	pop	{r4, r5, r6, pc}
 8002204:	00b2      	lsls	r2, r6, #2
 8002206:	189b      	adds	r3, r3, r2
 8002208:	6818      	ldr	r0, [r3, #0]
 800220a:	2800      	cmp	r0, #0
 800220c:	d005      	beq.n	800221a <_Balloc+0x62>
 800220e:	6802      	ldr	r2, [r0, #0]
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	2300      	movs	r3, #0
 8002214:	6103      	str	r3, [r0, #16]
 8002216:	60c3      	str	r3, [r0, #12]
 8002218:	e7f3      	b.n	8002202 <_Balloc+0x4a>
 800221a:	2101      	movs	r1, #1
 800221c:	000c      	movs	r4, r1
 800221e:	40b4      	lsls	r4, r6
 8002220:	1d62      	adds	r2, r4, #5
 8002222:	0028      	movs	r0, r5
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	f000 fc63 	bl	8002af0 <_calloc_r>
 800222a:	2800      	cmp	r0, #0
 800222c:	d0e8      	beq.n	8002200 <_Balloc+0x48>
 800222e:	6046      	str	r6, [r0, #4]
 8002230:	6084      	str	r4, [r0, #8]
 8002232:	e7ee      	b.n	8002212 <_Balloc+0x5a>
 8002234:	0800a92d 	.word	0x0800a92d
 8002238:	0800a9ae 	.word	0x0800a9ae

0800223c <_Bfree>:
 800223c:	b570      	push	{r4, r5, r6, lr}
 800223e:	69c6      	ldr	r6, [r0, #28]
 8002240:	0005      	movs	r5, r0
 8002242:	000c      	movs	r4, r1
 8002244:	2e00      	cmp	r6, #0
 8002246:	d10e      	bne.n	8002266 <_Bfree+0x2a>
 8002248:	2010      	movs	r0, #16
 800224a:	f7ff fef9 	bl	8002040 <malloc>
 800224e:	1e02      	subs	r2, r0, #0
 8002250:	61e8      	str	r0, [r5, #28]
 8002252:	d104      	bne.n	800225e <_Bfree+0x22>
 8002254:	218f      	movs	r1, #143	@ 0x8f
 8002256:	4b09      	ldr	r3, [pc, #36]	@ (800227c <_Bfree+0x40>)
 8002258:	4809      	ldr	r0, [pc, #36]	@ (8002280 <_Bfree+0x44>)
 800225a:	f000 fc2b 	bl	8002ab4 <__assert_func>
 800225e:	6046      	str	r6, [r0, #4]
 8002260:	6086      	str	r6, [r0, #8]
 8002262:	6006      	str	r6, [r0, #0]
 8002264:	60c6      	str	r6, [r0, #12]
 8002266:	2c00      	cmp	r4, #0
 8002268:	d007      	beq.n	800227a <_Bfree+0x3e>
 800226a:	69eb      	ldr	r3, [r5, #28]
 800226c:	6862      	ldr	r2, [r4, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	0092      	lsls	r2, r2, #2
 8002272:	189b      	adds	r3, r3, r2
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	6022      	str	r2, [r4, #0]
 8002278:	601c      	str	r4, [r3, #0]
 800227a:	bd70      	pop	{r4, r5, r6, pc}
 800227c:	0800a92d 	.word	0x0800a92d
 8002280:	0800a9ae 	.word	0x0800a9ae

08002284 <__multadd>:
 8002284:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002286:	000f      	movs	r7, r1
 8002288:	9001      	str	r0, [sp, #4]
 800228a:	000c      	movs	r4, r1
 800228c:	001e      	movs	r6, r3
 800228e:	2000      	movs	r0, #0
 8002290:	690d      	ldr	r5, [r1, #16]
 8002292:	3714      	adds	r7, #20
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	3001      	adds	r0, #1
 8002298:	b299      	uxth	r1, r3
 800229a:	4351      	muls	r1, r2
 800229c:	0c1b      	lsrs	r3, r3, #16
 800229e:	4353      	muls	r3, r2
 80022a0:	1989      	adds	r1, r1, r6
 80022a2:	0c0e      	lsrs	r6, r1, #16
 80022a4:	199b      	adds	r3, r3, r6
 80022a6:	0c1e      	lsrs	r6, r3, #16
 80022a8:	b289      	uxth	r1, r1
 80022aa:	041b      	lsls	r3, r3, #16
 80022ac:	185b      	adds	r3, r3, r1
 80022ae:	c708      	stmia	r7!, {r3}
 80022b0:	4285      	cmp	r5, r0
 80022b2:	dcef      	bgt.n	8002294 <__multadd+0x10>
 80022b4:	2e00      	cmp	r6, #0
 80022b6:	d022      	beq.n	80022fe <__multadd+0x7a>
 80022b8:	68a3      	ldr	r3, [r4, #8]
 80022ba:	42ab      	cmp	r3, r5
 80022bc:	dc19      	bgt.n	80022f2 <__multadd+0x6e>
 80022be:	6861      	ldr	r1, [r4, #4]
 80022c0:	9801      	ldr	r0, [sp, #4]
 80022c2:	3101      	adds	r1, #1
 80022c4:	f7ff ff78 	bl	80021b8 <_Balloc>
 80022c8:	1e07      	subs	r7, r0, #0
 80022ca:	d105      	bne.n	80022d8 <__multadd+0x54>
 80022cc:	003a      	movs	r2, r7
 80022ce:	21ba      	movs	r1, #186	@ 0xba
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <__multadd+0x80>)
 80022d2:	480d      	ldr	r0, [pc, #52]	@ (8002308 <__multadd+0x84>)
 80022d4:	f000 fbee 	bl	8002ab4 <__assert_func>
 80022d8:	0021      	movs	r1, r4
 80022da:	6922      	ldr	r2, [r4, #16]
 80022dc:	310c      	adds	r1, #12
 80022de:	3202      	adds	r2, #2
 80022e0:	0092      	lsls	r2, r2, #2
 80022e2:	300c      	adds	r0, #12
 80022e4:	f000 fbdc 	bl	8002aa0 <memcpy>
 80022e8:	0021      	movs	r1, r4
 80022ea:	9801      	ldr	r0, [sp, #4]
 80022ec:	f7ff ffa6 	bl	800223c <_Bfree>
 80022f0:	003c      	movs	r4, r7
 80022f2:	1d2b      	adds	r3, r5, #4
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	18e3      	adds	r3, r4, r3
 80022f8:	3501      	adds	r5, #1
 80022fa:	605e      	str	r6, [r3, #4]
 80022fc:	6125      	str	r5, [r4, #16]
 80022fe:	0020      	movs	r0, r4
 8002300:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002302:	46c0      	nop			@ (mov r8, r8)
 8002304:	0800a99d 	.word	0x0800a99d
 8002308:	0800a9ae 	.word	0x0800a9ae

0800230c <__hi0bits>:
 800230c:	2280      	movs	r2, #128	@ 0x80
 800230e:	0003      	movs	r3, r0
 8002310:	0252      	lsls	r2, r2, #9
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d201      	bcs.n	800231c <__hi0bits+0x10>
 8002318:	041b      	lsls	r3, r3, #16
 800231a:	3010      	adds	r0, #16
 800231c:	2280      	movs	r2, #128	@ 0x80
 800231e:	0452      	lsls	r2, r2, #17
 8002320:	4293      	cmp	r3, r2
 8002322:	d201      	bcs.n	8002328 <__hi0bits+0x1c>
 8002324:	3008      	adds	r0, #8
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	2280      	movs	r2, #128	@ 0x80
 800232a:	0552      	lsls	r2, r2, #21
 800232c:	4293      	cmp	r3, r2
 800232e:	d201      	bcs.n	8002334 <__hi0bits+0x28>
 8002330:	3004      	adds	r0, #4
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	2280      	movs	r2, #128	@ 0x80
 8002336:	05d2      	lsls	r2, r2, #23
 8002338:	4293      	cmp	r3, r2
 800233a:	d201      	bcs.n	8002340 <__hi0bits+0x34>
 800233c:	3002      	adds	r0, #2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	db03      	blt.n	800234c <__hi0bits+0x40>
 8002344:	3001      	adds	r0, #1
 8002346:	4213      	tst	r3, r2
 8002348:	d100      	bne.n	800234c <__hi0bits+0x40>
 800234a:	2020      	movs	r0, #32
 800234c:	4770      	bx	lr

0800234e <__lo0bits>:
 800234e:	6803      	ldr	r3, [r0, #0]
 8002350:	0001      	movs	r1, r0
 8002352:	2207      	movs	r2, #7
 8002354:	0018      	movs	r0, r3
 8002356:	4010      	ands	r0, r2
 8002358:	4213      	tst	r3, r2
 800235a:	d00d      	beq.n	8002378 <__lo0bits+0x2a>
 800235c:	3a06      	subs	r2, #6
 800235e:	2000      	movs	r0, #0
 8002360:	4213      	tst	r3, r2
 8002362:	d105      	bne.n	8002370 <__lo0bits+0x22>
 8002364:	3002      	adds	r0, #2
 8002366:	4203      	tst	r3, r0
 8002368:	d003      	beq.n	8002372 <__lo0bits+0x24>
 800236a:	40d3      	lsrs	r3, r2
 800236c:	0010      	movs	r0, r2
 800236e:	600b      	str	r3, [r1, #0]
 8002370:	4770      	bx	lr
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	600b      	str	r3, [r1, #0]
 8002376:	e7fb      	b.n	8002370 <__lo0bits+0x22>
 8002378:	b29a      	uxth	r2, r3
 800237a:	2a00      	cmp	r2, #0
 800237c:	d101      	bne.n	8002382 <__lo0bits+0x34>
 800237e:	2010      	movs	r0, #16
 8002380:	0c1b      	lsrs	r3, r3, #16
 8002382:	b2da      	uxtb	r2, r3
 8002384:	2a00      	cmp	r2, #0
 8002386:	d101      	bne.n	800238c <__lo0bits+0x3e>
 8002388:	3008      	adds	r0, #8
 800238a:	0a1b      	lsrs	r3, r3, #8
 800238c:	071a      	lsls	r2, r3, #28
 800238e:	d101      	bne.n	8002394 <__lo0bits+0x46>
 8002390:	3004      	adds	r0, #4
 8002392:	091b      	lsrs	r3, r3, #4
 8002394:	079a      	lsls	r2, r3, #30
 8002396:	d101      	bne.n	800239c <__lo0bits+0x4e>
 8002398:	3002      	adds	r0, #2
 800239a:	089b      	lsrs	r3, r3, #2
 800239c:	07da      	lsls	r2, r3, #31
 800239e:	d4e9      	bmi.n	8002374 <__lo0bits+0x26>
 80023a0:	3001      	adds	r0, #1
 80023a2:	085b      	lsrs	r3, r3, #1
 80023a4:	d1e6      	bne.n	8002374 <__lo0bits+0x26>
 80023a6:	2020      	movs	r0, #32
 80023a8:	e7e2      	b.n	8002370 <__lo0bits+0x22>
	...

080023ac <__i2b>:
 80023ac:	b510      	push	{r4, lr}
 80023ae:	000c      	movs	r4, r1
 80023b0:	2101      	movs	r1, #1
 80023b2:	f7ff ff01 	bl	80021b8 <_Balloc>
 80023b6:	2800      	cmp	r0, #0
 80023b8:	d107      	bne.n	80023ca <__i2b+0x1e>
 80023ba:	2146      	movs	r1, #70	@ 0x46
 80023bc:	4c05      	ldr	r4, [pc, #20]	@ (80023d4 <__i2b+0x28>)
 80023be:	0002      	movs	r2, r0
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <__i2b+0x2c>)
 80023c2:	0020      	movs	r0, r4
 80023c4:	31ff      	adds	r1, #255	@ 0xff
 80023c6:	f000 fb75 	bl	8002ab4 <__assert_func>
 80023ca:	2301      	movs	r3, #1
 80023cc:	6144      	str	r4, [r0, #20]
 80023ce:	6103      	str	r3, [r0, #16]
 80023d0:	bd10      	pop	{r4, pc}
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	0800a9ae 	.word	0x0800a9ae
 80023d8:	0800a99d 	.word	0x0800a99d

080023dc <__multiply>:
 80023dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023de:	690d      	ldr	r5, [r1, #16]
 80023e0:	6916      	ldr	r6, [r2, #16]
 80023e2:	000f      	movs	r7, r1
 80023e4:	0014      	movs	r4, r2
 80023e6:	b089      	sub	sp, #36	@ 0x24
 80023e8:	42b5      	cmp	r5, r6
 80023ea:	db04      	blt.n	80023f6 <__multiply+0x1a>
 80023ec:	0033      	movs	r3, r6
 80023ee:	000c      	movs	r4, r1
 80023f0:	002e      	movs	r6, r5
 80023f2:	0017      	movs	r7, r2
 80023f4:	001d      	movs	r5, r3
 80023f6:	1973      	adds	r3, r6, r5
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	68a3      	ldr	r3, [r4, #8]
 80023fc:	1972      	adds	r2, r6, r5
 80023fe:	6861      	ldr	r1, [r4, #4]
 8002400:	4293      	cmp	r3, r2
 8002402:	da00      	bge.n	8002406 <__multiply+0x2a>
 8002404:	3101      	adds	r1, #1
 8002406:	f7ff fed7 	bl	80021b8 <_Balloc>
 800240a:	9000      	str	r0, [sp, #0]
 800240c:	2800      	cmp	r0, #0
 800240e:	d106      	bne.n	800241e <__multiply+0x42>
 8002410:	21b1      	movs	r1, #177	@ 0xb1
 8002412:	4b46      	ldr	r3, [pc, #280]	@ (800252c <__multiply+0x150>)
 8002414:	4846      	ldr	r0, [pc, #280]	@ (8002530 <__multiply+0x154>)
 8002416:	9a00      	ldr	r2, [sp, #0]
 8002418:	0049      	lsls	r1, r1, #1
 800241a:	f000 fb4b 	bl	8002ab4 <__assert_func>
 800241e:	9a00      	ldr	r2, [sp, #0]
 8002420:	1973      	adds	r3, r6, r5
 8002422:	3214      	adds	r2, #20
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	18d3      	adds	r3, r2, r3
 8002428:	9302      	str	r3, [sp, #8]
 800242a:	2100      	movs	r1, #0
 800242c:	0013      	movs	r3, r2
 800242e:	9802      	ldr	r0, [sp, #8]
 8002430:	4283      	cmp	r3, r0
 8002432:	d329      	bcc.n	8002488 <__multiply+0xac>
 8002434:	0023      	movs	r3, r4
 8002436:	00b6      	lsls	r6, r6, #2
 8002438:	3314      	adds	r3, #20
 800243a:	9304      	str	r3, [sp, #16]
 800243c:	3714      	adds	r7, #20
 800243e:	199b      	adds	r3, r3, r6
 8002440:	00ad      	lsls	r5, r5, #2
 8002442:	9303      	str	r3, [sp, #12]
 8002444:	46bc      	mov	ip, r7
 8002446:	002b      	movs	r3, r5
 8002448:	4463      	add	r3, ip
 800244a:	9307      	str	r3, [sp, #28]
 800244c:	2300      	movs	r3, #0
 800244e:	9305      	str	r3, [sp, #20]
 8002450:	0023      	movs	r3, r4
 8002452:	9903      	ldr	r1, [sp, #12]
 8002454:	3315      	adds	r3, #21
 8002456:	4299      	cmp	r1, r3
 8002458:	d304      	bcc.n	8002464 <__multiply+0x88>
 800245a:	1b0c      	subs	r4, r1, r4
 800245c:	3c15      	subs	r4, #21
 800245e:	08a4      	lsrs	r4, r4, #2
 8002460:	00a3      	lsls	r3, r4, #2
 8002462:	9305      	str	r3, [sp, #20]
 8002464:	9b07      	ldr	r3, [sp, #28]
 8002466:	459c      	cmp	ip, r3
 8002468:	d310      	bcc.n	800248c <__multiply+0xb0>
 800246a:	9b01      	ldr	r3, [sp, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	dd05      	ble.n	800247c <__multiply+0xa0>
 8002470:	9b02      	ldr	r3, [sp, #8]
 8002472:	3b04      	subs	r3, #4
 8002474:	9302      	str	r3, [sp, #8]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d052      	beq.n	8002522 <__multiply+0x146>
 800247c:	9b00      	ldr	r3, [sp, #0]
 800247e:	9a01      	ldr	r2, [sp, #4]
 8002480:	0018      	movs	r0, r3
 8002482:	611a      	str	r2, [r3, #16]
 8002484:	b009      	add	sp, #36	@ 0x24
 8002486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002488:	c302      	stmia	r3!, {r1}
 800248a:	e7d0      	b.n	800242e <__multiply+0x52>
 800248c:	4663      	mov	r3, ip
 800248e:	681c      	ldr	r4, [r3, #0]
 8002490:	b2a4      	uxth	r4, r4
 8002492:	2c00      	cmp	r4, #0
 8002494:	d01e      	beq.n	80024d4 <__multiply+0xf8>
 8002496:	0017      	movs	r7, r2
 8002498:	2500      	movs	r5, #0
 800249a:	9e04      	ldr	r6, [sp, #16]
 800249c:	ce01      	ldmia	r6!, {r0}
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	9306      	str	r3, [sp, #24]
 80024a2:	b283      	uxth	r3, r0
 80024a4:	4363      	muls	r3, r4
 80024a6:	0019      	movs	r1, r3
 80024a8:	466b      	mov	r3, sp
 80024aa:	0c00      	lsrs	r0, r0, #16
 80024ac:	8b1b      	ldrh	r3, [r3, #24]
 80024ae:	4360      	muls	r0, r4
 80024b0:	18cb      	adds	r3, r1, r3
 80024b2:	9906      	ldr	r1, [sp, #24]
 80024b4:	195b      	adds	r3, r3, r5
 80024b6:	0c09      	lsrs	r1, r1, #16
 80024b8:	1840      	adds	r0, r0, r1
 80024ba:	0c19      	lsrs	r1, r3, #16
 80024bc:	1841      	adds	r1, r0, r1
 80024be:	b29b      	uxth	r3, r3
 80024c0:	0c0d      	lsrs	r5, r1, #16
 80024c2:	0409      	lsls	r1, r1, #16
 80024c4:	4319      	orrs	r1, r3
 80024c6:	9b03      	ldr	r3, [sp, #12]
 80024c8:	c702      	stmia	r7!, {r1}
 80024ca:	42b3      	cmp	r3, r6
 80024cc:	d8e6      	bhi.n	800249c <__multiply+0xc0>
 80024ce:	9b05      	ldr	r3, [sp, #20]
 80024d0:	18d3      	adds	r3, r2, r3
 80024d2:	605d      	str	r5, [r3, #4]
 80024d4:	4663      	mov	r3, ip
 80024d6:	681c      	ldr	r4, [r3, #0]
 80024d8:	0c24      	lsrs	r4, r4, #16
 80024da:	d01e      	beq.n	800251a <__multiply+0x13e>
 80024dc:	6811      	ldr	r1, [r2, #0]
 80024de:	0016      	movs	r6, r2
 80024e0:	0008      	movs	r0, r1
 80024e2:	2700      	movs	r7, #0
 80024e4:	9d04      	ldr	r5, [sp, #16]
 80024e6:	682b      	ldr	r3, [r5, #0]
 80024e8:	0c00      	lsrs	r0, r0, #16
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	4363      	muls	r3, r4
 80024ee:	19db      	adds	r3, r3, r7
 80024f0:	181b      	adds	r3, r3, r0
 80024f2:	0418      	lsls	r0, r3, #16
 80024f4:	b289      	uxth	r1, r1
 80024f6:	4308      	orrs	r0, r1
 80024f8:	6030      	str	r0, [r6, #0]
 80024fa:	cd80      	ldmia	r5!, {r7}
 80024fc:	6870      	ldr	r0, [r6, #4]
 80024fe:	0c3f      	lsrs	r7, r7, #16
 8002500:	4367      	muls	r7, r4
 8002502:	b281      	uxth	r1, r0
 8002504:	1879      	adds	r1, r7, r1
 8002506:	0c1b      	lsrs	r3, r3, #16
 8002508:	18c9      	adds	r1, r1, r3
 800250a:	9b03      	ldr	r3, [sp, #12]
 800250c:	0c0f      	lsrs	r7, r1, #16
 800250e:	3604      	adds	r6, #4
 8002510:	42ab      	cmp	r3, r5
 8002512:	d8e8      	bhi.n	80024e6 <__multiply+0x10a>
 8002514:	9b05      	ldr	r3, [sp, #20]
 8002516:	18d3      	adds	r3, r2, r3
 8002518:	6059      	str	r1, [r3, #4]
 800251a:	2304      	movs	r3, #4
 800251c:	449c      	add	ip, r3
 800251e:	18d2      	adds	r2, r2, r3
 8002520:	e7a0      	b.n	8002464 <__multiply+0x88>
 8002522:	9b01      	ldr	r3, [sp, #4]
 8002524:	3b01      	subs	r3, #1
 8002526:	9301      	str	r3, [sp, #4]
 8002528:	e79f      	b.n	800246a <__multiply+0x8e>
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	0800a99d 	.word	0x0800a99d
 8002530:	0800a9ae 	.word	0x0800a9ae

08002534 <__pow5mult>:
 8002534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002536:	2303      	movs	r3, #3
 8002538:	0015      	movs	r5, r2
 800253a:	0007      	movs	r7, r0
 800253c:	000c      	movs	r4, r1
 800253e:	401a      	ands	r2, r3
 8002540:	421d      	tst	r5, r3
 8002542:	d008      	beq.n	8002556 <__pow5mult+0x22>
 8002544:	4928      	ldr	r1, [pc, #160]	@ (80025e8 <__pow5mult+0xb4>)
 8002546:	3a01      	subs	r2, #1
 8002548:	0092      	lsls	r2, r2, #2
 800254a:	5852      	ldr	r2, [r2, r1]
 800254c:	2300      	movs	r3, #0
 800254e:	0021      	movs	r1, r4
 8002550:	f7ff fe98 	bl	8002284 <__multadd>
 8002554:	0004      	movs	r4, r0
 8002556:	10ab      	asrs	r3, r5, #2
 8002558:	9301      	str	r3, [sp, #4]
 800255a:	d042      	beq.n	80025e2 <__pow5mult+0xae>
 800255c:	69fd      	ldr	r5, [r7, #28]
 800255e:	2d00      	cmp	r5, #0
 8002560:	d111      	bne.n	8002586 <__pow5mult+0x52>
 8002562:	2010      	movs	r0, #16
 8002564:	f7ff fd6c 	bl	8002040 <malloc>
 8002568:	1e05      	subs	r5, r0, #0
 800256a:	61f8      	str	r0, [r7, #28]
 800256c:	d106      	bne.n	800257c <__pow5mult+0x48>
 800256e:	21b4      	movs	r1, #180	@ 0xb4
 8002570:	002a      	movs	r2, r5
 8002572:	4b1e      	ldr	r3, [pc, #120]	@ (80025ec <__pow5mult+0xb8>)
 8002574:	481e      	ldr	r0, [pc, #120]	@ (80025f0 <__pow5mult+0xbc>)
 8002576:	31ff      	adds	r1, #255	@ 0xff
 8002578:	f000 fa9c 	bl	8002ab4 <__assert_func>
 800257c:	2300      	movs	r3, #0
 800257e:	6043      	str	r3, [r0, #4]
 8002580:	6083      	str	r3, [r0, #8]
 8002582:	6003      	str	r3, [r0, #0]
 8002584:	60c3      	str	r3, [r0, #12]
 8002586:	68ae      	ldr	r6, [r5, #8]
 8002588:	2e00      	cmp	r6, #0
 800258a:	d107      	bne.n	800259c <__pow5mult+0x68>
 800258c:	0038      	movs	r0, r7
 800258e:	4919      	ldr	r1, [pc, #100]	@ (80025f4 <__pow5mult+0xc0>)
 8002590:	f7ff ff0c 	bl	80023ac <__i2b>
 8002594:	2300      	movs	r3, #0
 8002596:	0006      	movs	r6, r0
 8002598:	60a8      	str	r0, [r5, #8]
 800259a:	6003      	str	r3, [r0, #0]
 800259c:	2201      	movs	r2, #1
 800259e:	9b01      	ldr	r3, [sp, #4]
 80025a0:	0025      	movs	r5, r4
 80025a2:	4013      	ands	r3, r2
 80025a4:	9a01      	ldr	r2, [sp, #4]
 80025a6:	1052      	asrs	r2, r2, #1
 80025a8:	9201      	str	r2, [sp, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00c      	beq.n	80025c8 <__pow5mult+0x94>
 80025ae:	0021      	movs	r1, r4
 80025b0:	0032      	movs	r2, r6
 80025b2:	0038      	movs	r0, r7
 80025b4:	f7ff ff12 	bl	80023dc <__multiply>
 80025b8:	0029      	movs	r1, r5
 80025ba:	0004      	movs	r4, r0
 80025bc:	0038      	movs	r0, r7
 80025be:	f7ff fe3d 	bl	800223c <_Bfree>
 80025c2:	9b01      	ldr	r3, [sp, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00c      	beq.n	80025e2 <__pow5mult+0xae>
 80025c8:	6830      	ldr	r0, [r6, #0]
 80025ca:	2800      	cmp	r0, #0
 80025cc:	d107      	bne.n	80025de <__pow5mult+0xaa>
 80025ce:	0032      	movs	r2, r6
 80025d0:	0031      	movs	r1, r6
 80025d2:	0038      	movs	r0, r7
 80025d4:	f7ff ff02 	bl	80023dc <__multiply>
 80025d8:	2300      	movs	r3, #0
 80025da:	6030      	str	r0, [r6, #0]
 80025dc:	6003      	str	r3, [r0, #0]
 80025de:	0006      	movs	r6, r0
 80025e0:	e7dc      	b.n	800259c <__pow5mult+0x68>
 80025e2:	0020      	movs	r0, r4
 80025e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80025e6:	46c0      	nop			@ (mov r8, r8)
 80025e8:	0800ac2c 	.word	0x0800ac2c
 80025ec:	0800a92d 	.word	0x0800a92d
 80025f0:	0800a9ae 	.word	0x0800a9ae
 80025f4:	00000271 	.word	0x00000271

080025f8 <__lshift>:
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025fa:	000c      	movs	r4, r1
 80025fc:	0016      	movs	r6, r2
 80025fe:	6923      	ldr	r3, [r4, #16]
 8002600:	1157      	asrs	r7, r2, #5
 8002602:	b087      	sub	sp, #28
 8002604:	18fb      	adds	r3, r7, r3
 8002606:	9302      	str	r3, [sp, #8]
 8002608:	3301      	adds	r3, #1
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	6849      	ldr	r1, [r1, #4]
 800260e:	68a3      	ldr	r3, [r4, #8]
 8002610:	9003      	str	r0, [sp, #12]
 8002612:	9a01      	ldr	r2, [sp, #4]
 8002614:	4293      	cmp	r3, r2
 8002616:	db10      	blt.n	800263a <__lshift+0x42>
 8002618:	9803      	ldr	r0, [sp, #12]
 800261a:	f7ff fdcd 	bl	80021b8 <_Balloc>
 800261e:	2300      	movs	r3, #0
 8002620:	0001      	movs	r1, r0
 8002622:	0005      	movs	r5, r0
 8002624:	001a      	movs	r2, r3
 8002626:	3114      	adds	r1, #20
 8002628:	4298      	cmp	r0, r3
 800262a:	d10c      	bne.n	8002646 <__lshift+0x4e>
 800262c:	21ef      	movs	r1, #239	@ 0xef
 800262e:	002a      	movs	r2, r5
 8002630:	4b25      	ldr	r3, [pc, #148]	@ (80026c8 <__lshift+0xd0>)
 8002632:	4826      	ldr	r0, [pc, #152]	@ (80026cc <__lshift+0xd4>)
 8002634:	0049      	lsls	r1, r1, #1
 8002636:	f000 fa3d 	bl	8002ab4 <__assert_func>
 800263a:	3101      	adds	r1, #1
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	e7e8      	b.n	8002612 <__lshift+0x1a>
 8002640:	0098      	lsls	r0, r3, #2
 8002642:	500a      	str	r2, [r1, r0]
 8002644:	3301      	adds	r3, #1
 8002646:	42bb      	cmp	r3, r7
 8002648:	dbfa      	blt.n	8002640 <__lshift+0x48>
 800264a:	43fb      	mvns	r3, r7
 800264c:	17db      	asrs	r3, r3, #31
 800264e:	401f      	ands	r7, r3
 8002650:	00bf      	lsls	r7, r7, #2
 8002652:	0023      	movs	r3, r4
 8002654:	19c9      	adds	r1, r1, r7
 8002656:	201f      	movs	r0, #31
 8002658:	0037      	movs	r7, r6
 800265a:	6922      	ldr	r2, [r4, #16]
 800265c:	3314      	adds	r3, #20
 800265e:	0092      	lsls	r2, r2, #2
 8002660:	9105      	str	r1, [sp, #20]
 8002662:	189a      	adds	r2, r3, r2
 8002664:	4007      	ands	r7, r0
 8002666:	4206      	tst	r6, r0
 8002668:	d028      	beq.n	80026bc <__lshift+0xc4>
 800266a:	3001      	adds	r0, #1
 800266c:	1bc0      	subs	r0, r0, r7
 800266e:	9004      	str	r0, [sp, #16]
 8002670:	2000      	movs	r0, #0
 8002672:	681e      	ldr	r6, [r3, #0]
 8002674:	468c      	mov	ip, r1
 8002676:	40be      	lsls	r6, r7
 8002678:	4306      	orrs	r6, r0
 800267a:	4660      	mov	r0, ip
 800267c:	6006      	str	r6, [r0, #0]
 800267e:	cb01      	ldmia	r3!, {r0}
 8002680:	9e04      	ldr	r6, [sp, #16]
 8002682:	3104      	adds	r1, #4
 8002684:	40f0      	lsrs	r0, r6
 8002686:	429a      	cmp	r2, r3
 8002688:	d8f3      	bhi.n	8002672 <__lshift+0x7a>
 800268a:	0021      	movs	r1, r4
 800268c:	3115      	adds	r1, #21
 800268e:	2300      	movs	r3, #0
 8002690:	428a      	cmp	r2, r1
 8002692:	d303      	bcc.n	800269c <__lshift+0xa4>
 8002694:	1b13      	subs	r3, r2, r4
 8002696:	3b15      	subs	r3, #21
 8002698:	089b      	lsrs	r3, r3, #2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	9a05      	ldr	r2, [sp, #20]
 800269e:	18d3      	adds	r3, r2, r3
 80026a0:	6058      	str	r0, [r3, #4]
 80026a2:	2800      	cmp	r0, #0
 80026a4:	d101      	bne.n	80026aa <__lshift+0xb2>
 80026a6:	9b02      	ldr	r3, [sp, #8]
 80026a8:	9301      	str	r3, [sp, #4]
 80026aa:	9b01      	ldr	r3, [sp, #4]
 80026ac:	9803      	ldr	r0, [sp, #12]
 80026ae:	0021      	movs	r1, r4
 80026b0:	612b      	str	r3, [r5, #16]
 80026b2:	f7ff fdc3 	bl	800223c <_Bfree>
 80026b6:	0028      	movs	r0, r5
 80026b8:	b007      	add	sp, #28
 80026ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026bc:	cb40      	ldmia	r3!, {r6}
 80026be:	600e      	str	r6, [r1, #0]
 80026c0:	3104      	adds	r1, #4
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d8fa      	bhi.n	80026bc <__lshift+0xc4>
 80026c6:	e7ee      	b.n	80026a6 <__lshift+0xae>
 80026c8:	0800a99d 	.word	0x0800a99d
 80026cc:	0800a9ae 	.word	0x0800a9ae

080026d0 <__mcmp>:
 80026d0:	b530      	push	{r4, r5, lr}
 80026d2:	690b      	ldr	r3, [r1, #16]
 80026d4:	6904      	ldr	r4, [r0, #16]
 80026d6:	0002      	movs	r2, r0
 80026d8:	1ae0      	subs	r0, r4, r3
 80026da:	429c      	cmp	r4, r3
 80026dc:	d10f      	bne.n	80026fe <__mcmp+0x2e>
 80026de:	3214      	adds	r2, #20
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	3114      	adds	r1, #20
 80026e4:	0014      	movs	r4, r2
 80026e6:	18c9      	adds	r1, r1, r3
 80026e8:	18d2      	adds	r2, r2, r3
 80026ea:	3a04      	subs	r2, #4
 80026ec:	3904      	subs	r1, #4
 80026ee:	6815      	ldr	r5, [r2, #0]
 80026f0:	680b      	ldr	r3, [r1, #0]
 80026f2:	429d      	cmp	r5, r3
 80026f4:	d004      	beq.n	8002700 <__mcmp+0x30>
 80026f6:	2001      	movs	r0, #1
 80026f8:	429d      	cmp	r5, r3
 80026fa:	d200      	bcs.n	80026fe <__mcmp+0x2e>
 80026fc:	3802      	subs	r0, #2
 80026fe:	bd30      	pop	{r4, r5, pc}
 8002700:	4294      	cmp	r4, r2
 8002702:	d3f2      	bcc.n	80026ea <__mcmp+0x1a>
 8002704:	e7fb      	b.n	80026fe <__mcmp+0x2e>
	...

08002708 <__mdiff>:
 8002708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800270a:	000c      	movs	r4, r1
 800270c:	b087      	sub	sp, #28
 800270e:	9000      	str	r0, [sp, #0]
 8002710:	0011      	movs	r1, r2
 8002712:	0020      	movs	r0, r4
 8002714:	0017      	movs	r7, r2
 8002716:	f7ff ffdb 	bl	80026d0 <__mcmp>
 800271a:	1e05      	subs	r5, r0, #0
 800271c:	d110      	bne.n	8002740 <__mdiff+0x38>
 800271e:	0001      	movs	r1, r0
 8002720:	9800      	ldr	r0, [sp, #0]
 8002722:	f7ff fd49 	bl	80021b8 <_Balloc>
 8002726:	1e02      	subs	r2, r0, #0
 8002728:	d104      	bne.n	8002734 <__mdiff+0x2c>
 800272a:	4b45      	ldr	r3, [pc, #276]	@ (8002840 <__mdiff+0x138>)
 800272c:	4845      	ldr	r0, [pc, #276]	@ (8002844 <__mdiff+0x13c>)
 800272e:	4946      	ldr	r1, [pc, #280]	@ (8002848 <__mdiff+0x140>)
 8002730:	f000 f9c0 	bl	8002ab4 <__assert_func>
 8002734:	2301      	movs	r3, #1
 8002736:	6145      	str	r5, [r0, #20]
 8002738:	6103      	str	r3, [r0, #16]
 800273a:	0010      	movs	r0, r2
 800273c:	b007      	add	sp, #28
 800273e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002740:	2600      	movs	r6, #0
 8002742:	42b0      	cmp	r0, r6
 8002744:	da03      	bge.n	800274e <__mdiff+0x46>
 8002746:	0023      	movs	r3, r4
 8002748:	003c      	movs	r4, r7
 800274a:	001f      	movs	r7, r3
 800274c:	3601      	adds	r6, #1
 800274e:	6861      	ldr	r1, [r4, #4]
 8002750:	9800      	ldr	r0, [sp, #0]
 8002752:	f7ff fd31 	bl	80021b8 <_Balloc>
 8002756:	1e02      	subs	r2, r0, #0
 8002758:	d103      	bne.n	8002762 <__mdiff+0x5a>
 800275a:	4b39      	ldr	r3, [pc, #228]	@ (8002840 <__mdiff+0x138>)
 800275c:	4839      	ldr	r0, [pc, #228]	@ (8002844 <__mdiff+0x13c>)
 800275e:	493b      	ldr	r1, [pc, #236]	@ (800284c <__mdiff+0x144>)
 8002760:	e7e6      	b.n	8002730 <__mdiff+0x28>
 8002762:	6923      	ldr	r3, [r4, #16]
 8002764:	3414      	adds	r4, #20
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	18e3      	adds	r3, r4, r3
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	2314      	movs	r3, #20
 8002770:	469c      	mov	ip, r3
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	44bc      	add	ip, r7
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4463      	add	r3, ip
 800277a:	9302      	str	r3, [sp, #8]
 800277c:	0003      	movs	r3, r0
 800277e:	60c6      	str	r6, [r0, #12]
 8002780:	2000      	movs	r0, #0
 8002782:	3314      	adds	r3, #20
 8002784:	9303      	str	r3, [sp, #12]
 8002786:	9305      	str	r3, [sp, #20]
 8002788:	9404      	str	r4, [sp, #16]
 800278a:	4661      	mov	r1, ip
 800278c:	9b04      	ldr	r3, [sp, #16]
 800278e:	cb20      	ldmia	r3!, {r5}
 8002790:	9304      	str	r3, [sp, #16]
 8002792:	c908      	ldmia	r1!, {r3}
 8002794:	468c      	mov	ip, r1
 8002796:	b2a9      	uxth	r1, r5
 8002798:	000e      	movs	r6, r1
 800279a:	b299      	uxth	r1, r3
 800279c:	1a71      	subs	r1, r6, r1
 800279e:	1809      	adds	r1, r1, r0
 80027a0:	0c2d      	lsrs	r5, r5, #16
 80027a2:	0c1b      	lsrs	r3, r3, #16
 80027a4:	1408      	asrs	r0, r1, #16
 80027a6:	1aeb      	subs	r3, r5, r3
 80027a8:	181b      	adds	r3, r3, r0
 80027aa:	1418      	asrs	r0, r3, #16
 80027ac:	b289      	uxth	r1, r1
 80027ae:	041b      	lsls	r3, r3, #16
 80027b0:	4319      	orrs	r1, r3
 80027b2:	9b05      	ldr	r3, [sp, #20]
 80027b4:	c302      	stmia	r3!, {r1}
 80027b6:	9305      	str	r3, [sp, #20]
 80027b8:	9b02      	ldr	r3, [sp, #8]
 80027ba:	4563      	cmp	r3, ip
 80027bc:	d8e5      	bhi.n	800278a <__mdiff+0x82>
 80027be:	003b      	movs	r3, r7
 80027c0:	9d02      	ldr	r5, [sp, #8]
 80027c2:	3315      	adds	r3, #21
 80027c4:	2100      	movs	r1, #0
 80027c6:	429d      	cmp	r5, r3
 80027c8:	d303      	bcc.n	80027d2 <__mdiff+0xca>
 80027ca:	1beb      	subs	r3, r5, r7
 80027cc:	3b15      	subs	r3, #21
 80027ce:	089b      	lsrs	r3, r3, #2
 80027d0:	0099      	lsls	r1, r3, #2
 80027d2:	9b03      	ldr	r3, [sp, #12]
 80027d4:	185b      	adds	r3, r3, r1
 80027d6:	1861      	adds	r1, r4, r1
 80027d8:	1d0e      	adds	r6, r1, #4
 80027da:	0035      	movs	r5, r6
 80027dc:	3304      	adds	r3, #4
 80027de:	9302      	str	r3, [sp, #8]
 80027e0:	9b03      	ldr	r3, [sp, #12]
 80027e2:	1b1b      	subs	r3, r3, r4
 80027e4:	9303      	str	r3, [sp, #12]
 80027e6:	9b03      	ldr	r3, [sp, #12]
 80027e8:	469c      	mov	ip, r3
 80027ea:	9b01      	ldr	r3, [sp, #4]
 80027ec:	44ac      	add	ip, r5
 80027ee:	429d      	cmp	r5, r3
 80027f0:	d312      	bcc.n	8002818 <__mdiff+0x110>
 80027f2:	9801      	ldr	r0, [sp, #4]
 80027f4:	3101      	adds	r1, #1
 80027f6:	2300      	movs	r3, #0
 80027f8:	4288      	cmp	r0, r1
 80027fa:	d304      	bcc.n	8002806 <__mdiff+0xfe>
 80027fc:	0003      	movs	r3, r0
 80027fe:	3303      	adds	r3, #3
 8002800:	1b9b      	subs	r3, r3, r6
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	9902      	ldr	r1, [sp, #8]
 8002808:	185b      	adds	r3, r3, r1
 800280a:	3b04      	subs	r3, #4
 800280c:	6819      	ldr	r1, [r3, #0]
 800280e:	2900      	cmp	r1, #0
 8002810:	d011      	beq.n	8002836 <__mdiff+0x12e>
 8002812:	9b00      	ldr	r3, [sp, #0]
 8002814:	6113      	str	r3, [r2, #16]
 8002816:	e790      	b.n	800273a <__mdiff+0x32>
 8002818:	0007      	movs	r7, r0
 800281a:	cd08      	ldmia	r5!, {r3}
 800281c:	b298      	uxth	r0, r3
 800281e:	19c0      	adds	r0, r0, r7
 8002820:	1400      	asrs	r0, r0, #16
 8002822:	0c1c      	lsrs	r4, r3, #16
 8002824:	1904      	adds	r4, r0, r4
 8002826:	19db      	adds	r3, r3, r7
 8002828:	1420      	asrs	r0, r4, #16
 800282a:	b29b      	uxth	r3, r3
 800282c:	0424      	lsls	r4, r4, #16
 800282e:	4323      	orrs	r3, r4
 8002830:	4664      	mov	r4, ip
 8002832:	6023      	str	r3, [r4, #0]
 8002834:	e7d7      	b.n	80027e6 <__mdiff+0xde>
 8002836:	9900      	ldr	r1, [sp, #0]
 8002838:	3901      	subs	r1, #1
 800283a:	9100      	str	r1, [sp, #0]
 800283c:	e7e5      	b.n	800280a <__mdiff+0x102>
 800283e:	46c0      	nop			@ (mov r8, r8)
 8002840:	0800a99d 	.word	0x0800a99d
 8002844:	0800a9ae 	.word	0x0800a9ae
 8002848:	00000237 	.word	0x00000237
 800284c:	00000245 	.word	0x00000245

08002850 <__d2b>:
 8002850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002852:	2101      	movs	r1, #1
 8002854:	0016      	movs	r6, r2
 8002856:	001f      	movs	r7, r3
 8002858:	f7ff fcae 	bl	80021b8 <_Balloc>
 800285c:	1e04      	subs	r4, r0, #0
 800285e:	d105      	bne.n	800286c <__d2b+0x1c>
 8002860:	0022      	movs	r2, r4
 8002862:	4b25      	ldr	r3, [pc, #148]	@ (80028f8 <__d2b+0xa8>)
 8002864:	4825      	ldr	r0, [pc, #148]	@ (80028fc <__d2b+0xac>)
 8002866:	4926      	ldr	r1, [pc, #152]	@ (8002900 <__d2b+0xb0>)
 8002868:	f000 f924 	bl	8002ab4 <__assert_func>
 800286c:	033b      	lsls	r3, r7, #12
 800286e:	007d      	lsls	r5, r7, #1
 8002870:	0b1b      	lsrs	r3, r3, #12
 8002872:	0d6d      	lsrs	r5, r5, #21
 8002874:	d002      	beq.n	800287c <__d2b+0x2c>
 8002876:	2280      	movs	r2, #128	@ 0x80
 8002878:	0352      	lsls	r2, r2, #13
 800287a:	4313      	orrs	r3, r2
 800287c:	9301      	str	r3, [sp, #4]
 800287e:	2e00      	cmp	r6, #0
 8002880:	d025      	beq.n	80028ce <__d2b+0x7e>
 8002882:	4668      	mov	r0, sp
 8002884:	9600      	str	r6, [sp, #0]
 8002886:	f7ff fd62 	bl	800234e <__lo0bits>
 800288a:	9900      	ldr	r1, [sp, #0]
 800288c:	2800      	cmp	r0, #0
 800288e:	d01c      	beq.n	80028ca <__d2b+0x7a>
 8002890:	9b01      	ldr	r3, [sp, #4]
 8002892:	2220      	movs	r2, #32
 8002894:	001e      	movs	r6, r3
 8002896:	1a12      	subs	r2, r2, r0
 8002898:	4096      	lsls	r6, r2
 800289a:	0032      	movs	r2, r6
 800289c:	40c3      	lsrs	r3, r0
 800289e:	430a      	orrs	r2, r1
 80028a0:	6162      	str	r2, [r4, #20]
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	9e01      	ldr	r6, [sp, #4]
 80028a6:	61a6      	str	r6, [r4, #24]
 80028a8:	1e73      	subs	r3, r6, #1
 80028aa:	419e      	sbcs	r6, r3
 80028ac:	3601      	adds	r6, #1
 80028ae:	6126      	str	r6, [r4, #16]
 80028b0:	2d00      	cmp	r5, #0
 80028b2:	d014      	beq.n	80028de <__d2b+0x8e>
 80028b4:	2635      	movs	r6, #53	@ 0x35
 80028b6:	4b13      	ldr	r3, [pc, #76]	@ (8002904 <__d2b+0xb4>)
 80028b8:	18ed      	adds	r5, r5, r3
 80028ba:	9b08      	ldr	r3, [sp, #32]
 80028bc:	182d      	adds	r5, r5, r0
 80028be:	601d      	str	r5, [r3, #0]
 80028c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80028c2:	1a36      	subs	r6, r6, r0
 80028c4:	601e      	str	r6, [r3, #0]
 80028c6:	0020      	movs	r0, r4
 80028c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80028ca:	6161      	str	r1, [r4, #20]
 80028cc:	e7ea      	b.n	80028a4 <__d2b+0x54>
 80028ce:	a801      	add	r0, sp, #4
 80028d0:	f7ff fd3d 	bl	800234e <__lo0bits>
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	2601      	movs	r6, #1
 80028d8:	6163      	str	r3, [r4, #20]
 80028da:	3020      	adds	r0, #32
 80028dc:	e7e7      	b.n	80028ae <__d2b+0x5e>
 80028de:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <__d2b+0xb8>)
 80028e0:	18c0      	adds	r0, r0, r3
 80028e2:	9b08      	ldr	r3, [sp, #32]
 80028e4:	6018      	str	r0, [r3, #0]
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <__d2b+0xbc>)
 80028e8:	18f3      	adds	r3, r6, r3
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	18e3      	adds	r3, r4, r3
 80028ee:	6958      	ldr	r0, [r3, #20]
 80028f0:	f7ff fd0c 	bl	800230c <__hi0bits>
 80028f4:	0176      	lsls	r6, r6, #5
 80028f6:	e7e3      	b.n	80028c0 <__d2b+0x70>
 80028f8:	0800a99d 	.word	0x0800a99d
 80028fc:	0800a9ae 	.word	0x0800a9ae
 8002900:	0000030f 	.word	0x0000030f
 8002904:	fffffbcd 	.word	0xfffffbcd
 8002908:	fffffbce 	.word	0xfffffbce
 800290c:	3fffffff 	.word	0x3fffffff

08002910 <__sflush_r>:
 8002910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002912:	220c      	movs	r2, #12
 8002914:	5e8b      	ldrsh	r3, [r1, r2]
 8002916:	0005      	movs	r5, r0
 8002918:	000c      	movs	r4, r1
 800291a:	071a      	lsls	r2, r3, #28
 800291c:	d45a      	bmi.n	80029d4 <__sflush_r+0xc4>
 800291e:	684a      	ldr	r2, [r1, #4]
 8002920:	2a00      	cmp	r2, #0
 8002922:	dc02      	bgt.n	800292a <__sflush_r+0x1a>
 8002924:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8002926:	2a00      	cmp	r2, #0
 8002928:	dd4f      	ble.n	80029ca <__sflush_r+0xba>
 800292a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800292c:	2f00      	cmp	r7, #0
 800292e:	d04c      	beq.n	80029ca <__sflush_r+0xba>
 8002930:	2200      	movs	r2, #0
 8002932:	2180      	movs	r1, #128	@ 0x80
 8002934:	682e      	ldr	r6, [r5, #0]
 8002936:	602a      	str	r2, [r5, #0]
 8002938:	001a      	movs	r2, r3
 800293a:	0149      	lsls	r1, r1, #5
 800293c:	400a      	ands	r2, r1
 800293e:	420b      	tst	r3, r1
 8002940:	d034      	beq.n	80029ac <__sflush_r+0x9c>
 8002942:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002944:	89a3      	ldrh	r3, [r4, #12]
 8002946:	075b      	lsls	r3, r3, #29
 8002948:	d506      	bpl.n	8002958 <__sflush_r+0x48>
 800294a:	6863      	ldr	r3, [r4, #4]
 800294c:	1ad2      	subs	r2, r2, r3
 800294e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <__sflush_r+0x48>
 8002954:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002956:	1ad2      	subs	r2, r2, r3
 8002958:	2300      	movs	r3, #0
 800295a:	0028      	movs	r0, r5
 800295c:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800295e:	6a21      	ldr	r1, [r4, #32]
 8002960:	47b8      	blx	r7
 8002962:	230c      	movs	r3, #12
 8002964:	5ee2      	ldrsh	r2, [r4, r3]
 8002966:	1c43      	adds	r3, r0, #1
 8002968:	d106      	bne.n	8002978 <__sflush_r+0x68>
 800296a:	6829      	ldr	r1, [r5, #0]
 800296c:	291d      	cmp	r1, #29
 800296e:	d82e      	bhi.n	80029ce <__sflush_r+0xbe>
 8002970:	4b2b      	ldr	r3, [pc, #172]	@ (8002a20 <__sflush_r+0x110>)
 8002972:	40cb      	lsrs	r3, r1
 8002974:	07db      	lsls	r3, r3, #31
 8002976:	d52a      	bpl.n	80029ce <__sflush_r+0xbe>
 8002978:	2300      	movs	r3, #0
 800297a:	6063      	str	r3, [r4, #4]
 800297c:	6923      	ldr	r3, [r4, #16]
 800297e:	6023      	str	r3, [r4, #0]
 8002980:	04d2      	lsls	r2, r2, #19
 8002982:	d505      	bpl.n	8002990 <__sflush_r+0x80>
 8002984:	1c43      	adds	r3, r0, #1
 8002986:	d102      	bne.n	800298e <__sflush_r+0x7e>
 8002988:	682b      	ldr	r3, [r5, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d100      	bne.n	8002990 <__sflush_r+0x80>
 800298e:	6560      	str	r0, [r4, #84]	@ 0x54
 8002990:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002992:	602e      	str	r6, [r5, #0]
 8002994:	2900      	cmp	r1, #0
 8002996:	d018      	beq.n	80029ca <__sflush_r+0xba>
 8002998:	0023      	movs	r3, r4
 800299a:	3344      	adds	r3, #68	@ 0x44
 800299c:	4299      	cmp	r1, r3
 800299e:	d002      	beq.n	80029a6 <__sflush_r+0x96>
 80029a0:	0028      	movs	r0, r5
 80029a2:	f7ff fb03 	bl	8001fac <_free_r>
 80029a6:	2300      	movs	r3, #0
 80029a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80029aa:	e00e      	b.n	80029ca <__sflush_r+0xba>
 80029ac:	2301      	movs	r3, #1
 80029ae:	0028      	movs	r0, r5
 80029b0:	6a21      	ldr	r1, [r4, #32]
 80029b2:	47b8      	blx	r7
 80029b4:	0002      	movs	r2, r0
 80029b6:	1c43      	adds	r3, r0, #1
 80029b8:	d1c4      	bne.n	8002944 <__sflush_r+0x34>
 80029ba:	682b      	ldr	r3, [r5, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0c1      	beq.n	8002944 <__sflush_r+0x34>
 80029c0:	2b1d      	cmp	r3, #29
 80029c2:	d001      	beq.n	80029c8 <__sflush_r+0xb8>
 80029c4:	2b16      	cmp	r3, #22
 80029c6:	d11d      	bne.n	8002a04 <__sflush_r+0xf4>
 80029c8:	602e      	str	r6, [r5, #0]
 80029ca:	2000      	movs	r0, #0
 80029cc:	e021      	b.n	8002a12 <__sflush_r+0x102>
 80029ce:	2340      	movs	r3, #64	@ 0x40
 80029d0:	4313      	orrs	r3, r2
 80029d2:	e01b      	b.n	8002a0c <__sflush_r+0xfc>
 80029d4:	690e      	ldr	r6, [r1, #16]
 80029d6:	2e00      	cmp	r6, #0
 80029d8:	d0f7      	beq.n	80029ca <__sflush_r+0xba>
 80029da:	680f      	ldr	r7, [r1, #0]
 80029dc:	600e      	str	r6, [r1, #0]
 80029de:	1bba      	subs	r2, r7, r6
 80029e0:	9201      	str	r2, [sp, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	079b      	lsls	r3, r3, #30
 80029e6:	d100      	bne.n	80029ea <__sflush_r+0xda>
 80029e8:	694a      	ldr	r2, [r1, #20]
 80029ea:	60a2      	str	r2, [r4, #8]
 80029ec:	9b01      	ldr	r3, [sp, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	ddeb      	ble.n	80029ca <__sflush_r+0xba>
 80029f2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80029f4:	0032      	movs	r2, r6
 80029f6:	001f      	movs	r7, r3
 80029f8:	0028      	movs	r0, r5
 80029fa:	9b01      	ldr	r3, [sp, #4]
 80029fc:	6a21      	ldr	r1, [r4, #32]
 80029fe:	47b8      	blx	r7
 8002a00:	2800      	cmp	r0, #0
 8002a02:	dc07      	bgt.n	8002a14 <__sflush_r+0x104>
 8002a04:	2340      	movs	r3, #64	@ 0x40
 8002a06:	89a2      	ldrh	r2, [r4, #12]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	b21b      	sxth	r3, r3
 8002a0c:	2001      	movs	r0, #1
 8002a0e:	81a3      	strh	r3, [r4, #12]
 8002a10:	4240      	negs	r0, r0
 8002a12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002a14:	9b01      	ldr	r3, [sp, #4]
 8002a16:	1836      	adds	r6, r6, r0
 8002a18:	1a1b      	subs	r3, r3, r0
 8002a1a:	9301      	str	r3, [sp, #4]
 8002a1c:	e7e6      	b.n	80029ec <__sflush_r+0xdc>
 8002a1e:	46c0      	nop			@ (mov r8, r8)
 8002a20:	20400001 	.word	0x20400001

08002a24 <_fflush_r>:
 8002a24:	690b      	ldr	r3, [r1, #16]
 8002a26:	b570      	push	{r4, r5, r6, lr}
 8002a28:	0005      	movs	r5, r0
 8002a2a:	000c      	movs	r4, r1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <_fflush_r+0x12>
 8002a30:	2500      	movs	r5, #0
 8002a32:	0028      	movs	r0, r5
 8002a34:	bd70      	pop	{r4, r5, r6, pc}
 8002a36:	2800      	cmp	r0, #0
 8002a38:	d004      	beq.n	8002a44 <_fflush_r+0x20>
 8002a3a:	6a03      	ldr	r3, [r0, #32]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <_fflush_r+0x20>
 8002a40:	f7fe fb36 	bl	80010b0 <__sinit>
 8002a44:	220c      	movs	r2, #12
 8002a46:	5ea3      	ldrsh	r3, [r4, r2]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0f1      	beq.n	8002a30 <_fflush_r+0xc>
 8002a4c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002a4e:	07d2      	lsls	r2, r2, #31
 8002a50:	d404      	bmi.n	8002a5c <_fflush_r+0x38>
 8002a52:	059b      	lsls	r3, r3, #22
 8002a54:	d402      	bmi.n	8002a5c <_fflush_r+0x38>
 8002a56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a58:	f7fe fc29 	bl	80012ae <__retarget_lock_acquire_recursive>
 8002a5c:	0028      	movs	r0, r5
 8002a5e:	0021      	movs	r1, r4
 8002a60:	f7ff ff56 	bl	8002910 <__sflush_r>
 8002a64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002a66:	0005      	movs	r5, r0
 8002a68:	07db      	lsls	r3, r3, #31
 8002a6a:	d4e2      	bmi.n	8002a32 <_fflush_r+0xe>
 8002a6c:	89a3      	ldrh	r3, [r4, #12]
 8002a6e:	059b      	lsls	r3, r3, #22
 8002a70:	d4df      	bmi.n	8002a32 <_fflush_r+0xe>
 8002a72:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a74:	f7fe fc1c 	bl	80012b0 <__retarget_lock_release_recursive>
 8002a78:	e7db      	b.n	8002a32 <_fflush_r+0xe>
	...

08002a7c <_sbrk_r>:
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	b570      	push	{r4, r5, r6, lr}
 8002a80:	4d06      	ldr	r5, [pc, #24]	@ (8002a9c <_sbrk_r+0x20>)
 8002a82:	0004      	movs	r4, r0
 8002a84:	0008      	movs	r0, r1
 8002a86:	602b      	str	r3, [r5, #0]
 8002a88:	f007 fd58 	bl	800a53c <_sbrk>
 8002a8c:	1c43      	adds	r3, r0, #1
 8002a8e:	d103      	bne.n	8002a98 <_sbrk_r+0x1c>
 8002a90:	682b      	ldr	r3, [r5, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d000      	beq.n	8002a98 <_sbrk_r+0x1c>
 8002a96:	6023      	str	r3, [r4, #0]
 8002a98:	bd70      	pop	{r4, r5, r6, pc}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	2000062c 	.word	0x2000062c

08002aa0 <memcpy>:
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	b510      	push	{r4, lr}
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d100      	bne.n	8002aaa <memcpy+0xa>
 8002aa8:	bd10      	pop	{r4, pc}
 8002aaa:	5ccc      	ldrb	r4, [r1, r3]
 8002aac:	54c4      	strb	r4, [r0, r3]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	e7f8      	b.n	8002aa4 <memcpy+0x4>
	...

08002ab4 <__assert_func>:
 8002ab4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002ab6:	0014      	movs	r4, r2
 8002ab8:	001a      	movs	r2, r3
 8002aba:	4b09      	ldr	r3, [pc, #36]	@ (8002ae0 <__assert_func+0x2c>)
 8002abc:	0005      	movs	r5, r0
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	000e      	movs	r6, r1
 8002ac2:	68d8      	ldr	r0, [r3, #12]
 8002ac4:	4b07      	ldr	r3, [pc, #28]	@ (8002ae4 <__assert_func+0x30>)
 8002ac6:	2c00      	cmp	r4, #0
 8002ac8:	d101      	bne.n	8002ace <__assert_func+0x1a>
 8002aca:	4b07      	ldr	r3, [pc, #28]	@ (8002ae8 <__assert_func+0x34>)
 8002acc:	001c      	movs	r4, r3
 8002ace:	4907      	ldr	r1, [pc, #28]	@ (8002aec <__assert_func+0x38>)
 8002ad0:	9301      	str	r3, [sp, #4]
 8002ad2:	9402      	str	r4, [sp, #8]
 8002ad4:	002b      	movs	r3, r5
 8002ad6:	9600      	str	r6, [sp, #0]
 8002ad8:	f000 f856 	bl	8002b88 <fiprintf>
 8002adc:	f000 f864 	bl	8002ba8 <abort>
 8002ae0:	200000cc 	.word	0x200000cc
 8002ae4:	0800aa12 	.word	0x0800aa12
 8002ae8:	0800ab7b 	.word	0x0800ab7b
 8002aec:	0800aa1f 	.word	0x0800aa1f

08002af0 <_calloc_r>:
 8002af0:	b570      	push	{r4, r5, r6, lr}
 8002af2:	0c0b      	lsrs	r3, r1, #16
 8002af4:	0c15      	lsrs	r5, r2, #16
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d11e      	bne.n	8002b38 <_calloc_r+0x48>
 8002afa:	2d00      	cmp	r5, #0
 8002afc:	d10c      	bne.n	8002b18 <_calloc_r+0x28>
 8002afe:	b289      	uxth	r1, r1
 8002b00:	b294      	uxth	r4, r2
 8002b02:	434c      	muls	r4, r1
 8002b04:	0021      	movs	r1, r4
 8002b06:	f7ff fac7 	bl	8002098 <_malloc_r>
 8002b0a:	1e05      	subs	r5, r0, #0
 8002b0c:	d01b      	beq.n	8002b46 <_calloc_r+0x56>
 8002b0e:	0022      	movs	r2, r4
 8002b10:	2100      	movs	r1, #0
 8002b12:	f7fe fb4d 	bl	80011b0 <memset>
 8002b16:	e016      	b.n	8002b46 <_calloc_r+0x56>
 8002b18:	1c2b      	adds	r3, r5, #0
 8002b1a:	1c0c      	adds	r4, r1, #0
 8002b1c:	b289      	uxth	r1, r1
 8002b1e:	b292      	uxth	r2, r2
 8002b20:	434a      	muls	r2, r1
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	b2a1      	uxth	r1, r4
 8002b26:	4359      	muls	r1, r3
 8002b28:	0c14      	lsrs	r4, r2, #16
 8002b2a:	190c      	adds	r4, r1, r4
 8002b2c:	0c23      	lsrs	r3, r4, #16
 8002b2e:	d107      	bne.n	8002b40 <_calloc_r+0x50>
 8002b30:	0424      	lsls	r4, r4, #16
 8002b32:	b292      	uxth	r2, r2
 8002b34:	4314      	orrs	r4, r2
 8002b36:	e7e5      	b.n	8002b04 <_calloc_r+0x14>
 8002b38:	2d00      	cmp	r5, #0
 8002b3a:	d101      	bne.n	8002b40 <_calloc_r+0x50>
 8002b3c:	1c14      	adds	r4, r2, #0
 8002b3e:	e7ed      	b.n	8002b1c <_calloc_r+0x2c>
 8002b40:	230c      	movs	r3, #12
 8002b42:	2500      	movs	r5, #0
 8002b44:	6003      	str	r3, [r0, #0]
 8002b46:	0028      	movs	r0, r5
 8002b48:	bd70      	pop	{r4, r5, r6, pc}

08002b4a <__ascii_mbtowc>:
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	2900      	cmp	r1, #0
 8002b4e:	d100      	bne.n	8002b52 <__ascii_mbtowc+0x8>
 8002b50:	a901      	add	r1, sp, #4
 8002b52:	1e10      	subs	r0, r2, #0
 8002b54:	d006      	beq.n	8002b64 <__ascii_mbtowc+0x1a>
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d006      	beq.n	8002b68 <__ascii_mbtowc+0x1e>
 8002b5a:	7813      	ldrb	r3, [r2, #0]
 8002b5c:	600b      	str	r3, [r1, #0]
 8002b5e:	7810      	ldrb	r0, [r2, #0]
 8002b60:	1e43      	subs	r3, r0, #1
 8002b62:	4198      	sbcs	r0, r3
 8002b64:	b002      	add	sp, #8
 8002b66:	4770      	bx	lr
 8002b68:	2002      	movs	r0, #2
 8002b6a:	4240      	negs	r0, r0
 8002b6c:	e7fa      	b.n	8002b64 <__ascii_mbtowc+0x1a>

08002b6e <__ascii_wctomb>:
 8002b6e:	0003      	movs	r3, r0
 8002b70:	1e08      	subs	r0, r1, #0
 8002b72:	d005      	beq.n	8002b80 <__ascii_wctomb+0x12>
 8002b74:	2aff      	cmp	r2, #255	@ 0xff
 8002b76:	d904      	bls.n	8002b82 <__ascii_wctomb+0x14>
 8002b78:	228a      	movs	r2, #138	@ 0x8a
 8002b7a:	2001      	movs	r0, #1
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	4240      	negs	r0, r0
 8002b80:	4770      	bx	lr
 8002b82:	2001      	movs	r0, #1
 8002b84:	700a      	strb	r2, [r1, #0]
 8002b86:	e7fb      	b.n	8002b80 <__ascii_wctomb+0x12>

08002b88 <fiprintf>:
 8002b88:	b40e      	push	{r1, r2, r3}
 8002b8a:	b517      	push	{r0, r1, r2, r4, lr}
 8002b8c:	4c05      	ldr	r4, [pc, #20]	@ (8002ba4 <fiprintf+0x1c>)
 8002b8e:	ab05      	add	r3, sp, #20
 8002b90:	cb04      	ldmia	r3!, {r2}
 8002b92:	0001      	movs	r1, r0
 8002b94:	6820      	ldr	r0, [r4, #0]
 8002b96:	9301      	str	r3, [sp, #4]
 8002b98:	f000 f834 	bl	8002c04 <_vfiprintf_r>
 8002b9c:	bc1e      	pop	{r1, r2, r3, r4}
 8002b9e:	bc08      	pop	{r3}
 8002ba0:	b003      	add	sp, #12
 8002ba2:	4718      	bx	r3
 8002ba4:	200000cc 	.word	0x200000cc

08002ba8 <abort>:
 8002ba8:	2006      	movs	r0, #6
 8002baa:	b510      	push	{r4, lr}
 8002bac:	f000 fa22 	bl	8002ff4 <raise>
 8002bb0:	2001      	movs	r0, #1
 8002bb2:	f007 fcd1 	bl	800a558 <_exit>

08002bb6 <__sfputc_r>:
 8002bb6:	6893      	ldr	r3, [r2, #8]
 8002bb8:	b510      	push	{r4, lr}
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	6093      	str	r3, [r2, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	da04      	bge.n	8002bcc <__sfputc_r+0x16>
 8002bc2:	6994      	ldr	r4, [r2, #24]
 8002bc4:	42a3      	cmp	r3, r4
 8002bc6:	db07      	blt.n	8002bd8 <__sfputc_r+0x22>
 8002bc8:	290a      	cmp	r1, #10
 8002bca:	d005      	beq.n	8002bd8 <__sfputc_r+0x22>
 8002bcc:	6813      	ldr	r3, [r2, #0]
 8002bce:	1c58      	adds	r0, r3, #1
 8002bd0:	6010      	str	r0, [r2, #0]
 8002bd2:	7019      	strb	r1, [r3, #0]
 8002bd4:	0008      	movs	r0, r1
 8002bd6:	bd10      	pop	{r4, pc}
 8002bd8:	f000 f934 	bl	8002e44 <__swbuf_r>
 8002bdc:	0001      	movs	r1, r0
 8002bde:	e7f9      	b.n	8002bd4 <__sfputc_r+0x1e>

08002be0 <__sfputs_r>:
 8002be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be2:	0006      	movs	r6, r0
 8002be4:	000f      	movs	r7, r1
 8002be6:	0014      	movs	r4, r2
 8002be8:	18d5      	adds	r5, r2, r3
 8002bea:	42ac      	cmp	r4, r5
 8002bec:	d101      	bne.n	8002bf2 <__sfputs_r+0x12>
 8002bee:	2000      	movs	r0, #0
 8002bf0:	e007      	b.n	8002c02 <__sfputs_r+0x22>
 8002bf2:	7821      	ldrb	r1, [r4, #0]
 8002bf4:	003a      	movs	r2, r7
 8002bf6:	0030      	movs	r0, r6
 8002bf8:	f7ff ffdd 	bl	8002bb6 <__sfputc_r>
 8002bfc:	3401      	adds	r4, #1
 8002bfe:	1c43      	adds	r3, r0, #1
 8002c00:	d1f3      	bne.n	8002bea <__sfputs_r+0xa>
 8002c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c04 <_vfiprintf_r>:
 8002c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c06:	b09f      	sub	sp, #124	@ 0x7c
 8002c08:	000d      	movs	r5, r1
 8002c0a:	0016      	movs	r6, r2
 8002c0c:	001c      	movs	r4, r3
 8002c0e:	9002      	str	r0, [sp, #8]
 8002c10:	2800      	cmp	r0, #0
 8002c12:	d004      	beq.n	8002c1e <_vfiprintf_r+0x1a>
 8002c14:	6a03      	ldr	r3, [r0, #32]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <_vfiprintf_r+0x1a>
 8002c1a:	f7fe fa49 	bl	80010b0 <__sinit>
 8002c1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c20:	07db      	lsls	r3, r3, #31
 8002c22:	d405      	bmi.n	8002c30 <_vfiprintf_r+0x2c>
 8002c24:	89ab      	ldrh	r3, [r5, #12]
 8002c26:	059b      	lsls	r3, r3, #22
 8002c28:	d402      	bmi.n	8002c30 <_vfiprintf_r+0x2c>
 8002c2a:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c2c:	f7fe fb3f 	bl	80012ae <__retarget_lock_acquire_recursive>
 8002c30:	89ab      	ldrh	r3, [r5, #12]
 8002c32:	071b      	lsls	r3, r3, #28
 8002c34:	d502      	bpl.n	8002c3c <_vfiprintf_r+0x38>
 8002c36:	692b      	ldr	r3, [r5, #16]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d113      	bne.n	8002c64 <_vfiprintf_r+0x60>
 8002c3c:	0029      	movs	r1, r5
 8002c3e:	9802      	ldr	r0, [sp, #8]
 8002c40:	f000 f942 	bl	8002ec8 <__swsetup_r>
 8002c44:	2800      	cmp	r0, #0
 8002c46:	d00d      	beq.n	8002c64 <_vfiprintf_r+0x60>
 8002c48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c4a:	07db      	lsls	r3, r3, #31
 8002c4c:	d503      	bpl.n	8002c56 <_vfiprintf_r+0x52>
 8002c4e:	2001      	movs	r0, #1
 8002c50:	4240      	negs	r0, r0
 8002c52:	b01f      	add	sp, #124	@ 0x7c
 8002c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c56:	89ab      	ldrh	r3, [r5, #12]
 8002c58:	059b      	lsls	r3, r3, #22
 8002c5a:	d4f8      	bmi.n	8002c4e <_vfiprintf_r+0x4a>
 8002c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c5e:	f7fe fb27 	bl	80012b0 <__retarget_lock_release_recursive>
 8002c62:	e7f4      	b.n	8002c4e <_vfiprintf_r+0x4a>
 8002c64:	2300      	movs	r3, #0
 8002c66:	2129      	movs	r1, #41	@ 0x29
 8002c68:	aa02      	add	r2, sp, #8
 8002c6a:	1852      	adds	r2, r2, r1
 8002c6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002c6e:	3320      	adds	r3, #32
 8002c70:	7013      	strb	r3, [r2, #0]
 8002c72:	3101      	adds	r1, #1
 8002c74:	aa02      	add	r2, sp, #8
 8002c76:	3310      	adds	r3, #16
 8002c78:	1852      	adds	r2, r2, r1
 8002c7a:	7013      	strb	r3, [r2, #0]
 8002c7c:	9405      	str	r4, [sp, #20]
 8002c7e:	0034      	movs	r4, r6
 8002c80:	7823      	ldrb	r3, [r4, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <_vfiprintf_r+0x86>
 8002c86:	2b25      	cmp	r3, #37	@ 0x25
 8002c88:	d148      	bne.n	8002d1c <_vfiprintf_r+0x118>
 8002c8a:	1ba7      	subs	r7, r4, r6
 8002c8c:	42b4      	cmp	r4, r6
 8002c8e:	d00b      	beq.n	8002ca8 <_vfiprintf_r+0xa4>
 8002c90:	003b      	movs	r3, r7
 8002c92:	0032      	movs	r2, r6
 8002c94:	0029      	movs	r1, r5
 8002c96:	9802      	ldr	r0, [sp, #8]
 8002c98:	f7ff ffa2 	bl	8002be0 <__sfputs_r>
 8002c9c:	3001      	adds	r0, #1
 8002c9e:	d100      	bne.n	8002ca2 <_vfiprintf_r+0x9e>
 8002ca0:	e0ae      	b.n	8002e00 <_vfiprintf_r+0x1fc>
 8002ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002ca4:	19db      	adds	r3, r3, r7
 8002ca6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002ca8:	7823      	ldrb	r3, [r4, #0]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d100      	bne.n	8002cb0 <_vfiprintf_r+0xac>
 8002cae:	e0a7      	b.n	8002e00 <_vfiprintf_r+0x1fc>
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	2153      	movs	r1, #83	@ 0x53
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	4252      	negs	r2, r2
 8002cb8:	9207      	str	r2, [sp, #28]
 8002cba:	aa02      	add	r2, sp, #8
 8002cbc:	1852      	adds	r2, r2, r1
 8002cbe:	1c66      	adds	r6, r4, #1
 8002cc0:	9306      	str	r3, [sp, #24]
 8002cc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cc4:	9308      	str	r3, [sp, #32]
 8002cc6:	7013      	strb	r3, [r2, #0]
 8002cc8:	931c      	str	r3, [sp, #112]	@ 0x70
 8002cca:	4f59      	ldr	r7, [pc, #356]	@ (8002e30 <_vfiprintf_r+0x22c>)
 8002ccc:	7831      	ldrb	r1, [r6, #0]
 8002cce:	2205      	movs	r2, #5
 8002cd0:	0038      	movs	r0, r7
 8002cd2:	f7fe faee 	bl	80012b2 <memchr>
 8002cd6:	1c74      	adds	r4, r6, #1
 8002cd8:	9906      	ldr	r1, [sp, #24]
 8002cda:	ab06      	add	r3, sp, #24
 8002cdc:	2800      	cmp	r0, #0
 8002cde:	d11f      	bne.n	8002d20 <_vfiprintf_r+0x11c>
 8002ce0:	06ca      	lsls	r2, r1, #27
 8002ce2:	d504      	bpl.n	8002cee <_vfiprintf_r+0xea>
 8002ce4:	2753      	movs	r7, #83	@ 0x53
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	a802      	add	r0, sp, #8
 8002cea:	19c0      	adds	r0, r0, r7
 8002cec:	7002      	strb	r2, [r0, #0]
 8002cee:	070a      	lsls	r2, r1, #28
 8002cf0:	d504      	bpl.n	8002cfc <_vfiprintf_r+0xf8>
 8002cf2:	2753      	movs	r7, #83	@ 0x53
 8002cf4:	222b      	movs	r2, #43	@ 0x2b
 8002cf6:	a802      	add	r0, sp, #8
 8002cf8:	19c0      	adds	r0, r0, r7
 8002cfa:	7002      	strb	r2, [r0, #0]
 8002cfc:	7832      	ldrb	r2, [r6, #0]
 8002cfe:	2a2a      	cmp	r2, #42	@ 0x2a
 8002d00:	d015      	beq.n	8002d2e <_vfiprintf_r+0x12a>
 8002d02:	0034      	movs	r4, r6
 8002d04:	2000      	movs	r0, #0
 8002d06:	270a      	movs	r7, #10
 8002d08:	68da      	ldr	r2, [r3, #12]
 8002d0a:	7821      	ldrb	r1, [r4, #0]
 8002d0c:	1c66      	adds	r6, r4, #1
 8002d0e:	3930      	subs	r1, #48	@ 0x30
 8002d10:	2909      	cmp	r1, #9
 8002d12:	d950      	bls.n	8002db6 <_vfiprintf_r+0x1b2>
 8002d14:	2800      	cmp	r0, #0
 8002d16:	d011      	beq.n	8002d3c <_vfiprintf_r+0x138>
 8002d18:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d1a:	e00f      	b.n	8002d3c <_vfiprintf_r+0x138>
 8002d1c:	3401      	adds	r4, #1
 8002d1e:	e7af      	b.n	8002c80 <_vfiprintf_r+0x7c>
 8002d20:	2301      	movs	r3, #1
 8002d22:	1bc0      	subs	r0, r0, r7
 8002d24:	4083      	lsls	r3, r0
 8002d26:	430b      	orrs	r3, r1
 8002d28:	0026      	movs	r6, r4
 8002d2a:	9306      	str	r3, [sp, #24]
 8002d2c:	e7cd      	b.n	8002cca <_vfiprintf_r+0xc6>
 8002d2e:	9a05      	ldr	r2, [sp, #20]
 8002d30:	1d10      	adds	r0, r2, #4
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	9005      	str	r0, [sp, #20]
 8002d36:	2a00      	cmp	r2, #0
 8002d38:	db37      	blt.n	8002daa <_vfiprintf_r+0x1a6>
 8002d3a:	60da      	str	r2, [r3, #12]
 8002d3c:	7822      	ldrb	r2, [r4, #0]
 8002d3e:	2a2e      	cmp	r2, #46	@ 0x2e
 8002d40:	d10c      	bne.n	8002d5c <_vfiprintf_r+0x158>
 8002d42:	7862      	ldrb	r2, [r4, #1]
 8002d44:	2a2a      	cmp	r2, #42	@ 0x2a
 8002d46:	d13b      	bne.n	8002dc0 <_vfiprintf_r+0x1bc>
 8002d48:	9a05      	ldr	r2, [sp, #20]
 8002d4a:	3402      	adds	r4, #2
 8002d4c:	1d11      	adds	r1, r2, #4
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	9105      	str	r1, [sp, #20]
 8002d52:	2a00      	cmp	r2, #0
 8002d54:	da01      	bge.n	8002d5a <_vfiprintf_r+0x156>
 8002d56:	2201      	movs	r2, #1
 8002d58:	4252      	negs	r2, r2
 8002d5a:	605a      	str	r2, [r3, #4]
 8002d5c:	4e35      	ldr	r6, [pc, #212]	@ (8002e34 <_vfiprintf_r+0x230>)
 8002d5e:	2203      	movs	r2, #3
 8002d60:	0030      	movs	r0, r6
 8002d62:	7821      	ldrb	r1, [r4, #0]
 8002d64:	f7fe faa5 	bl	80012b2 <memchr>
 8002d68:	af06      	add	r7, sp, #24
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d006      	beq.n	8002d7c <_vfiprintf_r+0x178>
 8002d6e:	2340      	movs	r3, #64	@ 0x40
 8002d70:	1b80      	subs	r0, r0, r6
 8002d72:	4083      	lsls	r3, r0
 8002d74:	9a06      	ldr	r2, [sp, #24]
 8002d76:	3401      	adds	r4, #1
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	9306      	str	r3, [sp, #24]
 8002d7c:	7821      	ldrb	r1, [r4, #0]
 8002d7e:	2206      	movs	r2, #6
 8002d80:	482d      	ldr	r0, [pc, #180]	@ (8002e38 <_vfiprintf_r+0x234>)
 8002d82:	1c66      	adds	r6, r4, #1
 8002d84:	7639      	strb	r1, [r7, #24]
 8002d86:	f7fe fa94 	bl	80012b2 <memchr>
 8002d8a:	2800      	cmp	r0, #0
 8002d8c:	d047      	beq.n	8002e1e <_vfiprintf_r+0x21a>
 8002d8e:	4b2b      	ldr	r3, [pc, #172]	@ (8002e3c <_vfiprintf_r+0x238>)
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d129      	bne.n	8002de8 <_vfiprintf_r+0x1e4>
 8002d94:	2207      	movs	r2, #7
 8002d96:	9b05      	ldr	r3, [sp, #20]
 8002d98:	3307      	adds	r3, #7
 8002d9a:	4393      	bics	r3, r2
 8002d9c:	3308      	adds	r3, #8
 8002d9e:	9305      	str	r3, [sp, #20]
 8002da0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002da2:	9903      	ldr	r1, [sp, #12]
 8002da4:	185b      	adds	r3, r3, r1
 8002da6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002da8:	e769      	b.n	8002c7e <_vfiprintf_r+0x7a>
 8002daa:	4252      	negs	r2, r2
 8002dac:	60da      	str	r2, [r3, #12]
 8002dae:	2202      	movs	r2, #2
 8002db0:	430a      	orrs	r2, r1
 8002db2:	9206      	str	r2, [sp, #24]
 8002db4:	e7c2      	b.n	8002d3c <_vfiprintf_r+0x138>
 8002db6:	437a      	muls	r2, r7
 8002db8:	0034      	movs	r4, r6
 8002dba:	2001      	movs	r0, #1
 8002dbc:	1852      	adds	r2, r2, r1
 8002dbe:	e7a4      	b.n	8002d0a <_vfiprintf_r+0x106>
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	200a      	movs	r0, #10
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	0011      	movs	r1, r2
 8002dc8:	0013      	movs	r3, r2
 8002dca:	3401      	adds	r4, #1
 8002dcc:	7822      	ldrb	r2, [r4, #0]
 8002dce:	1c66      	adds	r6, r4, #1
 8002dd0:	3a30      	subs	r2, #48	@ 0x30
 8002dd2:	2a09      	cmp	r2, #9
 8002dd4:	d903      	bls.n	8002dde <_vfiprintf_r+0x1da>
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0c0      	beq.n	8002d5c <_vfiprintf_r+0x158>
 8002dda:	9107      	str	r1, [sp, #28]
 8002ddc:	e7be      	b.n	8002d5c <_vfiprintf_r+0x158>
 8002dde:	4341      	muls	r1, r0
 8002de0:	0034      	movs	r4, r6
 8002de2:	2301      	movs	r3, #1
 8002de4:	1889      	adds	r1, r1, r2
 8002de6:	e7f1      	b.n	8002dcc <_vfiprintf_r+0x1c8>
 8002de8:	aa05      	add	r2, sp, #20
 8002dea:	9200      	str	r2, [sp, #0]
 8002dec:	0039      	movs	r1, r7
 8002dee:	002a      	movs	r2, r5
 8002df0:	4b13      	ldr	r3, [pc, #76]	@ (8002e40 <_vfiprintf_r+0x23c>)
 8002df2:	9802      	ldr	r0, [sp, #8]
 8002df4:	f7fd fd22 	bl	800083c <_printf_float>
 8002df8:	9003      	str	r0, [sp, #12]
 8002dfa:	9b03      	ldr	r3, [sp, #12]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	d1cf      	bne.n	8002da0 <_vfiprintf_r+0x19c>
 8002e00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e02:	07db      	lsls	r3, r3, #31
 8002e04:	d405      	bmi.n	8002e12 <_vfiprintf_r+0x20e>
 8002e06:	89ab      	ldrh	r3, [r5, #12]
 8002e08:	059b      	lsls	r3, r3, #22
 8002e0a:	d402      	bmi.n	8002e12 <_vfiprintf_r+0x20e>
 8002e0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e0e:	f7fe fa4f 	bl	80012b0 <__retarget_lock_release_recursive>
 8002e12:	89ab      	ldrh	r3, [r5, #12]
 8002e14:	065b      	lsls	r3, r3, #25
 8002e16:	d500      	bpl.n	8002e1a <_vfiprintf_r+0x216>
 8002e18:	e719      	b.n	8002c4e <_vfiprintf_r+0x4a>
 8002e1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8002e1c:	e719      	b.n	8002c52 <_vfiprintf_r+0x4e>
 8002e1e:	aa05      	add	r2, sp, #20
 8002e20:	9200      	str	r2, [sp, #0]
 8002e22:	0039      	movs	r1, r7
 8002e24:	002a      	movs	r2, r5
 8002e26:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <_vfiprintf_r+0x23c>)
 8002e28:	9802      	ldr	r0, [sp, #8]
 8002e2a:	f7fd ffa5 	bl	8000d78 <_printf_i>
 8002e2e:	e7e3      	b.n	8002df8 <_vfiprintf_r+0x1f4>
 8002e30:	0800aa4e 	.word	0x0800aa4e
 8002e34:	0800aa54 	.word	0x0800aa54
 8002e38:	0800aa58 	.word	0x0800aa58
 8002e3c:	0800083d 	.word	0x0800083d
 8002e40:	08002be1 	.word	0x08002be1

08002e44 <__swbuf_r>:
 8002e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e46:	0006      	movs	r6, r0
 8002e48:	000d      	movs	r5, r1
 8002e4a:	0014      	movs	r4, r2
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	d004      	beq.n	8002e5a <__swbuf_r+0x16>
 8002e50:	6a03      	ldr	r3, [r0, #32]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <__swbuf_r+0x16>
 8002e56:	f7fe f92b 	bl	80010b0 <__sinit>
 8002e5a:	69a3      	ldr	r3, [r4, #24]
 8002e5c:	60a3      	str	r3, [r4, #8]
 8002e5e:	89a3      	ldrh	r3, [r4, #12]
 8002e60:	071b      	lsls	r3, r3, #28
 8002e62:	d502      	bpl.n	8002e6a <__swbuf_r+0x26>
 8002e64:	6923      	ldr	r3, [r4, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d109      	bne.n	8002e7e <__swbuf_r+0x3a>
 8002e6a:	0021      	movs	r1, r4
 8002e6c:	0030      	movs	r0, r6
 8002e6e:	f000 f82b 	bl	8002ec8 <__swsetup_r>
 8002e72:	2800      	cmp	r0, #0
 8002e74:	d003      	beq.n	8002e7e <__swbuf_r+0x3a>
 8002e76:	2501      	movs	r5, #1
 8002e78:	426d      	negs	r5, r5
 8002e7a:	0028      	movs	r0, r5
 8002e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e7e:	6923      	ldr	r3, [r4, #16]
 8002e80:	6820      	ldr	r0, [r4, #0]
 8002e82:	b2ef      	uxtb	r7, r5
 8002e84:	1ac0      	subs	r0, r0, r3
 8002e86:	6963      	ldr	r3, [r4, #20]
 8002e88:	b2ed      	uxtb	r5, r5
 8002e8a:	4283      	cmp	r3, r0
 8002e8c:	dc05      	bgt.n	8002e9a <__swbuf_r+0x56>
 8002e8e:	0021      	movs	r1, r4
 8002e90:	0030      	movs	r0, r6
 8002e92:	f7ff fdc7 	bl	8002a24 <_fflush_r>
 8002e96:	2800      	cmp	r0, #0
 8002e98:	d1ed      	bne.n	8002e76 <__swbuf_r+0x32>
 8002e9a:	68a3      	ldr	r3, [r4, #8]
 8002e9c:	3001      	adds	r0, #1
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	60a3      	str	r3, [r4, #8]
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	1c5a      	adds	r2, r3, #1
 8002ea6:	6022      	str	r2, [r4, #0]
 8002ea8:	701f      	strb	r7, [r3, #0]
 8002eaa:	6963      	ldr	r3, [r4, #20]
 8002eac:	4283      	cmp	r3, r0
 8002eae:	d004      	beq.n	8002eba <__swbuf_r+0x76>
 8002eb0:	89a3      	ldrh	r3, [r4, #12]
 8002eb2:	07db      	lsls	r3, r3, #31
 8002eb4:	d5e1      	bpl.n	8002e7a <__swbuf_r+0x36>
 8002eb6:	2d0a      	cmp	r5, #10
 8002eb8:	d1df      	bne.n	8002e7a <__swbuf_r+0x36>
 8002eba:	0021      	movs	r1, r4
 8002ebc:	0030      	movs	r0, r6
 8002ebe:	f7ff fdb1 	bl	8002a24 <_fflush_r>
 8002ec2:	2800      	cmp	r0, #0
 8002ec4:	d0d9      	beq.n	8002e7a <__swbuf_r+0x36>
 8002ec6:	e7d6      	b.n	8002e76 <__swbuf_r+0x32>

08002ec8 <__swsetup_r>:
 8002ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f78 <__swsetup_r+0xb0>)
 8002eca:	b570      	push	{r4, r5, r6, lr}
 8002ecc:	0005      	movs	r5, r0
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	000c      	movs	r4, r1
 8002ed2:	2800      	cmp	r0, #0
 8002ed4:	d004      	beq.n	8002ee0 <__swsetup_r+0x18>
 8002ed6:	6a03      	ldr	r3, [r0, #32]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <__swsetup_r+0x18>
 8002edc:	f7fe f8e8 	bl	80010b0 <__sinit>
 8002ee0:	220c      	movs	r2, #12
 8002ee2:	5ea3      	ldrsh	r3, [r4, r2]
 8002ee4:	071a      	lsls	r2, r3, #28
 8002ee6:	d422      	bmi.n	8002f2e <__swsetup_r+0x66>
 8002ee8:	06da      	lsls	r2, r3, #27
 8002eea:	d407      	bmi.n	8002efc <__swsetup_r+0x34>
 8002eec:	2209      	movs	r2, #9
 8002eee:	602a      	str	r2, [r5, #0]
 8002ef0:	3237      	adds	r2, #55	@ 0x37
 8002ef2:	2001      	movs	r0, #1
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	81a3      	strh	r3, [r4, #12]
 8002ef8:	4240      	negs	r0, r0
 8002efa:	bd70      	pop	{r4, r5, r6, pc}
 8002efc:	075a      	lsls	r2, r3, #29
 8002efe:	d513      	bpl.n	8002f28 <__swsetup_r+0x60>
 8002f00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f02:	2900      	cmp	r1, #0
 8002f04:	d008      	beq.n	8002f18 <__swsetup_r+0x50>
 8002f06:	0023      	movs	r3, r4
 8002f08:	3344      	adds	r3, #68	@ 0x44
 8002f0a:	4299      	cmp	r1, r3
 8002f0c:	d002      	beq.n	8002f14 <__swsetup_r+0x4c>
 8002f0e:	0028      	movs	r0, r5
 8002f10:	f7ff f84c 	bl	8001fac <_free_r>
 8002f14:	2300      	movs	r3, #0
 8002f16:	6363      	str	r3, [r4, #52]	@ 0x34
 8002f18:	2224      	movs	r2, #36	@ 0x24
 8002f1a:	89a3      	ldrh	r3, [r4, #12]
 8002f1c:	4393      	bics	r3, r2
 8002f1e:	2200      	movs	r2, #0
 8002f20:	6062      	str	r2, [r4, #4]
 8002f22:	6922      	ldr	r2, [r4, #16]
 8002f24:	b21b      	sxth	r3, r3
 8002f26:	6022      	str	r2, [r4, #0]
 8002f28:	2208      	movs	r2, #8
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	81a3      	strh	r3, [r4, #12]
 8002f2e:	6922      	ldr	r2, [r4, #16]
 8002f30:	2a00      	cmp	r2, #0
 8002f32:	d107      	bne.n	8002f44 <__swsetup_r+0x7c>
 8002f34:	059a      	lsls	r2, r3, #22
 8002f36:	d501      	bpl.n	8002f3c <__swsetup_r+0x74>
 8002f38:	061b      	lsls	r3, r3, #24
 8002f3a:	d503      	bpl.n	8002f44 <__swsetup_r+0x7c>
 8002f3c:	0021      	movs	r1, r4
 8002f3e:	0028      	movs	r0, r5
 8002f40:	f000 f8d2 	bl	80030e8 <__smakebuf_r>
 8002f44:	230c      	movs	r3, #12
 8002f46:	5ee2      	ldrsh	r2, [r4, r3]
 8002f48:	2101      	movs	r1, #1
 8002f4a:	0013      	movs	r3, r2
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	420a      	tst	r2, r1
 8002f50:	d00c      	beq.n	8002f6c <__swsetup_r+0xa4>
 8002f52:	2300      	movs	r3, #0
 8002f54:	60a3      	str	r3, [r4, #8]
 8002f56:	6963      	ldr	r3, [r4, #20]
 8002f58:	425b      	negs	r3, r3
 8002f5a:	61a3      	str	r3, [r4, #24]
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	6923      	ldr	r3, [r4, #16]
 8002f60:	4283      	cmp	r3, r0
 8002f62:	d1ca      	bne.n	8002efa <__swsetup_r+0x32>
 8002f64:	0613      	lsls	r3, r2, #24
 8002f66:	d5c8      	bpl.n	8002efa <__swsetup_r+0x32>
 8002f68:	2340      	movs	r3, #64	@ 0x40
 8002f6a:	e7c2      	b.n	8002ef2 <__swsetup_r+0x2a>
 8002f6c:	0791      	lsls	r1, r2, #30
 8002f6e:	d400      	bmi.n	8002f72 <__swsetup_r+0xaa>
 8002f70:	6963      	ldr	r3, [r4, #20]
 8002f72:	60a3      	str	r3, [r4, #8]
 8002f74:	e7f2      	b.n	8002f5c <__swsetup_r+0x94>
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	200000cc 	.word	0x200000cc

08002f7c <memmove>:
 8002f7c:	b510      	push	{r4, lr}
 8002f7e:	4288      	cmp	r0, r1
 8002f80:	d902      	bls.n	8002f88 <memmove+0xc>
 8002f82:	188b      	adds	r3, r1, r2
 8002f84:	4298      	cmp	r0, r3
 8002f86:	d308      	bcc.n	8002f9a <memmove+0x1e>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d007      	beq.n	8002f9e <memmove+0x22>
 8002f8e:	5ccc      	ldrb	r4, [r1, r3]
 8002f90:	54c4      	strb	r4, [r0, r3]
 8002f92:	3301      	adds	r3, #1
 8002f94:	e7f9      	b.n	8002f8a <memmove+0xe>
 8002f96:	5c8b      	ldrb	r3, [r1, r2]
 8002f98:	5483      	strb	r3, [r0, r2]
 8002f9a:	3a01      	subs	r2, #1
 8002f9c:	d2fb      	bcs.n	8002f96 <memmove+0x1a>
 8002f9e:	bd10      	pop	{r4, pc}

08002fa0 <_raise_r>:
 8002fa0:	b570      	push	{r4, r5, r6, lr}
 8002fa2:	0004      	movs	r4, r0
 8002fa4:	000d      	movs	r5, r1
 8002fa6:	291f      	cmp	r1, #31
 8002fa8:	d904      	bls.n	8002fb4 <_raise_r+0x14>
 8002faa:	2316      	movs	r3, #22
 8002fac:	6003      	str	r3, [r0, #0]
 8002fae:	2001      	movs	r0, #1
 8002fb0:	4240      	negs	r0, r0
 8002fb2:	bd70      	pop	{r4, r5, r6, pc}
 8002fb4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d004      	beq.n	8002fc4 <_raise_r+0x24>
 8002fba:	008a      	lsls	r2, r1, #2
 8002fbc:	189b      	adds	r3, r3, r2
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	2a00      	cmp	r2, #0
 8002fc2:	d108      	bne.n	8002fd6 <_raise_r+0x36>
 8002fc4:	0020      	movs	r0, r4
 8002fc6:	f000 f831 	bl	800302c <_getpid_r>
 8002fca:	002a      	movs	r2, r5
 8002fcc:	0001      	movs	r1, r0
 8002fce:	0020      	movs	r0, r4
 8002fd0:	f000 f81a 	bl	8003008 <_kill_r>
 8002fd4:	e7ed      	b.n	8002fb2 <_raise_r+0x12>
 8002fd6:	2a01      	cmp	r2, #1
 8002fd8:	d009      	beq.n	8002fee <_raise_r+0x4e>
 8002fda:	1c51      	adds	r1, r2, #1
 8002fdc:	d103      	bne.n	8002fe6 <_raise_r+0x46>
 8002fde:	2316      	movs	r3, #22
 8002fe0:	6003      	str	r3, [r0, #0]
 8002fe2:	2001      	movs	r0, #1
 8002fe4:	e7e5      	b.n	8002fb2 <_raise_r+0x12>
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	0028      	movs	r0, r5
 8002fea:	6019      	str	r1, [r3, #0]
 8002fec:	4790      	blx	r2
 8002fee:	2000      	movs	r0, #0
 8002ff0:	e7df      	b.n	8002fb2 <_raise_r+0x12>
	...

08002ff4 <raise>:
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	4b03      	ldr	r3, [pc, #12]	@ (8003004 <raise+0x10>)
 8002ff8:	0001      	movs	r1, r0
 8002ffa:	6818      	ldr	r0, [r3, #0]
 8002ffc:	f7ff ffd0 	bl	8002fa0 <_raise_r>
 8003000:	bd10      	pop	{r4, pc}
 8003002:	46c0      	nop			@ (mov r8, r8)
 8003004:	200000cc 	.word	0x200000cc

08003008 <_kill_r>:
 8003008:	2300      	movs	r3, #0
 800300a:	b570      	push	{r4, r5, r6, lr}
 800300c:	4d06      	ldr	r5, [pc, #24]	@ (8003028 <_kill_r+0x20>)
 800300e:	0004      	movs	r4, r0
 8003010:	0008      	movs	r0, r1
 8003012:	0011      	movs	r1, r2
 8003014:	602b      	str	r3, [r5, #0]
 8003016:	f001 ff5c 	bl	8004ed2 <_kill>
 800301a:	1c43      	adds	r3, r0, #1
 800301c:	d103      	bne.n	8003026 <_kill_r+0x1e>
 800301e:	682b      	ldr	r3, [r5, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d000      	beq.n	8003026 <_kill_r+0x1e>
 8003024:	6023      	str	r3, [r4, #0]
 8003026:	bd70      	pop	{r4, r5, r6, pc}
 8003028:	2000062c 	.word	0x2000062c

0800302c <_getpid_r>:
 800302c:	b510      	push	{r4, lr}
 800302e:	f001 ff48 	bl	8004ec2 <_getpid>
 8003032:	bd10      	pop	{r4, pc}

08003034 <_realloc_r>:
 8003034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003036:	0006      	movs	r6, r0
 8003038:	000c      	movs	r4, r1
 800303a:	0015      	movs	r5, r2
 800303c:	2900      	cmp	r1, #0
 800303e:	d105      	bne.n	800304c <_realloc_r+0x18>
 8003040:	0011      	movs	r1, r2
 8003042:	f7ff f829 	bl	8002098 <_malloc_r>
 8003046:	0004      	movs	r4, r0
 8003048:	0020      	movs	r0, r4
 800304a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800304c:	2a00      	cmp	r2, #0
 800304e:	d103      	bne.n	8003058 <_realloc_r+0x24>
 8003050:	f7fe ffac 	bl	8001fac <_free_r>
 8003054:	002c      	movs	r4, r5
 8003056:	e7f7      	b.n	8003048 <_realloc_r+0x14>
 8003058:	f000 f8a4 	bl	80031a4 <_malloc_usable_size_r>
 800305c:	0007      	movs	r7, r0
 800305e:	4285      	cmp	r5, r0
 8003060:	d802      	bhi.n	8003068 <_realloc_r+0x34>
 8003062:	0843      	lsrs	r3, r0, #1
 8003064:	42ab      	cmp	r3, r5
 8003066:	d3ef      	bcc.n	8003048 <_realloc_r+0x14>
 8003068:	0029      	movs	r1, r5
 800306a:	0030      	movs	r0, r6
 800306c:	f7ff f814 	bl	8002098 <_malloc_r>
 8003070:	9001      	str	r0, [sp, #4]
 8003072:	2800      	cmp	r0, #0
 8003074:	d101      	bne.n	800307a <_realloc_r+0x46>
 8003076:	9c01      	ldr	r4, [sp, #4]
 8003078:	e7e6      	b.n	8003048 <_realloc_r+0x14>
 800307a:	002a      	movs	r2, r5
 800307c:	42bd      	cmp	r5, r7
 800307e:	d900      	bls.n	8003082 <_realloc_r+0x4e>
 8003080:	003a      	movs	r2, r7
 8003082:	0021      	movs	r1, r4
 8003084:	9801      	ldr	r0, [sp, #4]
 8003086:	f7ff fd0b 	bl	8002aa0 <memcpy>
 800308a:	0021      	movs	r1, r4
 800308c:	0030      	movs	r0, r6
 800308e:	f7fe ff8d 	bl	8001fac <_free_r>
 8003092:	e7f0      	b.n	8003076 <_realloc_r+0x42>

08003094 <__swhatbuf_r>:
 8003094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003096:	000e      	movs	r6, r1
 8003098:	001d      	movs	r5, r3
 800309a:	230e      	movs	r3, #14
 800309c:	5ec9      	ldrsh	r1, [r1, r3]
 800309e:	0014      	movs	r4, r2
 80030a0:	b097      	sub	sp, #92	@ 0x5c
 80030a2:	2900      	cmp	r1, #0
 80030a4:	da0c      	bge.n	80030c0 <__swhatbuf_r+0x2c>
 80030a6:	89b2      	ldrh	r2, [r6, #12]
 80030a8:	2380      	movs	r3, #128	@ 0x80
 80030aa:	0011      	movs	r1, r2
 80030ac:	4019      	ands	r1, r3
 80030ae:	421a      	tst	r2, r3
 80030b0:	d114      	bne.n	80030dc <__swhatbuf_r+0x48>
 80030b2:	2380      	movs	r3, #128	@ 0x80
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	2000      	movs	r0, #0
 80030b8:	6029      	str	r1, [r5, #0]
 80030ba:	6023      	str	r3, [r4, #0]
 80030bc:	b017      	add	sp, #92	@ 0x5c
 80030be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030c0:	466a      	mov	r2, sp
 80030c2:	f000 f84b 	bl	800315c <_fstat_r>
 80030c6:	2800      	cmp	r0, #0
 80030c8:	dbed      	blt.n	80030a6 <__swhatbuf_r+0x12>
 80030ca:	23f0      	movs	r3, #240	@ 0xf0
 80030cc:	9901      	ldr	r1, [sp, #4]
 80030ce:	021b      	lsls	r3, r3, #8
 80030d0:	4019      	ands	r1, r3
 80030d2:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <__swhatbuf_r+0x50>)
 80030d4:	18c9      	adds	r1, r1, r3
 80030d6:	424b      	negs	r3, r1
 80030d8:	4159      	adcs	r1, r3
 80030da:	e7ea      	b.n	80030b2 <__swhatbuf_r+0x1e>
 80030dc:	2100      	movs	r1, #0
 80030de:	2340      	movs	r3, #64	@ 0x40
 80030e0:	e7e9      	b.n	80030b6 <__swhatbuf_r+0x22>
 80030e2:	46c0      	nop			@ (mov r8, r8)
 80030e4:	ffffe000 	.word	0xffffe000

080030e8 <__smakebuf_r>:
 80030e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030ea:	2602      	movs	r6, #2
 80030ec:	898b      	ldrh	r3, [r1, #12]
 80030ee:	0005      	movs	r5, r0
 80030f0:	000c      	movs	r4, r1
 80030f2:	4233      	tst	r3, r6
 80030f4:	d006      	beq.n	8003104 <__smakebuf_r+0x1c>
 80030f6:	0023      	movs	r3, r4
 80030f8:	3347      	adds	r3, #71	@ 0x47
 80030fa:	6023      	str	r3, [r4, #0]
 80030fc:	6123      	str	r3, [r4, #16]
 80030fe:	2301      	movs	r3, #1
 8003100:	6163      	str	r3, [r4, #20]
 8003102:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003104:	466a      	mov	r2, sp
 8003106:	ab01      	add	r3, sp, #4
 8003108:	f7ff ffc4 	bl	8003094 <__swhatbuf_r>
 800310c:	9f00      	ldr	r7, [sp, #0]
 800310e:	0028      	movs	r0, r5
 8003110:	0039      	movs	r1, r7
 8003112:	f7fe ffc1 	bl	8002098 <_malloc_r>
 8003116:	220c      	movs	r2, #12
 8003118:	5ea3      	ldrsh	r3, [r4, r2]
 800311a:	2800      	cmp	r0, #0
 800311c:	d106      	bne.n	800312c <__smakebuf_r+0x44>
 800311e:	059a      	lsls	r2, r3, #22
 8003120:	d4ef      	bmi.n	8003102 <__smakebuf_r+0x1a>
 8003122:	2203      	movs	r2, #3
 8003124:	4393      	bics	r3, r2
 8003126:	431e      	orrs	r6, r3
 8003128:	81a6      	strh	r6, [r4, #12]
 800312a:	e7e4      	b.n	80030f6 <__smakebuf_r+0xe>
 800312c:	2280      	movs	r2, #128	@ 0x80
 800312e:	4313      	orrs	r3, r2
 8003130:	81a3      	strh	r3, [r4, #12]
 8003132:	9b01      	ldr	r3, [sp, #4]
 8003134:	6020      	str	r0, [r4, #0]
 8003136:	6120      	str	r0, [r4, #16]
 8003138:	6167      	str	r7, [r4, #20]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0e1      	beq.n	8003102 <__smakebuf_r+0x1a>
 800313e:	0028      	movs	r0, r5
 8003140:	230e      	movs	r3, #14
 8003142:	5ee1      	ldrsh	r1, [r4, r3]
 8003144:	f000 f81c 	bl	8003180 <_isatty_r>
 8003148:	2800      	cmp	r0, #0
 800314a:	d0da      	beq.n	8003102 <__smakebuf_r+0x1a>
 800314c:	2303      	movs	r3, #3
 800314e:	89a2      	ldrh	r2, [r4, #12]
 8003150:	439a      	bics	r2, r3
 8003152:	3b02      	subs	r3, #2
 8003154:	4313      	orrs	r3, r2
 8003156:	81a3      	strh	r3, [r4, #12]
 8003158:	e7d3      	b.n	8003102 <__smakebuf_r+0x1a>
	...

0800315c <_fstat_r>:
 800315c:	2300      	movs	r3, #0
 800315e:	b570      	push	{r4, r5, r6, lr}
 8003160:	4d06      	ldr	r5, [pc, #24]	@ (800317c <_fstat_r+0x20>)
 8003162:	0004      	movs	r4, r0
 8003164:	0008      	movs	r0, r1
 8003166:	0011      	movs	r1, r2
 8003168:	602b      	str	r3, [r5, #0]
 800316a:	f001 fe9d 	bl	8004ea8 <_fstat>
 800316e:	1c43      	adds	r3, r0, #1
 8003170:	d103      	bne.n	800317a <_fstat_r+0x1e>
 8003172:	682b      	ldr	r3, [r5, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d000      	beq.n	800317a <_fstat_r+0x1e>
 8003178:	6023      	str	r3, [r4, #0]
 800317a:	bd70      	pop	{r4, r5, r6, pc}
 800317c:	2000062c 	.word	0x2000062c

08003180 <_isatty_r>:
 8003180:	2300      	movs	r3, #0
 8003182:	b570      	push	{r4, r5, r6, lr}
 8003184:	4d06      	ldr	r5, [pc, #24]	@ (80031a0 <_isatty_r+0x20>)
 8003186:	0004      	movs	r4, r0
 8003188:	0008      	movs	r0, r1
 800318a:	602b      	str	r3, [r5, #0]
 800318c:	f001 fe6e 	bl	8004e6c <_isatty>
 8003190:	1c43      	adds	r3, r0, #1
 8003192:	d103      	bne.n	800319c <_isatty_r+0x1c>
 8003194:	682b      	ldr	r3, [r5, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d000      	beq.n	800319c <_isatty_r+0x1c>
 800319a:	6023      	str	r3, [r4, #0]
 800319c:	bd70      	pop	{r4, r5, r6, pc}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	2000062c 	.word	0x2000062c

080031a4 <_malloc_usable_size_r>:
 80031a4:	1f0b      	subs	r3, r1, #4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	1f18      	subs	r0, r3, #4
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	da01      	bge.n	80031b2 <_malloc_usable_size_r+0xe>
 80031ae:	580b      	ldr	r3, [r1, r0]
 80031b0:	18c0      	adds	r0, r0, r3
 80031b2:	4770      	bx	lr

080031b4 <APP_ErrorHandler>:
 * ON(1s)->OFF(1s)->[ON(200ms)->OFF(200ms)]x3->OFF(1s)->repeat
 * 
 * @note This function never returns and requires a system reset to recover.
 */
void APP_ErrorHandler(uint8_t errnum)
{
 80031b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031b6:	0006      	movs	r6, r0
 80031b8:	b0c1      	sub	sp, #260	@ 0x104
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031ba:	b672      	cpsid	i
    char outputStr[256];

    __disable_irq(); // Disable all interrupts
    
    // Make sure all heaters are disabled
    HAL_GPIO_WritePin(Pins.GPIOx_AMP_CTRL1, Pins.GPIO_Pin_AMP_CTRL1, GPIO_PIN_RESET);
 80031bc:	4c29      	ldr	r4, [pc, #164]	@ (8003264 <APP_ErrorHandler+0xb0>)
 80031be:	4b2a      	ldr	r3, [pc, #168]	@ (8003268 <APP_ErrorHandler+0xb4>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	8819      	ldrh	r1, [r3, #0]
 80031c4:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80031c6:	f000 ff91 	bl	80040ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Pins.GPIOx_AMP_CTRL2, Pins.GPIO_Pin_AMP_CTRL2, GPIO_PIN_RESET);
 80031ca:	0023      	movs	r3, r4
 80031cc:	3360      	adds	r3, #96	@ 0x60
 80031ce:	8819      	ldrh	r1, [r3, #0]
 80031d0:	2200      	movs	r2, #0
 80031d2:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80031d4:	f000 ff8a 	bl	80040ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Pins.GPIOx_VALVE_CTRL1, Pins.GPIO_Pin_VALVE_CTRL1, GPIO_PIN_RESET);
 80031d8:	0023      	movs	r3, r4
 80031da:	3368      	adds	r3, #104	@ 0x68
 80031dc:	8819      	ldrh	r1, [r3, #0]
 80031de:	2200      	movs	r2, #0
 80031e0:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80031e2:	f000 ff83 	bl	80040ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Pins.GPIOx_VALVE_CTRL2, Pins.GPIO_Pin_VALVE_CTRL2, GPIO_PIN_RESET);
 80031e6:	0023      	movs	r3, r4
 80031e8:	3370      	adds	r3, #112	@ 0x70
 80031ea:	8819      	ldrh	r1, [r3, #0]
 80031ec:	2200      	movs	r2, #0
 80031ee:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 80031f0:	f000 ff7c 	bl	80040ec <HAL_GPIO_WritePin>
    
    sprintf(outputStr, "APP_ErrorHandler: %d. Halting system.\r\n", errnum);		
 80031f4:	0032      	movs	r2, r6
 80031f6:	491d      	ldr	r1, [pc, #116]	@ (800326c <APP_ErrorHandler+0xb8>)
 80031f8:	4668      	mov	r0, sp
 80031fa:	f007 f807 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);	
 80031fe:	4668      	mov	r0, sp
 8003200:	f7fc ff5e 	bl	80000c0 <strlen>
 8003204:	23fa      	movs	r3, #250	@ 0xfa
 8003206:	b282      	uxth	r2, r0
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4669      	mov	r1, sp
 800320c:	4818      	ldr	r0, [pc, #96]	@ (8003270 <APP_ErrorHandler+0xbc>)
    
    HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_SET); 
 800320e:	1ca5      	adds	r5, r4, #2
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);	
 8003210:	f001 fd36 	bl	8004c80 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_SET); 
 8003214:	2201      	movs	r2, #1
 8003216:	8fe9      	ldrh	r1, [r5, #62]	@ 0x3e
 8003218:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800321a:	f000 ff67 	bl	80040ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Pins.GPIOx_LED2, Pins.GPIO_Pin_LED2, GPIO_PIN_RESET); 
 800321e:	0023      	movs	r3, r4
 8003220:	2200      	movs	r2, #0
 8003222:	3348      	adds	r3, #72	@ 0x48
 8003224:	8819      	ldrh	r1, [r3, #0]
 8003226:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003228:	f000 ff60 	bl	80040ec <HAL_GPIO_WritePin>
    
    while (1)
    {
        HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_RESET);   // LED on for 1 sec
 800322c:	2200      	movs	r2, #0
 800322e:	8fe9      	ldrh	r1, [r5, #62]	@ 0x3e
 8003230:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003232:	f000 ff5b 	bl	80040ec <HAL_GPIO_WritePin>
        sw_delay_100msec(10);
        HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_SET);   // LED off for 1 sec        
 8003236:	2201      	movs	r2, #1
 8003238:	8fe9      	ldrh	r1, [r5, #62]	@ 0x3e
 800323a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800323c:	f000 ff56 	bl	80040ec <HAL_GPIO_WritePin>
        sw_delay_100msec(10);

        for (int i = 0; i < errnum; i++) {          // blink the error code
 8003240:	2700      	movs	r7, #0
            HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_RESET);   // LED on for 200 msec
 8003242:	8fe9      	ldrh	r1, [r5, #62]	@ 0x3e
        for (int i = 0; i < errnum; i++) {          // blink the error code
 8003244:	42be      	cmp	r6, r7
 8003246:	dc02      	bgt.n	800324e <APP_ErrorHandler+0x9a>
            sw_delay_100msec(2);
            HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_SET);   // LED off for 200 msec        
            sw_delay_100msec(2);
        }
        HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_SET);   // LED off for 1 sec        
 8003248:	2201      	movs	r2, #1
 800324a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800324c:	e7ec      	b.n	8003228 <APP_ErrorHandler+0x74>
            HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_RESET);   // LED on for 200 msec
 800324e:	2200      	movs	r2, #0
 8003250:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003252:	f000 ff4b 	bl	80040ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, GPIO_PIN_SET);   // LED off for 200 msec        
 8003256:	2201      	movs	r2, #1
 8003258:	8fe9      	ldrh	r1, [r5, #62]	@ 0x3e
 800325a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800325c:	f000 ff46 	bl	80040ec <HAL_GPIO_WritePin>
        for (int i = 0; i < errnum; i++) {          // blink the error code
 8003260:	3701      	adds	r7, #1
 8003262:	e7ee      	b.n	8003242 <APP_ErrorHandler+0x8e>
 8003264:	2000068c 	.word	0x2000068c
 8003268:	200006e4 	.word	0x200006e4
 800326c:	0800aa5f 	.word	0x0800aa5f
 8003270:	200007cc 	.word	0x200007cc

08003274 <HAL_MspInit>:
/**
  * @brief MSP
  */
void HAL_MspInit(void)
{
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003274:	2101      	movs	r1, #1
 8003276:	4b0a      	ldr	r3, [pc, #40]	@ (80032a0 <HAL_MspInit+0x2c>)
{
 8003278:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800327a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800327c:	430a      	orrs	r2, r1
 800327e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003280:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003282:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003284:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003286:	9200      	str	r2, [sp, #0]
 8003288:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800328a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800328c:	0549      	lsls	r1, r1, #21
 800328e:	430a      	orrs	r2, r1
 8003290:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003294:	400b      	ands	r3, r1
 8003296:	9301      	str	r3, [sp, #4]
 8003298:	9b01      	ldr	r3, [sp, #4]
}
 800329a:	b002      	add	sp, #8
 800329c:	4770      	bx	lr
 800329e:	46c0      	nop			@ (mov r8, r8)
 80032a0:	40021000 	.word	0x40021000

080032a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80032a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    if (htim->Instance == TIM3)
 80032a6:	6803      	ldr	r3, [r0, #0]
 80032a8:	4a28      	ldr	r2, [pc, #160]	@ (800334c <HAL_TIM_Base_MspInit+0xa8>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d112      	bne.n	80032d4 <HAL_TIM_Base_MspInit+0x30>
    {
        __HAL_RCC_TIM3_CLK_ENABLE();                   /* Enable TIM3 clock */
 80032ae:	2102      	movs	r1, #2
 80032b0:	4b27      	ldr	r3, [pc, #156]	@ (8003350 <HAL_TIM_Base_MspInit+0xac>)
        HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);        /* Set interrupt priority */
 80032b2:	2010      	movs	r0, #16
        __HAL_RCC_TIM3_CLK_ENABLE();                   /* Enable TIM3 clock */
 80032b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032b6:	430a      	orrs	r2, r1
 80032b8:	63da      	str	r2, [r3, #60]	@ 0x3c
        HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);        /* Set interrupt priority */
 80032ba:	2200      	movs	r2, #0
        __HAL_RCC_TIM3_CLK_ENABLE();                   /* Enable TIM3 clock */
 80032bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032be:	400b      	ands	r3, r1
 80032c0:	9300      	str	r3, [sp, #0]
        HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);        /* Set interrupt priority */
 80032c2:	0011      	movs	r1, r2
        __HAL_RCC_TIM3_CLK_ENABLE();                   /* Enable TIM3 clock */
 80032c4:	9b00      	ldr	r3, [sp, #0]
        HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);        /* Set interrupt priority */
 80032c6:	f000 fe1f 	bl	8003f08 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM3_IRQn);                /* Enable TIM3 interrupt */
 80032ca:	2010      	movs	r0, #16
    }
    else if (htim->Instance == TIM17)
    {
        __HAL_RCC_TIM17_CLK_ENABLE();                 /* Enable TIM17 clock */
        HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);       /* Set interrupt priority */
        HAL_NVIC_EnableIRQ(TIM17_IRQn);               /* Enable TIM17 interrupt */
 80032cc:	f000 fe46 	bl	8003f5c <HAL_NVIC_EnableIRQ>
    }
}
 80032d0:	b005      	add	sp, #20
 80032d2:	bd00      	pop	{pc}
    else if (htim->Instance == TIM14)
 80032d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003354 <HAL_TIM_Base_MspInit+0xb0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d110      	bne.n	80032fc <HAL_TIM_Base_MspInit+0x58>
        __HAL_RCC_TIM14_CLK_ENABLE();                 /* Enable TIM14 clock */
 80032da:	2180      	movs	r1, #128	@ 0x80
 80032dc:	4b1c      	ldr	r3, [pc, #112]	@ (8003350 <HAL_TIM_Base_MspInit+0xac>)
 80032de:	0209      	lsls	r1, r1, #8
 80032e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
        HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);       /* Set interrupt priority */
 80032e2:	2013      	movs	r0, #19
        __HAL_RCC_TIM14_CLK_ENABLE();                 /* Enable TIM14 clock */
 80032e4:	430a      	orrs	r2, r1
 80032e6:	641a      	str	r2, [r3, #64]	@ 0x40
        HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);       /* Set interrupt priority */
 80032e8:	2200      	movs	r2, #0
        __HAL_RCC_TIM14_CLK_ENABLE();                 /* Enable TIM14 clock */
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	400b      	ands	r3, r1
 80032ee:	9301      	str	r3, [sp, #4]
        HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);       /* Set interrupt priority */
 80032f0:	0011      	movs	r1, r2
        __HAL_RCC_TIM14_CLK_ENABLE();                 /* Enable TIM14 clock */
 80032f2:	9b01      	ldr	r3, [sp, #4]
        HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);       /* Set interrupt priority */
 80032f4:	f000 fe08 	bl	8003f08 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM14_IRQn);               /* Enable TIM14 interrupt */
 80032f8:	2013      	movs	r0, #19
 80032fa:	e7e7      	b.n	80032cc <HAL_TIM_Base_MspInit+0x28>
    else if (htim->Instance == TIM16)
 80032fc:	4a16      	ldr	r2, [pc, #88]	@ (8003358 <HAL_TIM_Base_MspInit+0xb4>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d110      	bne.n	8003324 <HAL_TIM_Base_MspInit+0x80>
        __HAL_RCC_TIM16_CLK_ENABLE();                 /* Enable TIM16 clock */
 8003302:	2180      	movs	r1, #128	@ 0x80
 8003304:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <HAL_TIM_Base_MspInit+0xac>)
 8003306:	0289      	lsls	r1, r1, #10
 8003308:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
        HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);       /* Set interrupt priority */
 800330a:	2015      	movs	r0, #21
        __HAL_RCC_TIM16_CLK_ENABLE();                 /* Enable TIM16 clock */
 800330c:	430a      	orrs	r2, r1
 800330e:	641a      	str	r2, [r3, #64]	@ 0x40
        HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);       /* Set interrupt priority */
 8003310:	2200      	movs	r2, #0
        __HAL_RCC_TIM16_CLK_ENABLE();                 /* Enable TIM16 clock */
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	400b      	ands	r3, r1
 8003316:	9302      	str	r3, [sp, #8]
        HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);       /* Set interrupt priority */
 8003318:	0011      	movs	r1, r2
        __HAL_RCC_TIM16_CLK_ENABLE();                 /* Enable TIM16 clock */
 800331a:	9b02      	ldr	r3, [sp, #8]
        HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);       /* Set interrupt priority */
 800331c:	f000 fdf4 	bl	8003f08 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM16_IRQn);               /* Enable TIM16 interrupt */
 8003320:	2015      	movs	r0, #21
 8003322:	e7d3      	b.n	80032cc <HAL_TIM_Base_MspInit+0x28>
    else if (htim->Instance == TIM17)
 8003324:	4a0d      	ldr	r2, [pc, #52]	@ (800335c <HAL_TIM_Base_MspInit+0xb8>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d1d2      	bne.n	80032d0 <HAL_TIM_Base_MspInit+0x2c>
        __HAL_RCC_TIM17_CLK_ENABLE();                 /* Enable TIM17 clock */
 800332a:	2180      	movs	r1, #128	@ 0x80
 800332c:	4b08      	ldr	r3, [pc, #32]	@ (8003350 <HAL_TIM_Base_MspInit+0xac>)
 800332e:	02c9      	lsls	r1, r1, #11
 8003330:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
        HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);       /* Set interrupt priority */
 8003332:	2016      	movs	r0, #22
        __HAL_RCC_TIM17_CLK_ENABLE();                 /* Enable TIM17 clock */
 8003334:	430a      	orrs	r2, r1
 8003336:	641a      	str	r2, [r3, #64]	@ 0x40
        HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);       /* Set interrupt priority */
 8003338:	2200      	movs	r2, #0
        __HAL_RCC_TIM17_CLK_ENABLE();                 /* Enable TIM17 clock */
 800333a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333c:	400b      	ands	r3, r1
 800333e:	9303      	str	r3, [sp, #12]
        HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);       /* Set interrupt priority */
 8003340:	0011      	movs	r1, r2
        __HAL_RCC_TIM17_CLK_ENABLE();                 /* Enable TIM17 clock */
 8003342:	9b03      	ldr	r3, [sp, #12]
        HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);       /* Set interrupt priority */
 8003344:	f000 fde0 	bl	8003f08 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM17_IRQn);               /* Enable TIM17 interrupt */
 8003348:	2016      	movs	r0, #22
 800334a:	e7bf      	b.n	80032cc <HAL_TIM_Base_MspInit+0x28>
 800334c:	40000400 	.word	0x40000400
 8003350:	40021000 	.word	0x40021000
 8003354:	40002000 	.word	0x40002000
 8003358:	40014400 	.word	0x40014400
 800335c:	40014800 	.word	0x40014800

08003360 <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
}
 8003360:	4770      	bx	lr

08003362 <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  while (1)
 8003362:	e7fe      	b.n	8003362 <HardFault_Handler>

08003364 <SVC_Handler>:
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 8003364:	4770      	bx	lr

08003366 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003366:	4770      	bx	lr

08003368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003368:	b510      	push	{r4, lr}
  HAL_IncTick();
 800336a:	f000 fba3 	bl	8003ab4 <HAL_IncTick>
}
 800336e:	bd10      	pop	{r4, pc}

08003370 <TIM3_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file.                                          */
/******************************************************************************/

void TIM3_IRQHandler(void)
{
 8003370:	b510      	push	{r4, lr}
  HAL_TIM_IRQHandler(&tim3Handle);
 8003372:	4802      	ldr	r0, [pc, #8]	@ (800337c <TIM3_IRQHandler+0xc>)
 8003374:	f001 f97c 	bl	8004670 <HAL_TIM_IRQHandler>
}
 8003378:	bd10      	pop	{r4, pc}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	20000bc4 	.word	0x20000bc4

08003380 <TIM14_IRQHandler>:

void TIM14_IRQHandler(void)
{
 8003380:	b510      	push	{r4, lr}
  HAL_TIM_IRQHandler(&htim14);
 8003382:	4802      	ldr	r0, [pc, #8]	@ (800338c <TIM14_IRQHandler+0xc>)
 8003384:	f001 f974 	bl	8004670 <HAL_TIM_IRQHandler>
}
 8003388:	bd10      	pop	{r4, pc}
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	2000078c 	.word	0x2000078c

08003390 <TIM16_IRQHandler>:

void TIM16_IRQHandler(void)
{
 8003390:	b510      	push	{r4, lr}
  HAL_TIM_IRQHandler(&htim16);
 8003392:	4802      	ldr	r0, [pc, #8]	@ (800339c <TIM16_IRQHandler+0xc>)
 8003394:	f001 f96c 	bl	8004670 <HAL_TIM_IRQHandler>
}
 8003398:	bd10      	pop	{r4, pc}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	2000074c 	.word	0x2000074c

080033a0 <TIM17_IRQHandler>:

void TIM17_IRQHandler(void)
{
 80033a0:	b510      	push	{r4, lr}
  HAL_TIM_IRQHandler(&htim17);
 80033a2:	4802      	ldr	r0, [pc, #8]	@ (80033ac <TIM17_IRQHandler+0xc>)
 80033a4:	f001 f964 	bl	8004670 <HAL_TIM_IRQHandler>
}
 80033a8:	bd10      	pop	{r4, pc}
 80033aa:	46c0      	nop			@ (mov r8, r8)
 80033ac:	2000070c 	.word	0x2000070c

080033b0 <ADC_Set_USB_cc_read_state>:
ADC_HandleTypeDef AdcHandle;
ADC_ChannelConfTypeDef AdcChanConf;

float temperature_cal;

void ADC_Set_USB_cc_read_state(bool enable_usb_cc_adc_read) {
 80033b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if (enable_usb_cc_adc_read) {
        AdcChanConf.Rank = Pins.ADC_CHANNEL_USB_CC1; 
 80033b2:	4e18      	ldr	r6, [pc, #96]	@ (8003414 <ADC_Set_USB_cc_read_state+0x64>)
 80033b4:	4c18      	ldr	r4, [pc, #96]	@ (8003418 <ADC_Set_USB_cc_read_state+0x68>)
 80033b6:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
 80033b8:	4d18      	ldr	r5, [pc, #96]	@ (800341c <ADC_Set_USB_cc_read_state+0x6c>)
void ADC_Set_USB_cc_read_state(bool enable_usb_cc_adc_read) {
 80033ba:	9001      	str	r0, [sp, #4]
    if (enable_usb_cc_adc_read) {
 80033bc:	2800      	cmp	r0, #0
 80033be:	d01a      	beq.n	80033f6 <ADC_Set_USB_cc_read_state+0x46>
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC1;             
        if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80033c0:	0021      	movs	r1, r4
 80033c2:	0028      	movs	r0, r5
        AdcChanConf.Rank = Pins.ADC_CHANNEL_USB_CC1; 
 80033c4:	6063      	str	r3, [r4, #4]
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC1;             
 80033c6:	6023      	str	r3, [r4, #0]
        if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80033c8:	f000 fce6 	bl	8003d98 <HAL_ADC_ConfigChannel>
 80033cc:	2800      	cmp	r0, #0
 80033ce:	d002      	beq.n	80033d6 <ADC_Set_USB_cc_read_state+0x26>
        {
            APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80033d0:	2001      	movs	r0, #1
 80033d2:	f7ff feef 	bl	80031b4 <APP_ErrorHandler>
        }

        AdcChanConf.Rank = Pins.ADC_CHANNEL_USB_CC2; 
 80033d6:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 80033d8:	6063      	str	r3, [r4, #4]
            APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
        }

        AdcChanConf.Rank = ADC_RANK_NONE; 
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC2;            
        if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80033da:	0021      	movs	r1, r4
 80033dc:	0028      	movs	r0, r5
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC2;            
 80033de:	6023      	str	r3, [r4, #0]
        if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80033e0:	f000 fcda 	bl	8003d98 <HAL_ADC_ConfigChannel>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d002      	beq.n	80033ee <ADC_Set_USB_cc_read_state+0x3e>
        {
            APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80033e8:	2001      	movs	r0, #1
 80033ea:	f7ff fee3 	bl	80031b4 <APP_ErrorHandler>
        data.usb_cc_adc_read_enabled = true;
 80033ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <ADC_Set_USB_cc_read_state+0x70>)
 80033f0:	9a01      	ldr	r2, [sp, #4]
 80033f2:	701a      	strb	r2, [r3, #0]
        }
        data.usb_cc_adc_read_enabled = false;
    }
}
 80033f4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        AdcChanConf.Rank = ADC_RANK_NONE;       // This disables the ADC channel from the ADC read group.
 80033f6:	4f0b      	ldr	r7, [pc, #44]	@ (8003424 <ADC_Set_USB_cc_read_state+0x74>)
        if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80033f8:	0021      	movs	r1, r4
 80033fa:	0028      	movs	r0, r5
        AdcChanConf.Rank = ADC_RANK_NONE;       // This disables the ADC channel from the ADC read group.
 80033fc:	6067      	str	r7, [r4, #4]
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC1;            
 80033fe:	6023      	str	r3, [r4, #0]
        if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 8003400:	f000 fcca 	bl	8003d98 <HAL_ADC_ConfigChannel>
 8003404:	2800      	cmp	r0, #0
 8003406:	d002      	beq.n	800340e <ADC_Set_USB_cc_read_state+0x5e>
            APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003408:	2001      	movs	r0, #1
 800340a:	f7ff fed3 	bl	80031b4 <APP_ErrorHandler>
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC2;            
 800340e:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
        AdcChanConf.Rank = ADC_RANK_NONE; 
 8003410:	6067      	str	r7, [r4, #4]
        AdcChanConf.Channel = Pins.ADC_CHANNEL_USB_CC2;            
 8003412:	e7e2      	b.n	80033da <ADC_Set_USB_cc_read_state+0x2a>
 8003414:	2000068c 	.word	0x2000068c
 8003418:	20000640 	.word	0x20000640
 800341c:	2000064c 	.word	0x2000064c
 8003420:	20000a0c 	.word	0x20000a0c
 8003424:	00001001 	.word	0x00001001

08003428 <ADC_Init>:
{
    // Example: Enable ADC and GPIO clocks
    //__HAL_RCC_ADC_CLK_ENABLE();

    //Enable Clocks
	__HAL_RCC_ADC_FORCE_RESET();
 8003428:	2180      	movs	r1, #128	@ 0x80
{
 800342a:	b570      	push	{r4, r5, r6, lr}
    __HAL_RCC_ADC_RELEASE_RESET();
	__HAL_RCC_ADC_CLK_ENABLE();
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800342c:	2501      	movs	r5, #1
	__HAL_RCC_ADC_FORCE_RESET();
 800342e:	4b4f      	ldr	r3, [pc, #316]	@ (800356c <ADC_Init+0x144>)
 8003430:	0349      	lsls	r1, r1, #13
 8003432:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
{
 8003434:	b088      	sub	sp, #32
	__HAL_RCC_ADC_FORCE_RESET();
 8003436:	430a      	orrs	r2, r1
 8003438:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_ADC_RELEASE_RESET();
 800343a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800343c:	484c      	ldr	r0, [pc, #304]	@ (8003570 <ADC_Init+0x148>)
 800343e:	4002      	ands	r2, r0
 8003440:	631a      	str	r2, [r3, #48]	@ 0x30
	__HAL_RCC_ADC_CLK_ENABLE();
 8003442:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    // Configure PA2, PA3, PA6 as analog inputs (example)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003444:	a805      	add	r0, sp, #20
	__HAL_RCC_ADC_CLK_ENABLE();
 8003446:	430a      	orrs	r2, r1
 8003448:	641a      	str	r2, [r3, #64]	@ 0x40
 800344a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800344c:	400a      	ands	r2, r1
 800344e:	9201      	str	r2, [sp, #4]
 8003450:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003452:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003454:	2100      	movs	r1, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003456:	432a      	orrs	r2, r5
 8003458:	635a      	str	r2, [r3, #52]	@ 0x34
 800345a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800345c:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800345e:	402b      	ands	r3, r5
 8003460:	9302      	str	r3, [sp, #8]
 8003462:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003464:	f7fd fea4 	bl	80011b0 <memset>
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 | GPIO_PIN_7;
 8003468:	23dc      	movs	r3, #220	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800346a:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 | GPIO_PIN_7;
 800346c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800346e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003470:	3bd9      	subs	r3, #217	@ 0xd9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003472:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003474:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003476:	f000 fd97 	bl	8003fa8 <HAL_GPIO_Init>
    AdcHandle.Init.ExternalTrigConv = ADC_SOFTWARE_START;
    AdcHandle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
    */

    //Start calibration
	AdcHandle.Instance = ADC1;
 800347a:	4c3e      	ldr	r4, [pc, #248]	@ (8003574 <ADC_Init+0x14c>)
 800347c:	4b3e      	ldr	r3, [pc, #248]	@ (8003578 <ADC_Init+0x150>)

    if (HAL_ADCEx_Calibration_Start(&AdcHandle) != HAL_OK)
 800347e:	0020      	movs	r0, r4
	AdcHandle.Instance = ADC1;
 8003480:	6023      	str	r3, [r4, #0]
    if (HAL_ADCEx_Calibration_Start(&AdcHandle) != HAL_OK)
 8003482:	f000 fcf7 	bl	8003e74 <HAL_ADC_Calibration_Start>
 8003486:	2800      	cmp	r0, #0
 8003488:	d002      	beq.n	8003490 <ADC_Init+0x68>
		{
			APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 800348a:	0028      	movs	r0, r5
 800348c:	f7ff fe92 	bl	80031b4 <APP_ErrorHandler>
	//Populate ADC init data
	AdcHandle.Init.ClockPrescaler = ADC_CLOCK_ASYNC_HSI_DIV8; //HSI = 24 MHz (ADC Clock = 24 MHz / 8)
	AdcHandle.Init.Resolution = ADC_RESOLUTION_12B; //12 bits
	AdcHandle.Init.DataAlign = ADC_DATAALIGN_RIGHT; //Right aligned
	AdcHandle.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD; //Don't plan to use
	AdcHandle.Init.EOCSelection = ADC_EOC_SINGLE_CONV; //single conversion
 8003490:	2204      	movs	r2, #4
	AdcHandle.Init.ClockPrescaler = ADC_CLOCK_ASYNC_HSI_DIV8; //HSI = 24 MHz (ADC Clock = 24 MHz / 8)
 8003492:	23b0      	movs	r3, #176	@ 0xb0
	AdcHandle.Init.EOCSelection = ADC_EOC_SINGLE_CONV; //single conversion
 8003494:	6162      	str	r2, [r4, #20]
	AdcHandle.Init.LowPowerAutoWait = DISABLE; //use all the power
	AdcHandle.Init.ContinuousConvMode = DISABLE; //don't need for polling
	AdcHandle.Init.DiscontinuousConvMode = ENABLE; 
	AdcHandle.Init.ExternalTrigConv = ADC_SOFTWARE_START; //Will start ADC in code
 8003496:	22c2      	movs	r2, #194	@ 0xc2
	AdcHandle.Init.ClockPrescaler = ADC_CLOCK_ASYNC_HSI_DIV8; //HSI = 24 MHz (ADC Clock = 24 MHz / 8)
 8003498:	061b      	lsls	r3, r3, #24
 800349a:	6063      	str	r3, [r4, #4]
	AdcHandle.Init.Resolution = ADC_RESOLUTION_12B; //12 bits
 800349c:	2300      	movs	r3, #0
	AdcHandle.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD; //Don't plan to use
 800349e:	2501      	movs	r5, #1
	AdcHandle.Init.ExternalTrigConv = ADC_SOFTWARE_START; //Will start ADC in code
 80034a0:	32ff      	adds	r2, #255	@ 0xff
 80034a2:	61e2      	str	r2, [r4, #28]
	AdcHandle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE; //not going to use external trigger
	AdcHandle.Init.DMAContinuousRequests = DISABLE; //Not using DMA
 80034a4:	1d62      	adds	r2, r4, #5
	AdcHandle.Init.Resolution = ADC_RESOLUTION_12B; //12 bits
 80034a6:	60a3      	str	r3, [r4, #8]
	AdcHandle.Init.DataAlign = ADC_DATAALIGN_RIGHT; //Right aligned
 80034a8:	60e3      	str	r3, [r4, #12]
	AdcHandle.Init.LowPowerAutoWait = DISABLE; //use all the power
 80034aa:	8323      	strh	r3, [r4, #24]
	AdcHandle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE; //not going to use external trigger
 80034ac:	6223      	str	r3, [r4, #32]
	AdcHandle.Init.DMAContinuousRequests = DISABLE; //Not using DMA
 80034ae:	77d3      	strb	r3, [r2, #31]
	AdcHandle.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN; //shouldn't matter for polling
 80034b0:	62a3      	str	r3, [r4, #40]	@ 0x28
	AdcHandle.Init.SamplingTimeCommon = ADC_SAMPLETIME_41CYCLES_5; //Setting conversion time to 41.5 cycles

    	//Initialize ADC
	if (HAL_ADC_Init(&AdcHandle) != HAL_OK)
 80034b2:	0020      	movs	r0, r4
	AdcHandle.Init.SamplingTimeCommon = ADC_SAMPLETIME_41CYCLES_5; //Setting conversion time to 41.5 cycles
 80034b4:	3305      	adds	r3, #5
	AdcHandle.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD; //Don't plan to use
 80034b6:	6125      	str	r5, [r4, #16]
	AdcHandle.Init.DiscontinuousConvMode = ENABLE; 
 80034b8:	76a5      	strb	r5, [r4, #26]
	AdcHandle.Init.SamplingTimeCommon = ADC_SAMPLETIME_41CYCLES_5; //Setting conversion time to 41.5 cycles
 80034ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
	if (HAL_ADC_Init(&AdcHandle) != HAL_OK)
 80034bc:	f000 fb50 	bl	8003b60 <HAL_ADC_Init>
 80034c0:	2800      	cmp	r0, #0
 80034c2:	d002      	beq.n	80034ca <ADC_Init+0xa2>
	{
		APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80034c4:	0028      	movs	r0, r5
 80034c6:	f7ff fe75 	bl	80031b4 <APP_ErrorHandler>
    // ADC_CHANNEL_TEMPSENSOR       (ch 11, 9 usec min sample time)
    // ADC_CHANNEL_VREFINT          (ch 12)
	
	// Set ADC rank and channel
    
	AdcChanConf.Rank = Pins.ADC_CHANNEL_AMP_TEMP_V; 
 80034ca:	4e2c      	ldr	r6, [pc, #176]	@ (800357c <ADC_Init+0x154>)
 80034cc:	4d2c      	ldr	r5, [pc, #176]	@ (8003580 <ADC_Init+0x158>)
 80034ce:	68b3      	ldr	r3, [r6, #8]
	AdcChanConf.Channel = Pins.ADC_CHANNEL_AMP_TEMP_V;     
	
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80034d0:	0029      	movs	r1, r5
 80034d2:	0020      	movs	r0, r4
	AdcChanConf.Rank = Pins.ADC_CHANNEL_AMP_TEMP_V; 
 80034d4:	606b      	str	r3, [r5, #4]
	AdcChanConf.Channel = Pins.ADC_CHANNEL_AMP_TEMP_V;     
 80034d6:	602b      	str	r3, [r5, #0]
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80034d8:	f000 fc5e 	bl	8003d98 <HAL_ADC_ConfigChannel>
 80034dc:	2800      	cmp	r0, #0
 80034de:	d002      	beq.n	80034e6 <ADC_Init+0xbe>
	{
		APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80034e0:	2001      	movs	r0, #1
 80034e2:	f7ff fe67 	bl	80031b4 <APP_ErrorHandler>
	}
	AdcChanConf.Rank = Pins.ADC_CHANNEL_VALVE_TEMP_V; 
 80034e6:	6973      	ldr	r3, [r6, #20]
	AdcChanConf.Channel = Pins.ADC_CHANNEL_VALVE_TEMP_V;     
	
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80034e8:	0029      	movs	r1, r5
 80034ea:	0020      	movs	r0, r4
	AdcChanConf.Rank = Pins.ADC_CHANNEL_VALVE_TEMP_V; 
 80034ec:	606b      	str	r3, [r5, #4]
	AdcChanConf.Channel = Pins.ADC_CHANNEL_VALVE_TEMP_V;     
 80034ee:	602b      	str	r3, [r5, #0]
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 80034f0:	f000 fc52 	bl	8003d98 <HAL_ADC_ConfigChannel>
 80034f4:	2800      	cmp	r0, #0
 80034f6:	d002      	beq.n	80034fe <ADC_Init+0xd6>
	{
		APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80034f8:	2001      	movs	r0, #1
 80034fa:	f7ff fe5b 	bl	80031b4 <APP_ErrorHandler>
	}
	AdcChanConf.Rank = Pins.ADC_CHANNEL_V_BATT_SENSE; 
 80034fe:	6a33      	ldr	r3, [r6, #32]
	AdcChanConf.Channel = Pins.ADC_CHANNEL_V_BATT_SENSE;     
	
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 8003500:	0029      	movs	r1, r5
 8003502:	0020      	movs	r0, r4
	AdcChanConf.Rank = Pins.ADC_CHANNEL_V_BATT_SENSE; 
 8003504:	606b      	str	r3, [r5, #4]
	AdcChanConf.Channel = Pins.ADC_CHANNEL_V_BATT_SENSE;     
 8003506:	602b      	str	r3, [r5, #0]
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 8003508:	f000 fc46 	bl	8003d98 <HAL_ADC_ConfigChannel>
 800350c:	2800      	cmp	r0, #0
 800350e:	d002      	beq.n	8003516 <ADC_Init+0xee>
	{
		APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003510:	2001      	movs	r0, #1
 8003512:	f7ff fe4f 	bl	80031b4 <APP_ErrorHandler>
	}

    ADC_Set_USB_cc_read_state(true);
 8003516:	2001      	movs	r0, #1
 8003518:	f7ff ff4a 	bl	80033b0 <ADC_Set_USB_cc_read_state>

	// Set ADC rank and channel
	AdcChanConf.Rank = ADC_CHANNEL_TEMPSENSOR; 
 800351c:	230b      	movs	r3, #11
	AdcChanConf.Channel = ADC_CHANNEL_TEMPSENSOR;     
	
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 800351e:	0029      	movs	r1, r5
 8003520:	0020      	movs	r0, r4
	AdcChanConf.Rank = ADC_CHANNEL_TEMPSENSOR; 
 8003522:	606b      	str	r3, [r5, #4]
	AdcChanConf.Channel = ADC_CHANNEL_TEMPSENSOR;     
 8003524:	602b      	str	r3, [r5, #0]
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 8003526:	f000 fc37 	bl	8003d98 <HAL_ADC_ConfigChannel>
 800352a:	2800      	cmp	r0, #0
 800352c:	d002      	beq.n	8003534 <ADC_Init+0x10c>
	{
		APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 800352e:	2001      	movs	r0, #1
 8003530:	f7ff fe40 	bl	80031b4 <APP_ErrorHandler>
	}
        
	AdcChanConf.Rank = ADC_CHANNEL_VREFINT; 
 8003534:	230c      	movs	r3, #12
	AdcChanConf.Channel = ADC_CHANNEL_VREFINT;     
	
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 8003536:	0029      	movs	r1, r5
 8003538:	0020      	movs	r0, r4
	AdcChanConf.Rank = ADC_CHANNEL_VREFINT; 
 800353a:	606b      	str	r3, [r5, #4]
	AdcChanConf.Channel = ADC_CHANNEL_VREFINT;     
 800353c:	602b      	str	r3, [r5, #0]
	if (HAL_ADC_ConfigChannel(&AdcHandle, &AdcChanConf) != HAL_OK)
 800353e:	f000 fc2b 	bl	8003d98 <HAL_ADC_ConfigChannel>
 8003542:	2800      	cmp	r0, #0
 8003544:	d002      	beq.n	800354c <ADC_Init+0x124>
	{
		APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003546:	2001      	movs	r0, #1
 8003548:	f7ff fe34 	bl	80031b4 <APP_ErrorHandler>
	}
    
    // precalculate part of the PY32 internal temperature calculation:
    temperature_cal = (float) (85 - 30) / (float) (HAL_ADC_TSCAL2 - HAL_ADC_TSCAL1); 
 800354c:	4b0d      	ldr	r3, [pc, #52]	@ (8003584 <ADC_Init+0x15c>)
 800354e:	4c0e      	ldr	r4, [pc, #56]	@ (8003588 <ADC_Init+0x160>)
 8003550:	6818      	ldr	r0, [r3, #0]
 8003552:	4b0e      	ldr	r3, [pc, #56]	@ (800358c <ADC_Init+0x164>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	1ac0      	subs	r0, r0, r3
 8003558:	f003 fe6e 	bl	8007238 <__aeabi_ui2f>
 800355c:	1c01      	adds	r1, r0, #0
 800355e:	480c      	ldr	r0, [pc, #48]	@ (8003590 <ADC_Init+0x168>)
 8003560:	f003 f898 	bl	8006694 <__aeabi_fdiv>
 8003564:	6020      	str	r0, [r4, #0]
 8003566:	b008      	add	sp, #32
 8003568:	bd70      	pop	{r4, r5, r6, pc}
 800356a:	46c0      	nop			@ (mov r8, r8)
 800356c:	40021000 	.word	0x40021000
 8003570:	ffefffff 	.word	0xffefffff
 8003574:	2000064c 	.word	0x2000064c
 8003578:	40012400 	.word	0x40012400
 800357c:	2000068c 	.word	0x2000068c
 8003580:	20000640 	.word	0x20000640
 8003584:	1fff0f18 	.word	0x1fff0f18
 8003588:	2000063c 	.word	0x2000063c
 800358c:	1fff0f14 	.word	0x1fff0f14
 8003590:	425c0000 	.word	0x425c0000

08003594 <GPIO_Init>:
 * - Configures LED outputs with pull-ups
 * - Sets up control pins for amplifier and valve with pull-downs
 * - Initializes pushbutton input with pull-up if enabled
 */
void GPIO_Init(void)
{
 8003594:	b5f0      	push	{r4, r5, r6, r7, lr}
    //  PIN 18, PF2 is NRESET pushbutton (not used, pulled up)
    //  PIN 15, PF4 is BOOT0 (not used, pulled down)
    
    
    // Enable peripheral clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003596:	2501      	movs	r5, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003598:	2602      	movs	r6, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359a:	4a51      	ldr	r2, [pc, #324]	@ (80036e0 <GPIO_Init+0x14c>)
{
 800359c:	b08f      	sub	sp, #60	@ 0x3c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
    */
   
    //Pin settings for ADC inputs
    __HAL_RCC_ADC_CLK_ENABLE();
 80035a0:	2080      	movs	r0, #128	@ 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a2:	432b      	orrs	r3, r5
 80035a4:	6353      	str	r3, [r2, #52]	@ 0x34
 80035a6:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    __HAL_RCC_ADC_CLK_ENABLE();
 80035a8:	0340      	lsls	r0, r0, #13
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	402b      	ands	r3, r5
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b0:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    Pins.GPIOx_VALVE_CTRL2 = GPIOF;
    Pins.GPIO_Pin_VALVE_CTRL2 = GPIO_PIN_1;
    Pins.GPIOx_PUSHBUTTON = GPIOF;
    Pins.GPIO_Pin_PUSHBUTTON = GPIO_PIN_2;
#elif defined(BOARDCONFIG_MK8)
    Pins.GPIOx_AMP_VALVE_TEMP_V = GPIOA;
 80035b2:	4c4c      	ldr	r4, [pc, #304]	@ (80036e4 <GPIO_Init+0x150>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b4:	4333      	orrs	r3, r6
 80035b6:	6353      	str	r3, [r2, #52]	@ 0x34
 80035b8:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    Pins.GPIOx_AMP_TEMP_V = GPIOA;
    Pins.GPIO_Pin_AMP_TEMP_V = GPIO_PIN_3;
    Pins.ADC_CHANNEL_AMP_TEMP_V = ADC_CHANNEL_3;    
    
    Pins.GPIOx_AMP_V_BATT_SENSE = GPIOA;
    Pins.GPIO_Pin_V_BATT_SENSE = GPIO_PIN_6;
 80035ba:	2740      	movs	r7, #64	@ 0x40
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035bc:	4033      	ands	r3, r6
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80035c2:	2320      	movs	r3, #32
 80035c4:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80035c6:	4319      	orrs	r1, r3
 80035c8:	6351      	str	r1, [r2, #52]	@ 0x34
 80035ca:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80035cc:	4019      	ands	r1, r3
 80035ce:	9102      	str	r1, [sp, #8]
 80035d0:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_ADC_CLK_ENABLE();
 80035d2:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80035d4:	4301      	orrs	r1, r0
 80035d6:	6411      	str	r1, [r2, #64]	@ 0x40
 80035d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    Pins.ADC_CHANNEL_VALVE_TEMP_V = ADC_CHANNEL_2; 
 80035da:	6166      	str	r6, [r4, #20]
    __HAL_RCC_ADC_CLK_ENABLE();
 80035dc:	4002      	ands	r2, r0
 80035de:	9203      	str	r2, [sp, #12]
 80035e0:	9a03      	ldr	r2, [sp, #12]
    Pins.GPIO_Pin_AMP_VALVE_TEMP_V = GPIO_PIN_2;
 80035e2:	2204      	movs	r2, #4
    Pins.GPIOx_AMP_VALVE_TEMP_V = GPIOA;
 80035e4:	20a0      	movs	r0, #160	@ 0xa0
    Pins.GPIO_Pin_AMP_VALVE_TEMP_V = GPIO_PIN_2;
 80035e6:	4694      	mov	ip, r2
 80035e8:	8222      	strh	r2, [r4, #16]
    Pins.GPIO_Pin_AMP_TEMP_V = GPIO_PIN_3;
 80035ea:	1892      	adds	r2, r2, r2
 80035ec:	80a2      	strh	r2, [r4, #4]
    Pins.ADC_CHANNEL_V_BATT_SENSE = ADC_CHANNEL_6;    
 80035ee:	2206      	movs	r2, #6
    Pins.GPIOx_AMP_VALVE_TEMP_V = GPIOA;
 80035f0:	05c0      	lsls	r0, r0, #23
    Pins.ADC_CHANNEL_AMP_TEMP_V = ADC_CHANNEL_3;    
 80035f2:	1976      	adds	r6, r6, r5
    Pins.GPIOx_AMP_VALVE_TEMP_V = GPIOA;
 80035f4:	60e0      	str	r0, [r4, #12]
    Pins.GPIOx_AMP_TEMP_V = GPIOA;
 80035f6:	6020      	str	r0, [r4, #0]
    Pins.GPIOx_AMP_V_BATT_SENSE = GPIOA;
 80035f8:	61a0      	str	r0, [r4, #24]
    Pins.GPIO_Pin_V_BATT_SENSE = GPIO_PIN_6;
 80035fa:	83a7      	strh	r7, [r4, #28]
    Pins.ADC_CHANNEL_AMP_TEMP_V = ADC_CHANNEL_3;    
 80035fc:	60a6      	str	r6, [r4, #8]
    Pins.ADC_CHANNEL_V_BATT_SENSE = ADC_CHANNEL_6;    
 80035fe:	6222      	str	r2, [r4, #32]
    
    Pins.GPIOx_USB_CC1 = GPIOA;
    Pins.GPIO_Pin_USB_CC1 = GPIO_PIN_7;
    Pins.ADC_CHANNEL_USB_CC1 = ADC_CHANNEL_7;    
 8003600:	1952      	adds	r2, r2, r5
 8003602:	62e2      	str	r2, [r4, #44]	@ 0x2c
    
    Pins.GPIOx_USB_CC2 = GPIOA;
    Pins.GPIO_Pin_USB_CC2 = GPIO_PIN_4;
 8003604:	3209      	adds	r2, #9
 8003606:	86a2      	strh	r2, [r4, #52]	@ 0x34
    Pins.ADC_CHANNEL_USB_CC2 = ADC_CHANNEL_4;
 8003608:	4662      	mov	r2, ip
    
    Pins.GPIOx_LED1 = GPIOA;
    Pins.GPIO_Pin_LED1 = GPIO_PIN_5;
    Pins.GPIOx_LED2 = GPIOB;
    Pins.GPIO_Pin_LED2 = GPIO_PIN_5;
 800360a:	4f37      	ldr	r7, [pc, #220]	@ (80036e8 <GPIO_Init+0x154>)
    Pins.ADC_CHANNEL_USB_CC2 = ADC_CHANNEL_4;
 800360c:	63a2      	str	r2, [r4, #56]	@ 0x38
    Pins.GPIO_Pin_LED1 = GPIO_PIN_5;
 800360e:	4a37      	ldr	r2, [pc, #220]	@ (80036ec <GPIO_Init+0x158>)
    Pins.GPIO_Pin_LED2 = GPIO_PIN_5;
 8003610:	803b      	strh	r3, [r7, #0]
    Pins.GPIO_Pin_LED1 = GPIO_PIN_5;
 8003612:	87d3      	strh	r3, [r2, #62]	@ 0x3e
    Pins.GPIOx_AMP_CTRL1 = GPIOB;
    Pins.GPIO_Pin_AMP_CTRL1 = GPIO_PIN_6;
 8003614:	0023      	movs	r3, r4
 8003616:	2740      	movs	r7, #64	@ 0x40
 8003618:	3358      	adds	r3, #88	@ 0x58
 800361a:	801f      	strh	r7, [r3, #0]
    Pins.GPIOx_AMP_CTRL2 = GPIOB;
    Pins.GPIO_Pin_AMP_CTRL2 = GPIO_PIN_7;
    Pins.GPIOx_VALVE_CTRL1 = GPIOF;
    Pins.GPIO_Pin_VALVE_CTRL1 = GPIO_PIN_0;
 800361c:	0027      	movs	r7, r4
    Pins.GPIO_Pin_AMP_CTRL2 = GPIO_PIN_7;
 800361e:	0023      	movs	r3, r4
    Pins.GPIO_Pin_USB_CC1 = GPIO_PIN_7;
 8003620:	2180      	movs	r1, #128	@ 0x80
    Pins.GPIO_Pin_VALVE_CTRL1 = GPIO_PIN_0;
 8003622:	3768      	adds	r7, #104	@ 0x68
 8003624:	803d      	strh	r5, [r7, #0]
    Pins.GPIOx_VALVE_CTRL2 = GPIOF;
    Pins.GPIO_Pin_VALVE_CTRL2 = GPIO_PIN_1;
 8003626:	0027      	movs	r7, r4
    Pins.GPIO_Pin_AMP_CTRL2 = GPIO_PIN_7;
 8003628:	3360      	adds	r3, #96	@ 0x60
 800362a:	8019      	strh	r1, [r3, #0]
    Pins.GPIOx_VALVE_CTRL1 = GPIOF;
 800362c:	4b30      	ldr	r3, [pc, #192]	@ (80036f0 <GPIO_Init+0x15c>)
    Pins.GPIO_Pin_USB_CC1 = GPIO_PIN_7;
 800362e:	8521      	strh	r1, [r4, #40]	@ 0x28
    Pins.GPIOx_VALVE_CTRL1 = GPIOF;
 8003630:	6663      	str	r3, [r4, #100]	@ 0x64
    Pins.GPIOx_VALVE_CTRL2 = GPIOF;
 8003632:	66e3      	str	r3, [r4, #108]	@ 0x6c
    Pins.GPIOx_PUSHBUTTON = GPIOF;
 8003634:	6763      	str	r3, [r4, #116]	@ 0x74
    Pins.GPIO_Pin_VALVE_CTRL2 = GPIO_PIN_1;
 8003636:	3770      	adds	r7, #112	@ 0x70
    Pins.GPIO_Pin_PUSHBUTTON = GPIO_PIN_2;
 8003638:	0023      	movs	r3, r4
    Pins.GPIO_Pin_VALVE_CTRL2 = GPIO_PIN_1;
 800363a:	397e      	subs	r1, #126	@ 0x7e
 800363c:	8039      	strh	r1, [r7, #0]
    Pins.GPIO_Pin_PUSHBUTTON = GPIO_PIN_2;
 800363e:	4667      	mov	r7, ip
    Pins.GPIOx_LED2 = GPIOB;
 8003640:	4a2c      	ldr	r2, [pc, #176]	@ (80036f4 <GPIO_Init+0x160>)
    Pins.GPIO_Pin_PUSHBUTTON = GPIO_PIN_2;
 8003642:	3378      	adds	r3, #120	@ 0x78
    Pins.GPIOx_LED2 = GPIOB;
 8003644:	6462      	str	r2, [r4, #68]	@ 0x44
    Pins.GPIOx_AMP_CTRL1 = GPIOB;
 8003646:	6562      	str	r2, [r4, #84]	@ 0x54
    Pins.GPIOx_AMP_CTRL2 = GPIOB;
 8003648:	65e2      	str	r2, [r4, #92]	@ 0x5c
    Pins.GPIO_Pin_PUSHBUTTON = GPIO_PIN_2;
 800364a:	801f      	strh	r7, [r3, #0]
    //AdcPinStruct.Pin = GPIO_PIN_1;              // PA1 / UART_RX alternative function
    //AdcPinStruct.Mode = GPIO_MODE_ANALOG;
    //AdcPinStruct.Pull = GPIO_NOPULL;
    //HAL_GPIO_Init(GPIOA, &AdcPinStruct);    

    AdcPinStruct.Pin = Pins.GPIO_Pin_AMP_TEMP_V;            // AMP_TEMP_V
 800364c:	2208      	movs	r2, #8
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
    AdcPinStruct.Pull = GPIO_NOPULL;
 800364e:	2700      	movs	r7, #0
    HAL_GPIO_Init(Pins.GPIOx_AMP_TEMP_V, &AdcPinStruct);    
 8003650:	ab09      	add	r3, sp, #36	@ 0x24
 8003652:	0019      	movs	r1, r3
    AdcPinStruct.Pin = Pins.GPIO_Pin_AMP_TEMP_V;            // AMP_TEMP_V
 8003654:	9209      	str	r2, [sp, #36]	@ 0x24
    Pins.GPIOx_USB_CC1 = GPIOA;
 8003656:	6260      	str	r0, [r4, #36]	@ 0x24
    Pins.GPIOx_USB_CC2 = GPIOA;
 8003658:	6320      	str	r0, [r4, #48]	@ 0x30
    Pins.GPIOx_LED1 = GPIOA;
 800365a:	63e0      	str	r0, [r4, #60]	@ 0x3c
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
 800365c:	960a      	str	r6, [sp, #40]	@ 0x28
    AdcPinStruct.Pull = GPIO_NOPULL;
 800365e:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(Pins.GPIOx_AMP_TEMP_V, &AdcPinStruct);    
 8003660:	f000 fca2 	bl	8003fa8 <HAL_GPIO_Init>

    AdcPinStruct.Pin = Pins.GPIO_Pin_AMP_VALVE_TEMP_V;      // VALVE_TEMP_V
 8003664:	8a23      	ldrh	r3, [r4, #16]
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
    AdcPinStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(Pins.GPIOx_AMP_VALVE_TEMP_V, &AdcPinStruct);    
 8003666:	68e0      	ldr	r0, [r4, #12]
    AdcPinStruct.Pin = Pins.GPIO_Pin_AMP_VALVE_TEMP_V;      // VALVE_TEMP_V
 8003668:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(Pins.GPIOx_AMP_VALVE_TEMP_V, &AdcPinStruct);    
 800366a:	ab09      	add	r3, sp, #36	@ 0x24
 800366c:	0019      	movs	r1, r3
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
 800366e:	960a      	str	r6, [sp, #40]	@ 0x28
    AdcPinStruct.Pull = GPIO_NOPULL;
 8003670:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(Pins.GPIOx_AMP_VALVE_TEMP_V, &AdcPinStruct);    
 8003672:	f000 fc99 	bl	8003fa8 <HAL_GPIO_Init>
    
    AdcPinStruct.Pin = Pins.GPIO_Pin_V_BATT_SENSE;          // V_BATT_SENSE
 8003676:	8ba3      	ldrh	r3, [r4, #28]
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
    AdcPinStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(Pins.GPIOx_AMP_V_BATT_SENSE, &AdcPinStruct);    
 8003678:	69a0      	ldr	r0, [r4, #24]
    AdcPinStruct.Pin = Pins.GPIO_Pin_V_BATT_SENSE;          // V_BATT_SENSE
 800367a:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(Pins.GPIOx_AMP_V_BATT_SENSE, &AdcPinStruct);    
 800367c:	ab09      	add	r3, sp, #36	@ 0x24
 800367e:	0019      	movs	r1, r3
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
 8003680:	960a      	str	r6, [sp, #40]	@ 0x28
    AdcPinStruct.Pull = GPIO_NOPULL;
 8003682:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(Pins.GPIOx_AMP_V_BATT_SENSE, &AdcPinStruct);    
 8003684:	f000 fc90 	bl	8003fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED1;               // LED1_N
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003688:	2102      	movs	r1, #2
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED1;               // LED1_N
 800368a:	4b18      	ldr	r3, [pc, #96]	@ (80036ec <GPIO_Init+0x158>)
    HAL_GPIO_Init(Pins.GPIOx_LED1, &GPIO_InitStruct);    
 800368c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED1;               // LED1_N
 800368e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003690:	9107      	str	r1, [sp, #28]
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED1;               // LED1_N
 8003692:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(Pins.GPIOx_LED1, &GPIO_InitStruct);    
 8003694:	ab04      	add	r3, sp, #16
 8003696:	0019      	movs	r1, r3
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003698:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800369a:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(Pins.GPIOx_LED1, &GPIO_InitStruct);    
 800369c:	f000 fc84 	bl	8003fa8 <HAL_GPIO_Init>

#if defined(BOARDCONFIG_MK5C) || defined(BOARDCONFIG_MK6C) || defined(BOARDCONFIG_MK5AA) || defined(BOARDCONFIG_MK6AA) || defined(BOARDCONFIG_MK6F) || defined(BOARDCONFIG_MK8)
    AdcPinStruct.Pin = Pins.GPIO_Pin_USB_CC1;               // USB_CC1
 80036a0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
    AdcPinStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(Pins.GPIOx_USB_CC1, &AdcPinStruct);    
 80036a2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
    AdcPinStruct.Pin = Pins.GPIO_Pin_USB_CC1;               // USB_CC1
 80036a4:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(Pins.GPIOx_USB_CC1, &AdcPinStruct);    
 80036a6:	ab09      	add	r3, sp, #36	@ 0x24
 80036a8:	0019      	movs	r1, r3
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
 80036aa:	960a      	str	r6, [sp, #40]	@ 0x28
    AdcPinStruct.Pull = GPIO_NOPULL;
 80036ac:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(Pins.GPIOx_USB_CC1, &AdcPinStruct);    
 80036ae:	f000 fc7b 	bl	8003fa8 <HAL_GPIO_Init>
    
    AdcPinStruct.Pin = Pins.GPIO_Pin_USB_CC2;               // USB_CC2
 80036b2:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
    AdcPinStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(Pins.GPIOx_USB_CC2, &AdcPinStruct);    
 80036b4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
    AdcPinStruct.Pin = Pins.GPIO_Pin_USB_CC2;               // USB_CC2
 80036b6:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(Pins.GPIOx_USB_CC2, &AdcPinStruct);    
 80036b8:	ab09      	add	r3, sp, #36	@ 0x24
 80036ba:	0019      	movs	r1, r3
    AdcPinStruct.Mode = GPIO_MODE_ANALOG;
 80036bc:	960a      	str	r6, [sp, #40]	@ 0x28
    AdcPinStruct.Pull = GPIO_NOPULL;
 80036be:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(Pins.GPIOx_USB_CC2, &AdcPinStruct);    
 80036c0:	f000 fc72 	bl	8003fa8 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED2;               // LED2_N
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036c4:	2102      	movs	r1, #2
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED2;               // LED2_N
 80036c6:	4b08      	ldr	r3, [pc, #32]	@ (80036e8 <GPIO_Init+0x154>)
    HAL_GPIO_Init(Pins.GPIOx_LED2, &GPIO_InitStruct);    
 80036c8:	6c60      	ldr	r0, [r4, #68]	@ 0x44
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED2;               // LED2_N
 80036ca:	881b      	ldrh	r3, [r3, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036cc:	9107      	str	r1, [sp, #28]
    HAL_GPIO_Init(Pins.GPIOx_LED2, &GPIO_InitStruct);    
 80036ce:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = Pins.GPIO_Pin_LED2;               // LED2_N
 80036d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036d2:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036d4:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(Pins.GPIOx_LED2, &GPIO_InitStruct);    
 80036d6:	f000 fc67 	bl	8003fa8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(Pins.GPIOx_PUSHBUTTON, &GPIO_InitStruct);    
#endif
       
}
 80036da:	b00f      	add	sp, #60	@ 0x3c
 80036dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036de:	46c0      	nop			@ (mov r8, r8)
 80036e0:	40021000 	.word	0x40021000
 80036e4:	2000068c 	.word	0x2000068c
 80036e8:	200006d4 	.word	0x200006d4
 80036ec:	2000068e 	.word	0x2000068e
 80036f0:	50001400 	.word	0x50001400
 80036f4:	50000400 	.word	0x50000400

080036f8 <Switch_To_Valve1>:
 * @note This function is called automatically by PWM_Set_Valve_Heater_Channels()
 * @note PWM duty cycle is controlled separately via __HAL_TIM_SET_COMPARE()
 * @note Function returns immediately if PF0 is already active (optimization)
 */
static void Switch_To_Valve1(void)
{
 80036f8:	b530      	push	{r4, r5, lr}
 80036fa:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036fc:	2214      	movs	r2, #20
 80036fe:	2100      	movs	r1, #0
 8003700:	a801      	add	r0, sp, #4
 8003702:	f7fd fd55 	bl	80011b0 <memset>
    
    if (active_valve == 1) return; // Already on valve 1
 8003706:	4d10      	ldr	r5, [pc, #64]	@ (8003748 <Switch_To_Valve1+0x50>)
 8003708:	782c      	ldrb	r4, [r5, #0]
 800370a:	2c01      	cmp	r4, #1
 800370c:	d01a      	beq.n	8003744 <Switch_To_Valve1+0x4c>
    
    // Disable PF1 PWM (set as input or output low)
    if (active_valve == 2)
 800370e:	2c02      	cmp	r4, #2
 8003710:	d10b      	bne.n	800372a <Switch_To_Valve1+0x32>
    {
        GPIO_InitStruct.Pin = GPIO_PIN_1;
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003712:	2301      	movs	r3, #1
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
        HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003714:	480d      	ldr	r0, [pc, #52]	@ (800374c <Switch_To_Valve1+0x54>)
 8003716:	a901      	add	r1, sp, #4
        GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003718:	9401      	str	r4, [sp, #4]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800371a:	9302      	str	r3, [sp, #8]
        HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800371c:	f000 fc44 	bl	8003fa8 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_RESET);
 8003720:	2200      	movs	r2, #0
 8003722:	0021      	movs	r1, r4
 8003724:	4809      	ldr	r0, [pc, #36]	@ (800374c <Switch_To_Valve1+0x54>)
 8003726:	f000 fce1 	bl	80040ec <HAL_GPIO_WritePin>
    }
    
    // Enable PF0 as TIM14_CH1 (AF2)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372a:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800372c:	2401      	movs	r4, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372e:	2200      	movs	r2, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003730:	4806      	ldr	r0, [pc, #24]	@ (800374c <Switch_To_Valve1+0x54>)
 8003732:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003734:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003736:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800373a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 800373c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800373e:	f000 fc33 	bl	8003fa8 <HAL_GPIO_Init>
    
    active_valve = 1;
 8003742:	702c      	strb	r4, [r5, #0]
}
 8003744:	b007      	add	sp, #28
 8003746:	bd30      	pop	{r4, r5, pc}
 8003748:	20000708 	.word	0x20000708
 800374c:	50001400 	.word	0x50001400

08003750 <PWM_Init>:
{
 8003750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003752:	b093      	sub	sp, #76	@ 0x4c
    TIM_OC_InitTypeDef sConfigOC = {0};
 8003754:	221c      	movs	r2, #28
 8003756:	2100      	movs	r1, #0
 8003758:	a80b      	add	r0, sp, #44	@ 0x2c
 800375a:	f7fd fd29 	bl	80011b0 <memset>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800375e:	2214      	movs	r2, #20
 8003760:	2100      	movs	r1, #0
 8003762:	a806      	add	r0, sp, #24
 8003764:	f7fd fd24 	bl	80011b0 <memset>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003768:	2180      	movs	r1, #128	@ 0x80
 800376a:	4b5b      	ldr	r3, [pc, #364]	@ (80038d8 <PWM_Init+0x188>)
 800376c:	0209      	lsls	r1, r1, #8
 800376e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    htim14.Instance = TIM14;
 8003770:	4d5a      	ldr	r5, [pc, #360]	@ (80038dc <PWM_Init+0x18c>)
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003772:	430a      	orrs	r2, r1
 8003774:	641a      	str	r2, [r3, #64]	@ 0x40
 8003776:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8003778:	0028      	movs	r0, r5
    __HAL_RCC_TIM14_CLK_ENABLE();
 800377a:	400a      	ands	r2, r1
    __HAL_RCC_TIM16_CLK_ENABLE();
 800377c:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM14_CLK_ENABLE();
 800377e:	9201      	str	r2, [sp, #4]
 8003780:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003782:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003784:	0289      	lsls	r1, r1, #10
 8003786:	430a      	orrs	r2, r1
 8003788:	641a      	str	r2, [r3, #64]	@ 0x40
 800378a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800378c:	400a      	ands	r2, r1
    __HAL_RCC_TIM17_CLK_ENABLE();
 800378e:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003790:	9202      	str	r2, [sp, #8]
 8003792:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003794:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003796:	02c9      	lsls	r1, r1, #11
 8003798:	430a      	orrs	r2, r1
 800379a:	641a      	str	r2, [r3, #64]	@ 0x40
 800379c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800379e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a0:	2102      	movs	r1, #2
    __HAL_RCC_TIM17_CLK_ENABLE();
 80037a2:	9203      	str	r2, [sp, #12]
 80037a4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037a8:	430a      	orrs	r2, r1
 80037aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80037ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037ae:	400a      	ands	r2, r1
 80037b0:	9204      	str	r2, [sp, #16]
 80037b2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80037b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037b6:	311e      	adds	r1, #30
 80037b8:	430a      	orrs	r2, r1
 80037ba:	635a      	str	r2, [r3, #52]	@ 0x34
 80037bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    htim14.Init.Period = 255;
 80037be:	22ff      	movs	r2, #255	@ 0xff
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80037c0:	400b      	ands	r3, r1
 80037c2:	9305      	str	r3, [sp, #20]
 80037c4:	9b05      	ldr	r3, [sp, #20]
    htim14.Instance = TIM14;
 80037c6:	4b46      	ldr	r3, [pc, #280]	@ (80038e0 <PWM_Init+0x190>)
    htim14.Init.Period = 255;
 80037c8:	60ea      	str	r2, [r5, #12]
    htim14.Instance = TIM14;
 80037ca:	602b      	str	r3, [r5, #0]
    htim14.Init.Prescaler = 9;
 80037cc:	2309      	movs	r3, #9
 80037ce:	606b      	str	r3, [r5, #4]
    htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037d0:	2300      	movs	r3, #0
 80037d2:	60ab      	str	r3, [r5, #8]
    htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037d4:	612b      	str	r3, [r5, #16]
    htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037d6:	61ab      	str	r3, [r5, #24]
    if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80037d8:	f001 f847 	bl	800486a <HAL_TIM_PWM_Init>
 80037dc:	2800      	cmp	r0, #0
 80037de:	d002      	beq.n	80037e6 <PWM_Init+0x96>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80037e0:	2001      	movs	r0, #1
 80037e2:	f7ff fce7 	bl	80031b4 <APP_ErrorHandler>
    htim16.Instance = TIM16;
 80037e6:	4c3f      	ldr	r4, [pc, #252]	@ (80038e4 <PWM_Init+0x194>)
 80037e8:	4b3f      	ldr	r3, [pc, #252]	@ (80038e8 <PWM_Init+0x198>)
    htim16.Init.Period = 255;
 80037ea:	22ff      	movs	r2, #255	@ 0xff
    htim16.Instance = TIM16;
 80037ec:	6023      	str	r3, [r4, #0]
    htim16.Init.Prescaler = 9;
 80037ee:	2309      	movs	r3, #9
 80037f0:	6063      	str	r3, [r4, #4]
    htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037f2:	2300      	movs	r3, #0
    if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80037f4:	0020      	movs	r0, r4
    htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037f6:	60a3      	str	r3, [r4, #8]
    htim16.Init.Period = 255;
 80037f8:	60e2      	str	r2, [r4, #12]
    htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037fa:	6123      	str	r3, [r4, #16]
    htim16.Init.RepetitionCounter = 0;
 80037fc:	6163      	str	r3, [r4, #20]
    htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037fe:	61a3      	str	r3, [r4, #24]
    if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8003800:	f001 f833 	bl	800486a <HAL_TIM_PWM_Init>
 8003804:	2800      	cmp	r0, #0
 8003806:	d002      	beq.n	800380e <PWM_Init+0xbe>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003808:	2001      	movs	r0, #1
 800380a:	f7ff fcd3 	bl	80031b4 <APP_ErrorHandler>
    htim17.Instance = TIM17;
 800380e:	4e37      	ldr	r6, [pc, #220]	@ (80038ec <PWM_Init+0x19c>)
 8003810:	4b37      	ldr	r3, [pc, #220]	@ (80038f0 <PWM_Init+0x1a0>)
    htim17.Init.Period = 255;
 8003812:	22ff      	movs	r2, #255	@ 0xff
    htim17.Instance = TIM17;
 8003814:	6033      	str	r3, [r6, #0]
    htim17.Init.Prescaler = 9;
 8003816:	2309      	movs	r3, #9
 8003818:	6073      	str	r3, [r6, #4]
    htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800381a:	2300      	movs	r3, #0
    if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800381c:	0030      	movs	r0, r6
    htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800381e:	60b3      	str	r3, [r6, #8]
    htim17.Init.Period = 255;
 8003820:	60f2      	str	r2, [r6, #12]
    htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003822:	6133      	str	r3, [r6, #16]
    htim17.Init.RepetitionCounter = 0;
 8003824:	6173      	str	r3, [r6, #20]
    htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003826:	61b3      	str	r3, [r6, #24]
    if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8003828:	f001 f81f 	bl	800486a <HAL_TIM_PWM_Init>
 800382c:	2800      	cmp	r0, #0
 800382e:	d002      	beq.n	8003836 <PWM_Init+0xe6>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003830:	2001      	movs	r0, #1
 8003832:	f7ff fcbf 	bl	80031b4 <APP_ErrorHandler>
    sConfigOC.Pulse = 0;
 8003836:	2200      	movs	r2, #0
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003838:	2360      	movs	r3, #96	@ 0x60
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800383a:	0028      	movs	r0, r5
 800383c:	a90b      	add	r1, sp, #44	@ 0x2c
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800383e:	930b      	str	r3, [sp, #44]	@ 0x2c
    sConfigOC.Pulse = 0;
 8003840:	920c      	str	r2, [sp, #48]	@ 0x30
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003842:	920d      	str	r2, [sp, #52]	@ 0x34
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;  // Complementary output polarity
 8003844:	920e      	str	r2, [sp, #56]	@ 0x38
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003846:	920f      	str	r2, [sp, #60]	@ 0x3c
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003848:	9210      	str	r2, [sp, #64]	@ 0x40
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800384a:	9211      	str	r2, [sp, #68]	@ 0x44
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800384c:	f001 f864 	bl	8004918 <HAL_TIM_PWM_ConfigChannel>
 8003850:	2800      	cmp	r0, #0
 8003852:	d002      	beq.n	800385a <PWM_Init+0x10a>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003854:	2001      	movs	r0, #1
 8003856:	f7ff fcad 	bl	80031b4 <APP_ErrorHandler>
    if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800385a:	2200      	movs	r2, #0
 800385c:	0020      	movs	r0, r4
 800385e:	a90b      	add	r1, sp, #44	@ 0x2c
 8003860:	f001 f85a 	bl	8004918 <HAL_TIM_PWM_ConfigChannel>
 8003864:	2800      	cmp	r0, #0
 8003866:	d002      	beq.n	800386e <PWM_Init+0x11e>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003868:	2001      	movs	r0, #1
 800386a:	f7ff fca3 	bl	80031b4 <APP_ErrorHandler>
    if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800386e:	2200      	movs	r2, #0
 8003870:	0030      	movs	r0, r6
 8003872:	a90b      	add	r1, sp, #44	@ 0x2c
 8003874:	f001 f850 	bl	8004918 <HAL_TIM_PWM_ConfigChannel>
 8003878:	2800      	cmp	r0, #0
 800387a:	d002      	beq.n	8003882 <PWM_Init+0x132>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 800387c:	2001      	movs	r0, #1
 800387e:	f7ff fc99 	bl	80031b4 <APP_ErrorHandler>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003882:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003884:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003886:	2340      	movs	r3, #64	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003888:	a906      	add	r1, sp, #24
 800388a:	481a      	ldr	r0, [pc, #104]	@ (80038f4 <PWM_Init+0x1a4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388c:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800388e:	9709      	str	r7, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003890:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 8003892:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003894:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003896:	f000 fb87 	bl	8003fa8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800389a:	2380      	movs	r3, #128	@ 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800389c:	a906      	add	r1, sp, #24
 800389e:	4815      	ldr	r0, [pc, #84]	@ (80038f4 <PWM_Init+0x1a4>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80038a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 80038a2:	970a      	str	r7, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a4:	f000 fb80 	bl	8003fa8 <HAL_GPIO_Init>
    HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80038a8:	0031      	movs	r1, r6
 80038aa:	0028      	movs	r0, r5
 80038ac:	f001 f8d4 	bl	8004a58 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1);  // Complementary output
 80038b0:	0031      	movs	r1, r6
 80038b2:	0020      	movs	r0, r4
 80038b4:	f001 f8f8 	bl	8004aa8 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim17, TIM_CHANNEL_1);  // Complementary output
 80038b8:	4f0c      	ldr	r7, [pc, #48]	@ (80038ec <PWM_Init+0x19c>)
 80038ba:	0031      	movs	r1, r6
 80038bc:	0038      	movs	r0, r7
 80038be:	f001 f8f3 	bl	8004aa8 <HAL_TIMEx_PWMN_Start>
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, 0);
 80038c2:	682b      	ldr	r3, [r5, #0]
 80038c4:	635e      	str	r6, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	635e      	str	r6, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 0);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	635e      	str	r6, [r3, #52]	@ 0x34
    active_valve = 0;
 80038ce:	4b0a      	ldr	r3, [pc, #40]	@ (80038f8 <PWM_Init+0x1a8>)
 80038d0:	701e      	strb	r6, [r3, #0]
}
 80038d2:	b013      	add	sp, #76	@ 0x4c
 80038d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038d6:	46c0      	nop			@ (mov r8, r8)
 80038d8:	40021000 	.word	0x40021000
 80038dc:	2000078c 	.word	0x2000078c
 80038e0:	40002000 	.word	0x40002000
 80038e4:	2000074c 	.word	0x2000074c
 80038e8:	40014400 	.word	0x40014400
 80038ec:	2000070c 	.word	0x2000070c
 80038f0:	40014800 	.word	0x40014800
 80038f4:	50000400 	.word	0x50000400
 80038f8:	20000708 	.word	0x20000708

080038fc <PWM_Set_Sample_Heater_Channels>:
 * @warning Application should implement PID control or limits for safety
 */
void PWM_Set_Sample_Heater_Channels(uint8_t ch1_duty, uint8_t ch2_duty)
{
    // Set TIM16 duty cycle for PB6 (AMP_CTRL1)
    __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, ch1_duty);
 80038fc:	4b03      	ldr	r3, [pc, #12]	@ (800390c <PWM_Set_Sample_Heater_Channels+0x10>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6358      	str	r0, [r3, #52]	@ 0x34
    
    // Set TIM17 duty cycle for PB7 (AMP_CTRL2)
    __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, ch2_duty);
 8003902:	4b03      	ldr	r3, [pc, #12]	@ (8003910 <PWM_Set_Sample_Heater_Channels+0x14>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6359      	str	r1, [r3, #52]	@ 0x34
}
 8003908:	4770      	bx	lr
 800390a:	46c0      	nop			@ (mov r8, r8)
 800390c:	2000074c 	.word	0x2000074c
 8003910:	2000070c 	.word	0x2000070c

08003914 <PWM_Set_Valve_Heater_Channels>:
 * @see Switch_To_Valve1() for PF0 AF configuration details
 * @see Switch_To_Valve2() for PF1 AF configuration details
 * @see Disable_Both_Valves() for shutdown logic
 */
void PWM_Set_Valve_Heater_Channels(uint8_t ch1_duty, uint8_t ch2_duty)
{
 8003914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003916:	0006      	movs	r6, r0
 8003918:	000d      	movs	r5, r1
 800391a:	4c2a      	ldr	r4, [pc, #168]	@ (80039c4 <PWM_Set_Valve_Heater_Channels+0xb0>)
 800391c:	b089      	sub	sp, #36	@ 0x24
    if (ch1_duty > 0 && ch2_duty == 0)
 800391e:	2800      	cmp	r0, #0
 8003920:	d12d      	bne.n	800397e <PWM_Set_Valve_Heater_Channels+0x6a>
    {
        // Only valve 1 active
        Switch_To_Valve1();
        __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, ch1_duty);
    }
    else if (ch2_duty > 0 && ch1_duty == 0)
 8003922:	4b29      	ldr	r3, [pc, #164]	@ (80039c8 <PWM_Set_Valve_Heater_Channels+0xb4>)
 8003924:	ac03      	add	r4, sp, #12
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	2900      	cmp	r1, #0
 800392a:	d02d      	beq.n	8003988 <PWM_Set_Valve_Heater_Channels+0x74>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392c:	0001      	movs	r1, r0
 800392e:	2214      	movs	r2, #20
 8003930:	0020      	movs	r0, r4
 8003932:	f7fd fc3d 	bl	80011b0 <memset>
    if (active_valve == 2) return; // Already on valve 2
 8003936:	9b01      	ldr	r3, [sp, #4]
 8003938:	781f      	ldrb	r7, [r3, #0]
 800393a:	2f02      	cmp	r7, #2
 800393c:	d01a      	beq.n	8003974 <PWM_Set_Valve_Heater_Channels+0x60>
    if (active_valve == 1)
 800393e:	2f01      	cmp	r7, #1
 8003940:	d10a      	bne.n	8003958 <PWM_Set_Valve_Heater_Channels+0x44>
        HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003942:	0021      	movs	r1, r4
 8003944:	4821      	ldr	r0, [pc, #132]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
        GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003946:	9703      	str	r7, [sp, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003948:	6067      	str	r7, [r4, #4]
        HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800394a:	f000 fb2d 	bl	8003fa8 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 800394e:	0032      	movs	r2, r6
 8003950:	0039      	movs	r1, r7
 8003952:	481e      	ldr	r0, [pc, #120]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
 8003954:	f000 fbca 	bl	80040ec <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003958:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800395c:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395e:	60a3      	str	r3, [r4, #8]
    GPIO_InitStruct.Alternate = GPIO_AF13_TIM14;
 8003960:	330d      	adds	r3, #13
 8003962:	6123      	str	r3, [r4, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003964:	0021      	movs	r1, r4
 8003966:	4819      	ldr	r0, [pc, #100]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003968:	6066      	str	r6, [r4, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800396a:	60e6      	str	r6, [r4, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800396c:	f000 fb1c 	bl	8003fa8 <HAL_GPIO_Init>
    active_valve = 2;
 8003970:	9b01      	ldr	r3, [sp, #4]
 8003972:	701e      	strb	r6, [r3, #0]
    {
        // Only valve 2 active
        Switch_To_Valve2();
        __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, ch2_duty);
 8003974:	4b13      	ldr	r3, [pc, #76]	@ (80039c4 <PWM_Set_Valve_Heater_Channels+0xb0>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	635d      	str	r5, [r3, #52]	@ 0x34
    else
    {
        // Both zero - disable both valves
        Disable_Both_Valves();
    }
 800397a:	b009      	add	sp, #36	@ 0x24
 800397c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        Switch_To_Valve1();
 800397e:	f7ff febb 	bl	80036f8 <Switch_To_Valve1>
        __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, ch1_duty);
 8003982:	6823      	ldr	r3, [r4, #0]
 8003984:	635e      	str	r6, [r3, #52]	@ 0x34
 8003986:	e7f8      	b.n	800397a <PWM_Set_Valve_Heater_Channels+0x66>
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003988:	2601      	movs	r6, #1
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800398a:	220c      	movs	r2, #12
 800398c:	a805      	add	r0, sp, #20
 800398e:	f7fd fc0f 	bl	80011b0 <memset>
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003992:	6066      	str	r6, [r4, #4]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003994:	0021      	movs	r1, r4
 8003996:	480d      	ldr	r0, [pc, #52]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003998:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800399a:	f000 fb05 	bl	8003fa8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 800399e:	002a      	movs	r2, r5
 80039a0:	0031      	movs	r1, r6
 80039a2:	480a      	ldr	r0, [pc, #40]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
 80039a4:	f000 fba2 	bl	80040ec <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80039a8:	19b6      	adds	r6, r6, r6
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039aa:	0021      	movs	r1, r4
 80039ac:	4807      	ldr	r0, [pc, #28]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80039ae:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039b0:	f000 fafa 	bl	8003fa8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_RESET);
 80039b4:	002a      	movs	r2, r5
 80039b6:	0031      	movs	r1, r6
 80039b8:	4804      	ldr	r0, [pc, #16]	@ (80039cc <PWM_Set_Valve_Heater_Channels+0xb8>)
 80039ba:	f000 fb97 	bl	80040ec <HAL_GPIO_WritePin>
    active_valve = 0;
 80039be:	9b01      	ldr	r3, [sp, #4]
 80039c0:	701d      	strb	r5, [r3, #0]
 80039c2:	e7da      	b.n	800397a <PWM_Set_Valve_Heater_Channels+0x66>
 80039c4:	2000078c 	.word	0x2000078c
 80039c8:	20000708 	.word	0x20000708
 80039cc:	50001400 	.word	0x50001400

080039d0 <UART_Init>:
 * This function configures the UART peripheral and associated GPIO pins.
 */
void UART_Init(void)
{
    // Example: Enable USART2 clock
    __HAL_RCC_USART2_CLK_ENABLE();
 80039d0:	2180      	movs	r1, #128	@ 0x80
{
 80039d2:	b510      	push	{r4, lr}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039d4:	2401      	movs	r4, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 80039d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a40 <UART_Init+0x70>)
 80039d8:	0289      	lsls	r1, r1, #10
 80039da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
{
 80039dc:	b088      	sub	sp, #32
    __HAL_RCC_USART2_CLK_ENABLE();
 80039de:	430a      	orrs	r2, r1
 80039e0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80039e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin                     = GPIO_PIN_0 | GPIO_PIN_1;
    GPIO_InitStruct.Mode                    = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull                    = GPIO_PULLUP;
    GPIO_InitStruct.Speed                   = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate               = GPIO_AF9_USART2;  // USART2 uses AF9 on PA0/PA1 for PY32F003, GPIO_AF1_USART2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039e4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 80039e6:	400a      	ands	r2, r1
 80039e8:	9201      	str	r2, [sp, #4]
 80039ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ee:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039f0:	4322      	orrs	r2, r4
 80039f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80039f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode                    = GPIO_MODE_AF_PP;
 80039f6:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039f8:	4023      	ands	r3, r4
 80039fa:	9302      	str	r3, [sp, #8]
 80039fc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin                     = GPIO_PIN_0 | GPIO_PIN_1;
 80039fe:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a00:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin                     = GPIO_PIN_0 | GPIO_PIN_1;
 8003a02:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed                   = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a04:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate               = GPIO_AF9_USART2;  // USART2 uses AF9 on PA0/PA1 for PY32F003, GPIO_AF1_USART2
 8003a06:	3306      	adds	r3, #6
 8003a08:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode                    = GPIO_MODE_AF_PP;
 8003a0a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull                    = GPIO_PULLUP;
 8003a0c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a0e:	f000 facb 	bl	8003fa8 <HAL_GPIO_Init>

    // Configure UART
    UartHandle.Instance                     = USART2;
 8003a12:	480c      	ldr	r0, [pc, #48]	@ (8003a44 <UART_Init+0x74>)
 8003a14:	4b0c      	ldr	r3, [pc, #48]	@ (8003a48 <UART_Init+0x78>)
 8003a16:	6003      	str	r3, [r0, #0]
    UartHandle.Init.BaudRate                = 115200;
 8003a18:	23e1      	movs	r3, #225	@ 0xe1
 8003a1a:	025b      	lsls	r3, r3, #9
 8003a1c:	6043      	str	r3, [r0, #4]
    UartHandle.Init.WordLength              = UART_WORDLENGTH_8B;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	6083      	str	r3, [r0, #8]
    UartHandle.Init.StopBits                = UART_STOPBITS_1;
 8003a22:	60c3      	str	r3, [r0, #12]
    UartHandle.Init.Parity                  = UART_PARITY_NONE;
 8003a24:	6103      	str	r3, [r0, #16]
    UartHandle.Init.HwFlowCtl               = UART_HWCONTROL_NONE;
 8003a26:	6183      	str	r3, [r0, #24]
    UartHandle.Init.Mode                    = UART_MODE_TX_RX;
 8003a28:	330c      	adds	r3, #12
 8003a2a:	6143      	str	r3, [r0, #20]

    if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8003a2c:	f001 f8da 	bl	8004be4 <HAL_UART_Init>
 8003a30:	2800      	cmp	r0, #0
 8003a32:	d002      	beq.n	8003a3a <UART_Init+0x6a>
    {
        // Handle error
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8003a34:	0020      	movs	r0, r4
 8003a36:	f7ff fbbd 	bl	80031b4 <APP_ErrorHandler>
    }
}
 8003a3a:	b008      	add	sp, #32
 8003a3c:	bd10      	pop	{r4, pc}
 8003a3e:	46c0      	nop			@ (mov r8, r8)
 8003a40:	40021000 	.word	0x40021000
 8003a44:	200007cc 	.word	0x200007cc
 8003a48:	40004400 	.word	0x40004400

08003a4c <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003a4c:	4b10      	ldr	r3, [pc, #64]	@ (8003a90 <HAL_InitTick+0x44>)
{
 8003a4e:	b570      	push	{r4, r5, r6, lr}
  if (uwTickFreq != 0U)
 8003a50:	6819      	ldr	r1, [r3, #0]
{
 8003a52:	0005      	movs	r5, r0
  if (uwTickFreq != 0U)
 8003a54:	2900      	cmp	r1, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a58:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8003a5a:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8003a5c:	20fa      	movs	r0, #250	@ 0xfa
 8003a5e:	0080      	lsls	r0, r0, #2
 8003a60:	f7fc fb4a 	bl	80000f8 <__udivsi3>
 8003a64:	4c0b      	ldr	r4, [pc, #44]	@ (8003a94 <HAL_InitTick+0x48>)
 8003a66:	0001      	movs	r1, r0
 8003a68:	6820      	ldr	r0, [r4, #0]
 8003a6a:	f7fc fb45 	bl	80000f8 <__udivsi3>
 8003a6e:	f000 fa81 	bl	8003f74 <HAL_SYSTICK_Config>
 8003a72:	1e04      	subs	r4, r0, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a76:	2d03      	cmp	r5, #3
 8003a78:	d8ee      	bhi.n	8003a58 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a7a:	0002      	movs	r2, r0
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	0029      	movs	r1, r5
 8003a80:	4240      	negs	r0, r0
 8003a82:	f000 fa41 	bl	8003f08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a86:	4b04      	ldr	r3, [pc, #16]	@ (8003a98 <HAL_InitTick+0x4c>)
 8003a88:	0020      	movs	r0, r4
 8003a8a:	601d      	str	r5, [r3, #0]
  return status;
 8003a8c:	e7e5      	b.n	8003a5a <HAL_InitTick+0xe>
 8003a8e:	46c0      	nop			@ (mov r8, r8)
 8003a90:	20000288 	.word	0x20000288
 8003a94:	20000290 	.word	0x20000290
 8003a98:	2000028c 	.word	0x2000028c

08003a9c <HAL_Init>:
{
 8003a9c:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a9e:	2003      	movs	r0, #3
 8003aa0:	f7ff ffd4 	bl	8003a4c <HAL_InitTick>
 8003aa4:	1e04      	subs	r4, r0, #0
 8003aa6:	d103      	bne.n	8003ab0 <HAL_Init+0x14>
    HAL_MspInit();
 8003aa8:	f7ff fbe4 	bl	8003274 <HAL_MspInit>
}
 8003aac:	0020      	movs	r0, r4
 8003aae:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8003ab0:	2401      	movs	r4, #1
 8003ab2:	e7fb      	b.n	8003aac <HAL_Init+0x10>

08003ab4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003ab4:	4a03      	ldr	r2, [pc, #12]	@ (8003ac4 <HAL_IncTick+0x10>)
 8003ab6:	4904      	ldr	r1, [pc, #16]	@ (8003ac8 <HAL_IncTick+0x14>)
 8003ab8:	6813      	ldr	r3, [r2, #0]
 8003aba:	6809      	ldr	r1, [r1, #0]
 8003abc:	185b      	adds	r3, r3, r1
 8003abe:	6013      	str	r3, [r2, #0]
}
 8003ac0:	4770      	bx	lr
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	20000818 	.word	0x20000818
 8003ac8:	20000288 	.word	0x20000288

08003acc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003acc:	4b01      	ldr	r3, [pc, #4]	@ (8003ad4 <HAL_GetTick+0x8>)
 8003ace:	6818      	ldr	r0, [r3, #0]
}
 8003ad0:	4770      	bx	lr
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	20000818 	.word	0x20000818

08003ad8 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval status
  */
HAL_StatusTypeDef HAL_SetTickFreq(uint32_t Freq)
{
 8003ad8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8003ada:	4d07      	ldr	r5, [pc, #28]	@ (8003af8 <HAL_SetTickFreq+0x20>)
{
 8003adc:	0004      	movs	r4, r0
  if (uwTickFreq != Freq)
 8003ade:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status  = HAL_OK;
 8003ae0:	2000      	movs	r0, #0
  if (uwTickFreq != Freq)
 8003ae2:	42a3      	cmp	r3, r4
 8003ae4:	d006      	beq.n	8003af4 <HAL_SetTickFreq+0x1c>
  {
    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8003ae6:	4b05      	ldr	r3, [pc, #20]	@ (8003afc <HAL_SetTickFreq+0x24>)
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	f7ff ffaf 	bl	8003a4c <HAL_InitTick>
    if (status == HAL_OK)
 8003aee:	2800      	cmp	r0, #0
 8003af0:	d100      	bne.n	8003af4 <HAL_SetTickFreq+0x1c>
    {
      uwTickFreq = Freq;
 8003af2:	602c      	str	r4, [r5, #0]
    }
  }

  return status;
}
 8003af4:	bd70      	pop	{r4, r5, r6, pc}
 8003af6:	46c0      	nop			@ (mov r8, r8)
 8003af8:	20000288 	.word	0x20000288
 8003afc:	2000028c 	.word	0x2000028c

08003b00 <ADC_Enable.constprop.0>:
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  __IO uint32_t wait_loop_index = 0U;
 8003b00:	2200      	movs	r2, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8003b02:	b513      	push	{r0, r1, r4, lr}
 8003b04:	0003      	movs	r3, r0
  __IO uint32_t wait_loop_index = 0U;
 8003b06:	9201      	str	r2, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b08:	6802      	ldr	r2, [r0, #0]
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	6891      	ldr	r1, [r2, #8]
 8003b0e:	4201      	tst	r1, r0
 8003b10:	d001      	beq.n	8003b16 <ADC_Enable.constprop.0+0x16>
      wait_loop_index--;
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b12:	2000      	movs	r0, #0
}
 8003b14:	bd16      	pop	{r1, r2, r4, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003b16:	6894      	ldr	r4, [r2, #8]
 8003b18:	490d      	ldr	r1, [pc, #52]	@ (8003b50 <ADC_Enable.constprop.0+0x50>)
 8003b1a:	420c      	tst	r4, r1
 8003b1c:	d007      	beq.n	8003b2e <ADC_Enable.constprop.0+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1e:	2210      	movs	r2, #16
 8003b20:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003b22:	430a      	orrs	r2, r1
 8003b24:	639a      	str	r2, [r3, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b28:	4302      	orrs	r2, r0
 8003b2a:	63da      	str	r2, [r3, #60]	@ 0x3c
      return HAL_ERROR;
 8003b2c:	e7f2      	b.n	8003b14 <ADC_Enable.constprop.0+0x14>
    __HAL_ADC_ENABLE(hadc);
 8003b2e:	6893      	ldr	r3, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b30:	4908      	ldr	r1, [pc, #32]	@ (8003b54 <ADC_Enable.constprop.0+0x54>)
    __HAL_ADC_ENABLE(hadc);
 8003b32:	4318      	orrs	r0, r3
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b34:	4b08      	ldr	r3, [pc, #32]	@ (8003b58 <ADC_Enable.constprop.0+0x58>)
    __HAL_ADC_ENABLE(hadc);
 8003b36:	6090      	str	r0, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	f7fc fadd 	bl	80000f8 <__udivsi3>
 8003b3e:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8003b40:	9b01      	ldr	r3, [sp, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0e5      	beq.n	8003b12 <ADC_Enable.constprop.0+0x12>
      wait_loop_index--;
 8003b46:	9b01      	ldr	r3, [sp, #4]
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	9301      	str	r3, [sp, #4]
 8003b4c:	e7f8      	b.n	8003b40 <ADC_Enable.constprop.0+0x40>
 8003b4e:	46c0      	nop			@ (mov r8, r8)
 8003b50:	80000015 	.word	0x80000015
 8003b54:	000f4240 	.word	0x000f4240
 8003b58:	20000290 	.word	0x20000290

08003b5c <HAL_ADC_MspInit>:
}
 8003b5c:	4770      	bx	lr
	...

08003b60 <HAL_ADC_Init>:
{
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8003b64:	d100      	bne.n	8003b68 <HAL_ADC_Init+0x8>
 8003b66:	e07f      	b.n	8003c68 <HAL_ADC_Init+0x108>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b68:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d105      	bne.n	8003b7a <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 8003b6e:	0002      	movs	r2, r0
 8003b70:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8003b72:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8003b74:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8003b76:	f7ff fff1 	bl	8003b5c <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003b7a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b7c:	06db      	lsls	r3, r3, #27
 8003b7e:	d500      	bpl.n	8003b82 <HAL_ADC_Init+0x22>
 8003b80:	e074      	b.n	8003c6c <HAL_ADC_Init+0x10c>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003b82:	6822      	ldr	r2, [r4, #0]
 8003b84:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003b86:	075b      	lsls	r3, r3, #29
 8003b88:	d500      	bpl.n	8003b8c <HAL_ADC_Init+0x2c>
 8003b8a:	e06f      	b.n	8003c6c <HAL_ADC_Init+0x10c>
    ADC_STATE_CLR_SET(hadc->State,
 8003b8c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c78 <HAL_ADC_Init+0x118>)
 8003b90:	4019      	ands	r1, r3
 8003b92:	3306      	adds	r3, #6
 8003b94:	33ff      	adds	r3, #255	@ 0xff
 8003b96:	430b      	orrs	r3, r1
 8003b98:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003b9a:	6893      	ldr	r3, [r2, #8]
 8003b9c:	07db      	lsls	r3, r3, #31
 8003b9e:	d40b      	bmi.n	8003bb8 <HAL_ADC_Init+0x58>
      MODIFY_REG(hadc->Instance->CFGR1,
 8003ba0:	2118      	movs	r1, #24
 8003ba2:	68d3      	ldr	r3, [r2, #12]
 8003ba4:	438b      	bics	r3, r1
 8003ba6:	68a1      	ldr	r1, [r4, #8]
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2,
 8003bac:	6913      	ldr	r3, [r2, #16]
 8003bae:	6861      	ldr	r1, [r4, #4]
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	091b      	lsrs	r3, r3, #4
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003bb8:	68d3      	ldr	r3, [r2, #12]
 8003bba:	4930      	ldr	r1, [pc, #192]	@ (8003c7c <HAL_ADC_Init+0x11c>)
 8003bbc:	400b      	ands	r3, r1
 8003bbe:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003bc0:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003bc2:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003bc4:	0348      	lsls	r0, r1, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003bc6:	039b      	lsls	r3, r3, #14
 8003bc8:	4303      	orrs	r3, r0
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003bca:	68e0      	ldr	r0, [r4, #12]
 8003bcc:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003bce:	1d60      	adds	r0, r4, #5
 8003bd0:	7fc0      	ldrb	r0, [r0, #31]
 8003bd2:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003bd4:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003bd6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003bd8:	3801      	subs	r0, #1
 8003bda:	1e45      	subs	r5, r0, #1
 8003bdc:	41a8      	sbcs	r0, r5
 8003bde:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003be0:	4303      	orrs	r3, r0
 8003be2:	6920      	ldr	r0, [r4, #16]
 8003be4:	3802      	subs	r0, #2
 8003be6:	4245      	negs	r5, r0
 8003be8:	4168      	adcs	r0, r5
 8003bea:	0080      	lsls	r0, r0, #2
 8003bec:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003bee:	7ea0      	ldrb	r0, [r4, #26]
 8003bf0:	2801      	cmp	r0, #1
 8003bf2:	d104      	bne.n	8003bfe <HAL_ADC_Init+0x9e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003bf4:	2900      	cmp	r1, #0
 8003bf6:	d125      	bne.n	8003c44 <HAL_ADC_Init+0xe4>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003bf8:	2180      	movs	r1, #128	@ 0x80
 8003bfa:	0249      	lsls	r1, r1, #9
 8003bfc:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bfe:	20c2      	movs	r0, #194	@ 0xc2
 8003c00:	69e1      	ldr	r1, [r4, #28]
 8003c02:	30ff      	adds	r0, #255	@ 0xff
 8003c04:	4281      	cmp	r1, r0
 8003c06:	d002      	beq.n	8003c0e <HAL_ADC_Init+0xae>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003c08:	6a20      	ldr	r0, [r4, #32]
 8003c0a:	4301      	orrs	r1, r0
 8003c0c:	430b      	orrs	r3, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003c0e:	68d1      	ldr	r1, [r2, #12]
 8003c10:	4319      	orrs	r1, r3
 8003c12:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003c14:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003c16:	2907      	cmp	r1, #7
 8003c18:	d806      	bhi.n	8003c28 <HAL_ADC_Init+0xc8>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003c1a:	2507      	movs	r5, #7
 8003c1c:	6950      	ldr	r0, [r2, #20]
 8003c1e:	43a8      	bics	r0, r5
 8003c20:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003c22:	6950      	ldr	r0, [r2, #20]
 8003c24:	4301      	orrs	r1, r0
 8003c26:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RESSEL))
 8003c28:	68d2      	ldr	r2, [r2, #12]
 8003c2a:	4915      	ldr	r1, [pc, #84]	@ (8003c80 <HAL_ADC_Init+0x120>)
 8003c2c:	400a      	ands	r2, r1
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d110      	bne.n	8003c54 <HAL_ADC_Init+0xf4>
      ADC_CLEAR_ERRORCODE(hadc);
 8003c32:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003c34:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8003c36:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8003c38:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003c3a:	439a      	bics	r2, r3
 8003c3c:	3b02      	subs	r3, #2
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8003c42:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c44:	2120      	movs	r1, #32
 8003c46:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003c48:	4329      	orrs	r1, r5
 8003c4a:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003c4e:	4308      	orrs	r0, r1
 8003c50:	63e0      	str	r0, [r4, #60]	@ 0x3c
 8003c52:	e7d4      	b.n	8003bfe <HAL_ADC_Init+0x9e>
      ADC_STATE_CLR_SET(hadc->State,
 8003c54:	2312      	movs	r3, #18
 8003c56:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003c58:	439a      	bics	r2, r3
 8003c5a:	3b02      	subs	r3, #2
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c60:	2301      	movs	r3, #1
 8003c62:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003c64:	4313      	orrs	r3, r2
 8003c66:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8003c68:	2001      	movs	r0, #1
 8003c6a:	e7ea      	b.n	8003c42 <HAL_ADC_Init+0xe2>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c6c:	2310      	movs	r3, #16
 8003c6e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003c70:	4313      	orrs	r3, r2
 8003c72:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003c74:	e7f8      	b.n	8003c68 <HAL_ADC_Init+0x108>
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	fffffefd 	.word	0xfffffefd
 8003c7c:	fffec219 	.word	0xfffec219
 8003c80:	c33fffe7 	.word	0xc33fffe7

08003c84 <HAL_ADC_Start>:
{
 8003c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003c86:	2604      	movs	r6, #4
 8003c88:	6805      	ldr	r5, [r0, #0]
{
 8003c8a:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003c8c:	68ab      	ldr	r3, [r5, #8]
    __HAL_LOCK(hadc);
 8003c8e:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003c90:	4233      	tst	r3, r6
 8003c92:	d119      	bne.n	8003cc8 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8003c94:	0027      	movs	r7, r4
 8003c96:	3734      	adds	r7, #52	@ 0x34
 8003c98:	783b      	ldrb	r3, [r7, #0]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d014      	beq.n	8003cc8 <HAL_ADC_Start+0x44>
 8003c9e:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8003ca0:	0020      	movs	r0, r4
    __HAL_LOCK(hadc);
 8003ca2:	703b      	strb	r3, [r7, #0]
    tmp_hal_status = ADC_Enable(hadc);
 8003ca4:	f7ff ff2c 	bl	8003b00 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	d10d      	bne.n	8003cc8 <HAL_ADC_Start+0x44>
      ADC_STATE_CLR_SET(hadc->State,
 8003cac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003cae:	4b07      	ldr	r3, [pc, #28]	@ (8003ccc <HAL_ADC_Start+0x48>)
 8003cb0:	401a      	ands	r2, r3
 8003cb2:	2380      	movs	r3, #128	@ 0x80
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	63a3      	str	r3, [r4, #56]	@ 0x38
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003cba:	231c      	movs	r3, #28
      ADC_CLEAR_ERRORCODE(hadc);
 8003cbc:	63e0      	str	r0, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8003cbe:	7038      	strb	r0, [r7, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003cc0:	602b      	str	r3, [r5, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003cc2:	68ab      	ldr	r3, [r5, #8]
 8003cc4:	431e      	orrs	r6, r3
 8003cc6:	60ae      	str	r6, [r5, #8]
}
 8003cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	fffff0fe 	.word	0xfffff0fe

08003cd0 <HAL_ADC_PollForConversion>:
{
 8003cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003cd2:	6946      	ldr	r6, [r0, #20]
{
 8003cd4:	0004      	movs	r4, r0
 8003cd6:	000d      	movs	r5, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003cd8:	2e08      	cmp	r6, #8
 8003cda:	d00d      	beq.n	8003cf8 <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003cdc:	6803      	ldr	r3, [r0, #0]
 8003cde:	2001      	movs	r0, #1
 8003ce0:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003ce2:	260c      	movs	r6, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003ce4:	4203      	tst	r3, r0
 8003ce6:	d007      	beq.n	8003cf8 <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ce8:	2320      	movs	r3, #32
 8003cea:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
      __HAL_UNLOCK(hadc);
 8003cec:	3434      	adds	r4, #52	@ 0x34
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	7023      	strb	r3, [r4, #0]
}
 8003cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 8003cf8:	f7ff fee8 	bl	8003acc <HAL_GetTick>
 8003cfc:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4216      	tst	r6, r2
 8003d04:	d022      	beq.n	8003d4c <HAL_ADC_PollForConversion+0x7c>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d06:	2280      	movs	r2, #128	@ 0x80
 8003d08:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003d0a:	0092      	lsls	r2, r2, #2
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	63a2      	str	r2, [r4, #56]	@ 0x38
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d10:	22c0      	movs	r2, #192	@ 0xc0
 8003d12:	68d9      	ldr	r1, [r3, #12]
 8003d14:	0112      	lsls	r2, r2, #4
 8003d16:	4211      	tst	r1, r2
 8003d18:	d113      	bne.n	8003d42 <HAL_ADC_PollForConversion+0x72>
 8003d1a:	7e62      	ldrb	r2, [r4, #25]
 8003d1c:	2a00      	cmp	r2, #0
 8003d1e:	d110      	bne.n	8003d42 <HAL_ADC_PollForConversion+0x72>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	0712      	lsls	r2, r2, #28
 8003d24:	d50d      	bpl.n	8003d42 <HAL_ADC_PollForConversion+0x72>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	0752      	lsls	r2, r2, #29
 8003d2a:	d422      	bmi.n	8003d72 <HAL_ADC_PollForConversion+0xa2>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003d2c:	210c      	movs	r1, #12
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	438a      	bics	r2, r1
 8003d32:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8003d34:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003d36:	4a15      	ldr	r2, [pc, #84]	@ (8003d8c <HAL_ADC_PollForConversion+0xbc>)
 8003d38:	4011      	ands	r1, r2
 8003d3a:	3204      	adds	r2, #4
 8003d3c:	32ff      	adds	r2, #255	@ 0xff
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	63a2      	str	r2, [r4, #56]	@ 0x38
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003d42:	7e22      	ldrb	r2, [r4, #24]
 8003d44:	2a00      	cmp	r2, #0
 8003d46:	d01d      	beq.n	8003d84 <HAL_ADC_PollForConversion+0xb4>
  return HAL_OK;
 8003d48:	2000      	movs	r0, #0
 8003d4a:	e7d4      	b.n	8003cf6 <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 8003d4c:	1c6a      	adds	r2, r5, #1
 8003d4e:	d0d7      	beq.n	8003d00 <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003d50:	2d00      	cmp	r5, #0
 8003d52:	d108      	bne.n	8003d66 <HAL_ADC_PollForConversion+0x96>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d54:	2304      	movs	r3, #4
 8003d56:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        __HAL_UNLOCK(hadc);
 8003d58:	3434      	adds	r4, #52	@ 0x34
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 8003d5e:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003d60:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8003d62:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003d64:	e7c7      	b.n	8003cf6 <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003d66:	f7ff feb1 	bl	8003acc <HAL_GetTick>
 8003d6a:	1bc0      	subs	r0, r0, r7
 8003d6c:	42a8      	cmp	r0, r5
 8003d6e:	d9c6      	bls.n	8003cfe <HAL_ADC_PollForConversion+0x2e>
 8003d70:	e7f0      	b.n	8003d54 <HAL_ADC_PollForConversion+0x84>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d72:	2220      	movs	r2, #32
 8003d74:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003d76:	430a      	orrs	r2, r1
 8003d78:	63a2      	str	r2, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8003d82:	e7de      	b.n	8003d42 <HAL_ADC_PollForConversion+0x72>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003d84:	220c      	movs	r2, #12
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	e7de      	b.n	8003d48 <HAL_ADC_PollForConversion+0x78>
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	fffffefe 	.word	0xfffffefe

08003d90 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8003d90:	6803      	ldr	r3, [r0, #0]
 8003d92:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_ADC_ConfigChannel>:
{
 8003d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 8003d9a:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 8003d9c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8003d9e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8003da0:	3434      	adds	r4, #52	@ 0x34
 8003da2:	7823      	ldrb	r3, [r4, #0]
{
 8003da4:	0006      	movs	r6, r0
  __HAL_LOCK(hadc);
 8003da6:	2002      	movs	r0, #2
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d026      	beq.n	8003dfa <HAL_ADC_ConfigChannel+0x62>
 8003dac:	3801      	subs	r0, #1
 8003dae:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003db0:	6835      	ldr	r5, [r6, #0]
 8003db2:	68ab      	ldr	r3, [r5, #8]
 8003db4:	075b      	lsls	r3, r3, #29
 8003db6:	d44e      	bmi.n	8003e56 <HAL_ADC_ConfigChannel+0xbe>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003db8:	680a      	ldr	r2, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8003dba:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003dbc:	0013      	movs	r3, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 8003dbe:	46bc      	mov	ip, r7
 8003dc0:	4f27      	ldr	r7, [pc, #156]	@ (8003e60 <HAL_ADC_ConfigChannel+0xc8>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003dc2:	4090      	lsls	r0, r2
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003dc4:	3b0b      	subs	r3, #11
    if (sConfig->Rank != ADC_RANK_NONE)
 8003dc6:	45bc      	cmp	ip, r7
 8003dc8:	d036      	beq.n	8003e38 <HAL_ADC_ConfigChannel+0xa0>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003dca:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
 8003dcc:	4338      	orrs	r0, r7
 8003dce:	62a8      	str	r0, [r5, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003dd0:	6af0      	ldr	r0, [r6, #44]	@ 0x2c
 8003dd2:	2807      	cmp	r0, #7
 8003dd4:	d90c      	bls.n	8003df0 <HAL_ADC_ConfigChannel+0x58>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003dd6:	2007      	movs	r0, #7
 8003dd8:	696e      	ldr	r6, [r5, #20]
 8003dda:	6889      	ldr	r1, [r1, #8]
 8003ddc:	4006      	ands	r6, r0
 8003dde:	42b1      	cmp	r1, r6
 8003de0:	d006      	beq.n	8003df0 <HAL_ADC_ConfigChannel+0x58>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003de2:	696e      	ldr	r6, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003de4:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003de6:	4386      	bics	r6, r0
 8003de8:	616e      	str	r6, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003dea:	696e      	ldr	r6, [r5, #20]
 8003dec:	4331      	orrs	r1, r6
 8003dee:	6169      	str	r1, [r5, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d903      	bls.n	8003dfc <HAL_ADC_ConfigChannel+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003df4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003df6:	2300      	movs	r3, #0
 8003df8:	7023      	strb	r3, [r4, #0]
}
 8003dfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003dfc:	0013      	movs	r3, r2
 8003dfe:	3b0b      	subs	r3, #11
 8003e00:	1e5d      	subs	r5, r3, #1
 8003e02:	41ab      	sbcs	r3, r5
 8003e04:	2580      	movs	r5, #128	@ 0x80
 8003e06:	4917      	ldr	r1, [pc, #92]	@ (8003e64 <HAL_ADC_ConfigChannel+0xcc>)
 8003e08:	425b      	negs	r3, r3
 8003e0a:	0d9b      	lsrs	r3, r3, #22
 8003e0c:	6808      	ldr	r0, [r1, #0]
 8003e0e:	059b      	lsls	r3, r3, #22
 8003e10:	042d      	lsls	r5, r5, #16
 8003e12:	195b      	adds	r3, r3, r5
 8003e14:	4303      	orrs	r3, r0
 8003e16:	600b      	str	r3, [r1, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e18:	2a0b      	cmp	r2, #11
 8003e1a:	d1eb      	bne.n	8003df4 <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e1c:	4b12      	ldr	r3, [pc, #72]	@ (8003e68 <HAL_ADC_ConfigChannel+0xd0>)
 8003e1e:	4913      	ldr	r1, [pc, #76]	@ (8003e6c <HAL_ADC_ConfigChannel+0xd4>)
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	f7fc f969 	bl	80000f8 <__udivsi3>
 8003e26:	230a      	movs	r3, #10
 8003e28:	4343      	muls	r3, r0
            wait_loop_index--;
 8003e2a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003e2c:	9b01      	ldr	r3, [sp, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0e0      	beq.n	8003df4 <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 8003e32:	9b01      	ldr	r3, [sp, #4]
 8003e34:	3b01      	subs	r3, #1
 8003e36:	e7f8      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x92>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003e38:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8003e3a:	4382      	bics	r2, r0
 8003e3c:	62aa      	str	r2, [r5, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d8d8      	bhi.n	8003df4 <HAL_ADC_ConfigChannel+0x5c>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003e42:	1e58      	subs	r0, r3, #1
 8003e44:	4183      	sbcs	r3, r0
 8003e46:	4a07      	ldr	r2, [pc, #28]	@ (8003e64 <HAL_ADC_ConfigChannel+0xcc>)
 8003e48:	4809      	ldr	r0, [pc, #36]	@ (8003e70 <HAL_ADC_ConfigChannel+0xd8>)
 8003e4a:	6811      	ldr	r1, [r2, #0]
 8003e4c:	059b      	lsls	r3, r3, #22
 8003e4e:	181b      	adds	r3, r3, r0
 8003e50:	400b      	ands	r3, r1
 8003e52:	6013      	str	r3, [r2, #0]
 8003e54:	e7ce      	b.n	8003df4 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e56:	2320      	movs	r3, #32
 8003e58:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	63b3      	str	r3, [r6, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003e5e:	e7ca      	b.n	8003df6 <HAL_ADC_ConfigChannel+0x5e>
 8003e60:	00001001 	.word	0x00001001
 8003e64:	40012708 	.word	0x40012708
 8003e68:	20000290 	.word	0x20000290
 8003e6c:	000f4240 	.word	0x000f4240
 8003e70:	ff7fffff 	.word	0xff7fffff

08003e74 <HAL_ADC_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e76:	0005      	movs	r5, r0
 8003e78:	3534      	adds	r5, #52	@ 0x34
 8003e7a:	782b      	ldrb	r3, [r5, #0]
{
 8003e7c:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8003e7e:	2002      	movs	r0, #2
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d038      	beq.n	8003ef6 <HAL_ADC_Calibration_Start+0x82>
 8003e84:	3801      	subs	r0, #1
 8003e86:	7028      	strb	r0, [r5, #0]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	4202      	tst	r2, r0
 8003e8e:	d133      	bne.n	8003ef8 <HAL_ADC_Calibration_Start+0x84>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e90:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003e92:	4a1c      	ldr	r2, [pc, #112]	@ (8003f04 <HAL_ADC_Calibration_Start+0x90>)
 8003e94:	4011      	ands	r1, r2
 8003e96:	3206      	adds	r2, #6
 8003e98:	32ff      	adds	r2, #255	@ 0xff
 8003e9a:	430a      	orrs	r2, r1
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003e9c:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8003e9e:	63a2      	str	r2, [r4, #56]	@ 0x38
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003ea0:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003ea2:	68da      	ldr	r2, [r3, #12]
 8003ea4:	438a      	bics	r2, r1
 8003ea6:	60da      	str	r2, [r3, #12]
#endif

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003ea8:	2280      	movs	r2, #128	@ 0x80
 8003eaa:	6899      	ldr	r1, [r3, #8]
 8003eac:	0612      	lsls	r2, r2, #24
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8003eb2:	f7ff fe0b 	bl	8003acc <HAL_GetTick>
 8003eb6:	0007      	movs	r7, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	2a00      	cmp	r2, #0
 8003ebe:	db0c      	blt.n	8003eda <HAL_ADC_Calibration_Start+0x66>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003ec0:	2103      	movs	r1, #3
      }
    }

#if (defined(DMA) || defined(DMA1))
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003ec2:	68da      	ldr	r2, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003ec4:	400e      	ands	r6, r1
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003ec6:	4316      	orrs	r6, r2
#endif

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ec8:	2202      	movs	r2, #2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003eca:	2000      	movs	r0, #0
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003ecc:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8003ece:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003ed0:	4393      	bics	r3, r2
 8003ed2:	63a3      	str	r3, [r4, #56]	@ 0x38

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	702b      	strb	r3, [r5, #0]

  /* Return function status */
  return tmp_hal_status;
 8003ed8:	e00d      	b.n	8003ef6 <HAL_ADC_Calibration_Start+0x82>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003eda:	f7ff fdf7 	bl	8003acc <HAL_GetTick>
 8003ede:	1bc0      	subs	r0, r0, r7
 8003ee0:	2802      	cmp	r0, #2
 8003ee2:	d9e9      	bls.n	8003eb8 <HAL_ADC_Calibration_Start+0x44>
        ADC_STATE_CLR_SET(hadc->State,
 8003ee4:	2312      	movs	r3, #18
 8003ee6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        return HAL_ERROR;
 8003ee8:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8003eea:	439a      	bics	r2, r3
 8003eec:	3b02      	subs	r3, #2
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	63a3      	str	r3, [r4, #56]	@ 0x38
        __HAL_UNLOCK(hadc);
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	702b      	strb	r3, [r5, #0]
}
 8003ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ef8:	2320      	movs	r3, #32
 8003efa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003efc:	4313      	orrs	r3, r2
 8003efe:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003f00:	e7e8      	b.n	8003ed4 <HAL_ADC_Calibration_Start+0x60>
 8003f02:	46c0      	nop			@ (mov r8, r8)
 8003f04:	fffffefd 	.word	0xfffffefd

08003f08 <HAL_NVIC_SetPriority>:
  *         with py32f0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f08:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f0a:	24ff      	movs	r4, #255	@ 0xff
 8003f0c:	2203      	movs	r2, #3
 8003f0e:	000b      	movs	r3, r1
 8003f10:	0021      	movs	r1, r4
 8003f12:	4002      	ands	r2, r0
 8003f14:	00d2      	lsls	r2, r2, #3
 8003f16:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f18:	019b      	lsls	r3, r3, #6
 8003f1a:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f1c:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f1e:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8003f20:	2800      	cmp	r0, #0
 8003f22:	db0a      	blt.n	8003f3a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f24:	24c0      	movs	r4, #192	@ 0xc0
 8003f26:	4a0b      	ldr	r2, [pc, #44]	@ (8003f54 <HAL_NVIC_SetPriority+0x4c>)
 8003f28:	0880      	lsrs	r0, r0, #2
 8003f2a:	0080      	lsls	r0, r0, #2
 8003f2c:	1880      	adds	r0, r0, r2
 8003f2e:	00a4      	lsls	r4, r4, #2
 8003f30:	5902      	ldr	r2, [r0, r4]
 8003f32:	400a      	ands	r2, r1
 8003f34:	4313      	orrs	r3, r2
 8003f36:	5103      	str	r3, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003f38:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f3a:	220f      	movs	r2, #15
 8003f3c:	4010      	ands	r0, r2
 8003f3e:	3808      	subs	r0, #8
 8003f40:	4a05      	ldr	r2, [pc, #20]	@ (8003f58 <HAL_NVIC_SetPriority+0x50>)
 8003f42:	0880      	lsrs	r0, r0, #2
 8003f44:	0080      	lsls	r0, r0, #2
 8003f46:	1880      	adds	r0, r0, r2
 8003f48:	69c2      	ldr	r2, [r0, #28]
 8003f4a:	4011      	ands	r1, r2
 8003f4c:	4319      	orrs	r1, r3
 8003f4e:	61c1      	str	r1, [r0, #28]
 8003f50:	e7f2      	b.n	8003f38 <HAL_NVIC_SetPriority+0x30>
 8003f52:	46c0      	nop			@ (mov r8, r8)
 8003f54:	e000e100 	.word	0xe000e100
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003f5c:	2800      	cmp	r0, #0
 8003f5e:	db05      	blt.n	8003f6c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f60:	231f      	movs	r3, #31
 8003f62:	4018      	ands	r0, r3
 8003f64:	3b1e      	subs	r3, #30
 8003f66:	4083      	lsls	r3, r0
 8003f68:	4a01      	ldr	r2, [pc, #4]	@ (8003f70 <HAL_NVIC_EnableIRQ+0x14>)
 8003f6a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003f6c:	4770      	bx	lr
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	e000e100 	.word	0xe000e100

08003f74 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f74:	2280      	movs	r2, #128	@ 0x80
 8003f76:	1e43      	subs	r3, r0, #1
 8003f78:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f7a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d20d      	bcs.n	8003f9c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f80:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f82:	4a07      	ldr	r2, [pc, #28]	@ (8003fa0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f84:	4807      	ldr	r0, [pc, #28]	@ (8003fa4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f86:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f88:	6a03      	ldr	r3, [r0, #32]
 8003f8a:	0609      	lsls	r1, r1, #24
 8003f8c:	021b      	lsls	r3, r3, #8
 8003f8e:	0a1b      	lsrs	r3, r3, #8
 8003f90:	430b      	orrs	r3, r1
 8003f92:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f94:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f96:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f98:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f9a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8003f9c:	4770      	bx	lr
 8003f9e:	46c0      	nop			@ (mov r8, r8)
 8003fa0:	e000e010 	.word	0xe000e010
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <HAL_GPIO_Init>:
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003fa8:	4a49      	ldr	r2, [pc, #292]	@ (80040d0 <HAL_GPIO_Init+0x128>)
{
 8003faa:	b5f0      	push	{r4, r5, r6, r7, lr}
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003fac:	1882      	adds	r2, r0, r2
 8003fae:	1e54      	subs	r4, r2, #1
 8003fb0:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00u;
 8003fb2:	2300      	movs	r3, #0
{
 8003fb4:	b085      	sub	sp, #20
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003fb6:	3201      	adds	r2, #1
{
 8003fb8:	9101      	str	r1, [sp, #4]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003fba:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fbc:	9a01      	ldr	r2, [sp, #4]
 8003fbe:	6812      	ldr	r2, [r2, #0]
 8003fc0:	0014      	movs	r4, r2
 8003fc2:	40dc      	lsrs	r4, r3
 8003fc4:	d101      	bne.n	8003fca <HAL_GPIO_Init+0x22>
      }
    }

    position++;
  }
}
 8003fc6:	b005      	add	sp, #20
 8003fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fca:	2401      	movs	r4, #1
 8003fcc:	409c      	lsls	r4, r3
 8003fce:	46a4      	mov	ip, r4
    if (iocurrent != 0x00u)
 8003fd0:	4661      	mov	r1, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fd2:	4014      	ands	r4, r2
 8003fd4:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8003fd6:	420a      	tst	r2, r1
 8003fd8:	d077      	beq.n	80040ca <HAL_GPIO_Init+0x122>
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fda:	9a01      	ldr	r2, [sp, #4]
 8003fdc:	2410      	movs	r4, #16
 8003fde:	6852      	ldr	r2, [r2, #4]
 8003fe0:	0015      	movs	r5, r2
 8003fe2:	43a5      	bics	r5, r4
 8003fe4:	9502      	str	r5, [sp, #8]
 8003fe6:	2d02      	cmp	r5, #2
 8003fe8:	d10e      	bne.n	8004008 <HAL_GPIO_Init+0x60>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003fea:	2507      	movs	r5, #7
 8003fec:	260f      	movs	r6, #15
 8003fee:	401d      	ands	r5, r3
 8003ff0:	00ad      	lsls	r5, r5, #2
 8003ff2:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8003ff4:	08dc      	lsrs	r4, r3, #3
 8003ff6:	00a4      	lsls	r4, r4, #2
 8003ff8:	1904      	adds	r4, r0, r4
 8003ffa:	6a27      	ldr	r7, [r4, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ffc:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ffe:	43b7      	bics	r7, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004000:	690e      	ldr	r6, [r1, #16]
 8004002:	40ae      	lsls	r6, r5
 8004004:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3u] = temp;
 8004006:	6226      	str	r6, [r4, #32]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004008:	2403      	movs	r4, #3
 800400a:	0026      	movs	r6, r4
 800400c:	005d      	lsls	r5, r3, #1
 800400e:	40ae      	lsls	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004010:	4014      	ands	r4, r2
 8004012:	40ac      	lsls	r4, r5
      temp = GPIOx->MODER;
 8004014:	6801      	ldr	r1, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004016:	43f7      	mvns	r7, r6
 8004018:	43b1      	bics	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800401a:	430c      	orrs	r4, r1
      GPIOx->MODER = temp;
 800401c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800401e:	9c02      	ldr	r4, [sp, #8]
 8004020:	3c01      	subs	r4, #1
 8004022:	2c01      	cmp	r4, #1
 8004024:	d80d      	bhi.n	8004042 <HAL_GPIO_Init+0x9a>
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004026:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR;
 8004028:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800402a:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800402c:	403e      	ands	r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 800402e:	40ac      	lsls	r4, r5
 8004030:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8004032:	6084      	str	r4, [r0, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004034:	4661      	mov	r1, ip
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004036:	0914      	lsrs	r4, r2, #4
 8004038:	409c      	lsls	r4, r3
        temp = GPIOx->OTYPER;
 800403a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800403c:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800403e:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8004040:	6044      	str	r4, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004042:	9901      	ldr	r1, [sp, #4]
      temp = GPIOx->PUPDR;
 8004044:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004046:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004048:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800404a:	40ac      	lsls	r4, r5
 800404c:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 800404e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004050:	00d4      	lsls	r4, r2, #3
 8004052:	d53a      	bpl.n	80040ca <HAL_GPIO_Init+0x122>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004054:	2603      	movs	r6, #3
 8004056:	240f      	movs	r4, #15
 8004058:	401e      	ands	r6, r3
 800405a:	00f6      	lsls	r6, r6, #3
 800405c:	40b4      	lsls	r4, r6
 800405e:	491d      	ldr	r1, [pc, #116]	@ (80040d4 <HAL_GPIO_Init+0x12c>)
        temp = EXTI->EXTICR[position >> 2u];
 8004060:	089d      	lsrs	r5, r3, #2
 8004062:	00ad      	lsls	r5, r5, #2
 8004064:	186d      	adds	r5, r5, r1
 8004066:	6e2f      	ldr	r7, [r5, #96]	@ 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004068:	43a7      	bics	r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800406a:	24a0      	movs	r4, #160	@ 0xa0
 800406c:	05e4      	lsls	r4, r4, #23
 800406e:	1b04      	subs	r4, r0, r4
 8004070:	1e61      	subs	r1, r4, #1
 8004072:	418c      	sbcs	r4, r1
 8004074:	9903      	ldr	r1, [sp, #12]
 8004076:	4264      	negs	r4, r4
 8004078:	400c      	ands	r4, r1
 800407a:	40b4      	lsls	r4, r6
        temp &= ~(iocurrent);
 800407c:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800407e:	433c      	orrs	r4, r7
          temp |= iocurrent;
 8004080:	000e      	movs	r6, r1
        EXTI->EXTICR[position >> 2u] = temp;
 8004082:	662c      	str	r4, [r5, #96]	@ 0x60
        temp = EXTI->IMR;
 8004084:	4c14      	ldr	r4, [pc, #80]	@ (80040d8 <HAL_GPIO_Init+0x130>)
        temp &= ~(iocurrent);
 8004086:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8004088:	6fe7      	ldr	r7, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 800408a:	433e      	orrs	r6, r7
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800408c:	03d1      	lsls	r1, r2, #15
 800408e:	d401      	bmi.n	8004094 <HAL_GPIO_Init+0xec>
        temp &= ~(iocurrent);
 8004090:	003e      	movs	r6, r7
 8004092:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8004094:	67e6      	str	r6, [r4, #124]	@ 0x7c
        temp = EXTI->EMR;
 8004096:	4e11      	ldr	r6, [pc, #68]	@ (80040dc <HAL_GPIO_Init+0x134>)
          temp |= iocurrent;
 8004098:	9f00      	ldr	r7, [sp, #0]
        temp = EXTI->EMR;
 800409a:	6ff4      	ldr	r4, [r6, #124]	@ 0x7c
          temp |= iocurrent;
 800409c:	4327      	orrs	r7, r4
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800409e:	0391      	lsls	r1, r2, #14
 80040a0:	d401      	bmi.n	80040a6 <HAL_GPIO_Init+0xfe>
        temp &= ~(iocurrent);
 80040a2:	402c      	ands	r4, r5
 80040a4:	0027      	movs	r7, r4
        EXTI->EMR = temp;
 80040a6:	4c0b      	ldr	r4, [pc, #44]	@ (80040d4 <HAL_GPIO_Init+0x12c>)
 80040a8:	67f7      	str	r7, [r6, #124]	@ 0x7c
        temp = EXTI->RTSR;
 80040aa:	6827      	ldr	r7, [r4, #0]
          temp |= iocurrent;
 80040ac:	9e00      	ldr	r6, [sp, #0]
 80040ae:	433e      	orrs	r6, r7
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80040b0:	02d1      	lsls	r1, r2, #11
 80040b2:	d401      	bmi.n	80040b8 <HAL_GPIO_Init+0x110>
        temp &= ~(iocurrent);
 80040b4:	003e      	movs	r6, r7
 80040b6:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80040b8:	6026      	str	r6, [r4, #0]
        temp = EXTI->FTSR;
 80040ba:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 80040bc:	9f00      	ldr	r7, [sp, #0]
 80040be:	4337      	orrs	r7, r6
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040c0:	0292      	lsls	r2, r2, #10
 80040c2:	d401      	bmi.n	80040c8 <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 80040c4:	402e      	ands	r6, r5
 80040c6:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80040c8:	6067      	str	r7, [r4, #4]
    position++;
 80040ca:	3301      	adds	r3, #1
 80040cc:	e776      	b.n	8003fbc <HAL_GPIO_Init+0x14>
 80040ce:	46c0      	nop			@ (mov r8, r8)
 80040d0:	affffc00 	.word	0xaffffc00
 80040d4:	40021800 	.word	0x40021800
 80040d8:	40021804 	.word	0x40021804
 80040dc:	40021808 	.word	0x40021808

080040e0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80040e0:	6900      	ldr	r0, [r0, #16]
 80040e2:	4008      	ands	r0, r1
 80040e4:	1e43      	subs	r3, r0, #1
 80040e6:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80040e8:	b2c0      	uxtb	r0, r0
}
 80040ea:	4770      	bx	lr

080040ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040ec:	2a00      	cmp	r2, #0
 80040ee:	d001      	beq.n	80040f4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040f0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040f2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040f4:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80040f6:	e7fc      	b.n	80040f2 <HAL_GPIO_WritePin+0x6>

080040f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f8:	b530      	push	{r4, r5, lr}
 80040fa:	b087      	sub	sp, #28
  uint32_t hsidiv;
  uint32_t sysclockfreq;
  const uint32_t hsiValue[5] = {4000000,8000000,16000000,22120000,24000000};
 80040fc:	a901      	add	r1, sp, #4
 80040fe:	000a      	movs	r2, r1
 8004100:	4b13      	ldr	r3, [pc, #76]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x58>)
 8004102:	cb31      	ldmia	r3!, {r0, r4, r5}
 8004104:	c231      	stmia	r2!, {r0, r4, r5}
 8004106:	cb11      	ldmia	r3!, {r0, r4}
 8004108:	c211      	stmia	r2!, {r0, r4}
  uint32_t hsiIndex;
#if defined(RCC_PLL_SUPPORT)
  uint32_t pllsource;
#endif
  
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800410a:	4b12      	ldr	r3, [pc, #72]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x5c>)
 800410c:	2238      	movs	r2, #56	@ 0x38
 800410e:	689c      	ldr	r4, [r3, #8]
 8004110:	0020      	movs	r0, r4
 8004112:	4010      	ands	r0, r2
 8004114:	4214      	tst	r4, r2
 8004116:	d10e      	bne.n	8004136 <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004118:	2407      	movs	r4, #7
 800411a:	681a      	ldr	r2, [r3, #0]

    /* HSISYS used as system clock source */
    hsiIndex = (RCC->ICSCR&RCC_ICSCR_HSI_FS_Msk)>>RCC_ICSCR_HSI_FS_Pos;
 800411c:	685b      	ldr	r3, [r3, #4]
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800411e:	0ad2      	lsrs	r2, r2, #11
    hsiIndex = (RCC->ICSCR&RCC_ICSCR_HSI_FS_Msk)>>RCC_ICSCR_HSI_FS_Pos;
 8004120:	0b5b      	lsrs	r3, r3, #13
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004122:	4022      	ands	r2, r4
    hsiIndex = (RCC->ICSCR&RCC_ICSCR_HSI_FS_Msk)>>RCC_ICSCR_HSI_FS_Pos;
 8004124:	4023      	ands	r3, r4
    if (hsiIndex > 4)
 8004126:	2b04      	cmp	r3, #4
 8004128:	d800      	bhi.n	800412c <HAL_RCC_GetSysClockFreq+0x34>
    hsiIndex = (RCC->ICSCR&RCC_ICSCR_HSI_FS_Msk)>>RCC_ICSCR_HSI_FS_Pos;
 800412a:	0018      	movs	r0, r3
    {
      hsiIndex = 0;
    }
    sysclockfreq = (hsiValue[hsiIndex] / hsidiv);
 800412c:	0080      	lsls	r0, r0, #2
 800412e:	5808      	ldr	r0, [r1, r0]
 8004130:	40d0      	lsrs	r0, r2
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8004132:	b007      	add	sp, #28
 8004134:	bd30      	pop	{r4, r5, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004136:	6899      	ldr	r1, [r3, #8]
 8004138:	4011      	ands	r1, r2
 800413a:	2908      	cmp	r1, #8
 800413c:	d006      	beq.n	800414c <HAL_RCC_GetSysClockFreq+0x54>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800413e:	6898      	ldr	r0, [r3, #8]
 8004140:	4010      	ands	r0, r2
 8004142:	3818      	subs	r0, #24
 8004144:	4243      	negs	r3, r0
 8004146:	4158      	adcs	r0, r3
 8004148:	03c0      	lsls	r0, r0, #15
 800414a:	e7f2      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x3a>
    sysclockfreq = HSE_VALUE;
 800414c:	4802      	ldr	r0, [pc, #8]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x60>)
  return sysclockfreq;
 800414e:	e7f0      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x3a>
 8004150:	0800a8d8 	.word	0x0800a8d8
 8004154:	40021000 	.word	0x40021000
 8004158:	016e3600 	.word	0x016e3600

0800415c <HAL_RCC_OscConfig>:
{
 800415c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800415e:	1e05      	subs	r5, r0, #0
  if (RCC_OscInitStruct == NULL)
 8004160:	d101      	bne.n	8004166 <HAL_RCC_OscConfig+0xa>
    return HAL_ERROR;
 8004162:	2001      	movs	r0, #1
}
 8004164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004166:	6803      	ldr	r3, [r0, #0]
 8004168:	07db      	lsls	r3, r3, #31
 800416a:	d408      	bmi.n	800417e <HAL_RCC_OscConfig+0x22>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800416c:	682b      	ldr	r3, [r5, #0]
 800416e:	079b      	lsls	r3, r3, #30
 8004170:	d458      	bmi.n	8004224 <HAL_RCC_OscConfig+0xc8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004172:	682b      	ldr	r3, [r5, #0]
 8004174:	071b      	lsls	r3, r3, #28
 8004176:	d500      	bpl.n	800417a <HAL_RCC_OscConfig+0x1e>
 8004178:	e0c5      	b.n	8004306 <HAL_RCC_OscConfig+0x1aa>
  return HAL_OK;
 800417a:	2000      	movs	r0, #0
 800417c:	e7f2      	b.n	8004164 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();      
 800417e:	2238      	movs	r2, #56	@ 0x38
 8004180:	4c7b      	ldr	r4, [pc, #492]	@ (8004370 <HAL_RCC_OscConfig+0x214>)
 8004182:	68a3      	ldr	r3, [r4, #8]
 8004184:	4013      	ands	r3, r2
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8004186:	2b08      	cmp	r3, #8
 8004188:	d106      	bne.n	8004198 <HAL_RCC_OscConfig+0x3c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	039b      	lsls	r3, r3, #14
 800418e:	d5ed      	bpl.n	800416c <HAL_RCC_OscConfig+0x10>
 8004190:	6843      	ldr	r3, [r0, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1ea      	bne.n	800416c <HAL_RCC_OscConfig+0x10>
 8004196:	e7e4      	b.n	8004162 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004198:	6843      	ldr	r3, [r0, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d02a      	beq.n	80041f4 <HAL_RCC_OscConfig+0x98>
        if (RCC_OscInitStruct->HSEFreq != 0)
 800419e:	6881      	ldr	r1, [r0, #8]
 80041a0:	2900      	cmp	r1, #0
 80041a2:	d0de      	beq.n	8004162 <HAL_RCC_OscConfig+0x6>
          MODIFY_REG(RCC->ECSCR, RCC_ECSCR_HSE_FREQ_Msk, RCC_OscInitStruct->HSEFreq);
 80041a4:	200c      	movs	r0, #12
 80041a6:	6922      	ldr	r2, [r4, #16]
 80041a8:	4382      	bics	r2, r0
 80041aa:	430a      	orrs	r2, r1
 80041ac:	6122      	str	r2, [r4, #16]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041ae:	2280      	movs	r2, #128	@ 0x80
 80041b0:	0252      	lsls	r2, r2, #9
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d111      	bne.n	80041da <HAL_RCC_OscConfig+0x7e>
 80041b6:	6822      	ldr	r2, [r4, #0]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80041bc:	f7ff fc86 	bl	8003acc <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041c0:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80041c2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041c4:	02bf      	lsls	r7, r7, #10
 80041c6:	6823      	ldr	r3, [r4, #0]
 80041c8:	423b      	tst	r3, r7
 80041ca:	d1cf      	bne.n	800416c <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041cc:	f7ff fc7e 	bl	8003acc <HAL_GetTick>
 80041d0:	1b80      	subs	r0, r0, r6
 80041d2:	28c8      	cmp	r0, #200	@ 0xc8
 80041d4:	d9f7      	bls.n	80041c6 <HAL_RCC_OscConfig+0x6a>
            return HAL_TIMEOUT;
 80041d6:	2003      	movs	r0, #3
 80041d8:	e7c4      	b.n	8004164 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041da:	21a0      	movs	r1, #160	@ 0xa0
 80041dc:	02c9      	lsls	r1, r1, #11
 80041de:	428b      	cmp	r3, r1
 80041e0:	d108      	bne.n	80041f4 <HAL_RCC_OscConfig+0x98>
 80041e2:	2380      	movs	r3, #128	@ 0x80
 80041e4:	6821      	ldr	r1, [r4, #0]
 80041e6:	02db      	lsls	r3, r3, #11
 80041e8:	430b      	orrs	r3, r1
 80041ea:	6023      	str	r3, [r4, #0]
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	431a      	orrs	r2, r3
 80041f0:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f2:	e7e3      	b.n	80041bc <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	495f      	ldr	r1, [pc, #380]	@ (8004374 <HAL_RCC_OscConfig+0x218>)
 80041f8:	400a      	ands	r2, r1
 80041fa:	6022      	str	r2, [r4, #0]
 80041fc:	6822      	ldr	r2, [r4, #0]
 80041fe:	495e      	ldr	r1, [pc, #376]	@ (8004378 <HAL_RCC_OscConfig+0x21c>)
 8004200:	400a      	ands	r2, r1
 8004202:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1d9      	bne.n	80041bc <HAL_RCC_OscConfig+0x60>
        tickstart = HAL_GetTick();
 8004208:	f7ff fc60 	bl	8003acc <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800420c:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800420e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004210:	02bf      	lsls	r7, r7, #10
 8004212:	6823      	ldr	r3, [r4, #0]
 8004214:	423b      	tst	r3, r7
 8004216:	d0a9      	beq.n	800416c <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004218:	f7ff fc58 	bl	8003acc <HAL_GetTick>
 800421c:	1b80      	subs	r0, r0, r6
 800421e:	28c8      	cmp	r0, #200	@ 0xc8
 8004220:	d9f7      	bls.n	8004212 <HAL_RCC_OscConfig+0xb6>
 8004222:	e7d8      	b.n	80041d6 <HAL_RCC_OscConfig+0x7a>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004224:	2338      	movs	r3, #56	@ 0x38
 8004226:	4c52      	ldr	r4, [pc, #328]	@ (8004370 <HAL_RCC_OscConfig+0x214>)
 8004228:	68a2      	ldr	r2, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800422a:	421a      	tst	r2, r3
 800422c:	d135      	bne.n	800429a <HAL_RCC_OscConfig+0x13e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	055b      	lsls	r3, r3, #21
 8004232:	d503      	bpl.n	800423c <HAL_RCC_OscConfig+0xe0>
 8004234:	68eb      	ldr	r3, [r5, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d100      	bne.n	800423c <HAL_RCC_OscConfig+0xe0>
 800423a:	e792      	b.n	8004162 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800423c:	6863      	ldr	r3, [r4, #4]
 800423e:	696a      	ldr	r2, [r5, #20]
 8004240:	0c1b      	lsrs	r3, r3, #16
 8004242:	041b      	lsls	r3, r3, #16
 8004244:	4313      	orrs	r3, r2
 8004246:	6063      	str	r3, [r4, #4]
        tickstart = HAL_GetTick();
 8004248:	f7ff fc40 	bl	8003acc <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800424c:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800424e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004250:	00ff      	lsls	r7, r7, #3
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	423b      	tst	r3, r7
 8004256:	d01a      	beq.n	800428e <HAL_RCC_OscConfig+0x132>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004258:	6823      	ldr	r3, [r4, #0]
 800425a:	4a48      	ldr	r2, [pc, #288]	@ (800437c <HAL_RCC_OscConfig+0x220>)
 800425c:	4013      	ands	r3, r2
 800425e:	692a      	ldr	r2, [r5, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004264:	f7ff ff48 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 8004268:	68a3      	ldr	r3, [r4, #8]
 800426a:	4945      	ldr	r1, [pc, #276]	@ (8004380 <HAL_RCC_OscConfig+0x224>)
 800426c:	051b      	lsls	r3, r3, #20
 800426e:	0f1b      	lsrs	r3, r3, #28
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	585b      	ldr	r3, [r3, r1]
 8004274:	211f      	movs	r1, #31
 8004276:	400b      	ands	r3, r1
 8004278:	40d8      	lsrs	r0, r3
 800427a:	4a42      	ldr	r2, [pc, #264]	@ (8004384 <HAL_RCC_OscConfig+0x228>)
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800427c:	4b42      	ldr	r3, [pc, #264]	@ (8004388 <HAL_RCC_OscConfig+0x22c>)
          SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800427e:	6010      	str	r0, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004280:	6818      	ldr	r0, [r3, #0]
 8004282:	f7ff fbe3 	bl	8003a4c <HAL_InitTick>
 8004286:	2800      	cmp	r0, #0
 8004288:	d100      	bne.n	800428c <HAL_RCC_OscConfig+0x130>
 800428a:	e772      	b.n	8004172 <HAL_RCC_OscConfig+0x16>
 800428c:	e769      	b.n	8004162 <HAL_RCC_OscConfig+0x6>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800428e:	f7ff fc1d 	bl	8003acc <HAL_GetTick>
 8004292:	1b80      	subs	r0, r0, r6
 8004294:	2802      	cmp	r0, #2
 8004296:	d9dc      	bls.n	8004252 <HAL_RCC_OscConfig+0xf6>
 8004298:	e79d      	b.n	80041d6 <HAL_RCC_OscConfig+0x7a>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800429a:	68eb      	ldr	r3, [r5, #12]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d01f      	beq.n	80042e0 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	4a36      	ldr	r2, [pc, #216]	@ (800437c <HAL_RCC_OscConfig+0x220>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042a4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80042a6:	4013      	ands	r3, r2
 80042a8:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042aa:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80042ac:	4313      	orrs	r3, r2
 80042ae:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 80042b0:	2380      	movs	r3, #128	@ 0x80
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	4313      	orrs	r3, r2
 80042b8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042ba:	f7ff fc07 	bl	8003acc <HAL_GetTick>
 80042be:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	423b      	tst	r3, r7
 80042c4:	d006      	beq.n	80042d4 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042c6:	6863      	ldr	r3, [r4, #4]
 80042c8:	696a      	ldr	r2, [r5, #20]
 80042ca:	0c1b      	lsrs	r3, r3, #16
 80042cc:	041b      	lsls	r3, r3, #16
 80042ce:	4313      	orrs	r3, r2
 80042d0:	6063      	str	r3, [r4, #4]
 80042d2:	e74e      	b.n	8004172 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042d4:	f7ff fbfa 	bl	8003acc <HAL_GetTick>
 80042d8:	1b80      	subs	r0, r0, r6
 80042da:	2802      	cmp	r0, #2
 80042dc:	d9f0      	bls.n	80042c0 <HAL_RCC_OscConfig+0x164>
 80042de:	e77a      	b.n	80041d6 <HAL_RCC_OscConfig+0x7a>
        __HAL_RCC_HSI_DISABLE();
 80042e0:	6823      	ldr	r3, [r4, #0]
 80042e2:	4a2a      	ldr	r2, [pc, #168]	@ (800438c <HAL_RCC_OscConfig+0x230>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042e4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 80042e6:	4013      	ands	r3, r2
 80042e8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042ea:	f7ff fbef 	bl	8003acc <HAL_GetTick>
 80042ee:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042f0:	00ff      	lsls	r7, r7, #3
 80042f2:	6823      	ldr	r3, [r4, #0]
 80042f4:	423b      	tst	r3, r7
 80042f6:	d100      	bne.n	80042fa <HAL_RCC_OscConfig+0x19e>
 80042f8:	e73b      	b.n	8004172 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042fa:	f7ff fbe7 	bl	8003acc <HAL_GetTick>
 80042fe:	1b80      	subs	r0, r0, r6
 8004300:	2802      	cmp	r0, #2
 8004302:	d9f6      	bls.n	80042f2 <HAL_RCC_OscConfig+0x196>
 8004304:	e767      	b.n	80041d6 <HAL_RCC_OscConfig+0x7a>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004306:	2238      	movs	r2, #56	@ 0x38
 8004308:	4c19      	ldr	r4, [pc, #100]	@ (8004370 <HAL_RCC_OscConfig+0x214>)
 800430a:	68a3      	ldr	r3, [r4, #8]
 800430c:	4013      	ands	r3, r2
 800430e:	2b18      	cmp	r3, #24
 8004310:	d108      	bne.n	8004324 <HAL_RCC_OscConfig+0x1c8>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004312:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004314:	079b      	lsls	r3, r3, #30
 8004316:	d400      	bmi.n	800431a <HAL_RCC_OscConfig+0x1be>
 8004318:	e72f      	b.n	800417a <HAL_RCC_OscConfig+0x1e>
 800431a:	69a8      	ldr	r0, [r5, #24]
 800431c:	4243      	negs	r3, r0
 800431e:	4158      	adcs	r0, r3
 8004320:	b2c0      	uxtb	r0, r0
 8004322:	e71f      	b.n	8004164 <HAL_RCC_OscConfig+0x8>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004324:	69aa      	ldr	r2, [r5, #24]
 8004326:	2301      	movs	r3, #1
 8004328:	2a00      	cmp	r2, #0
 800432a:	d010      	beq.n	800434e <HAL_RCC_OscConfig+0x1f2>
        __HAL_RCC_LSI_ENABLE();
 800432c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800432e:	2602      	movs	r6, #2
        __HAL_RCC_LSI_ENABLE();
 8004330:	4313      	orrs	r3, r2
 8004332:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004334:	f7ff fbca 	bl	8003acc <HAL_GetTick>
 8004338:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800433a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800433c:	4233      	tst	r3, r6
 800433e:	d000      	beq.n	8004342 <HAL_RCC_OscConfig+0x1e6>
 8004340:	e71b      	b.n	800417a <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004342:	f7ff fbc3 	bl	8003acc <HAL_GetTick>
 8004346:	1b40      	subs	r0, r0, r5
 8004348:	2802      	cmp	r0, #2
 800434a:	d9f6      	bls.n	800433a <HAL_RCC_OscConfig+0x1de>
 800434c:	e743      	b.n	80041d6 <HAL_RCC_OscConfig+0x7a>
        __HAL_RCC_LSI_DISABLE();
 800434e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004350:	2602      	movs	r6, #2
        __HAL_RCC_LSI_DISABLE();
 8004352:	439a      	bics	r2, r3
 8004354:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004356:	f7ff fbb9 	bl	8003acc <HAL_GetTick>
 800435a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800435c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800435e:	4233      	tst	r3, r6
 8004360:	d100      	bne.n	8004364 <HAL_RCC_OscConfig+0x208>
 8004362:	e70a      	b.n	800417a <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004364:	f7ff fbb2 	bl	8003acc <HAL_GetTick>
 8004368:	1b40      	subs	r0, r0, r5
 800436a:	2802      	cmp	r0, #2
 800436c:	d9f6      	bls.n	800435c <HAL_RCC_OscConfig+0x200>
 800436e:	e732      	b.n	80041d6 <HAL_RCC_OscConfig+0x7a>
 8004370:	40021000 	.word	0x40021000
 8004374:	fffeffff 	.word	0xfffeffff
 8004378:	fffbffff 	.word	0xfffbffff
 800437c:	ffffc7ff 	.word	0xffffc7ff
 8004380:	0800ae4c 	.word	0x0800ae4c
 8004384:	20000290 	.word	0x20000290
 8004388:	2000028c 	.word	0x2000028c
 800438c:	fffffeff 	.word	0xfffffeff

08004390 <HAL_RCC_ClockConfig>:
{
 8004390:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004392:	0004      	movs	r4, r0
 8004394:	000e      	movs	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8004396:	2800      	cmp	r0, #0
 8004398:	d101      	bne.n	800439e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800439a:	2001      	movs	r0, #1
}
 800439c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800439e:	2701      	movs	r7, #1
 80043a0:	4d43      	ldr	r5, [pc, #268]	@ (80044b0 <HAL_RCC_ClockConfig+0x120>)
 80043a2:	682b      	ldr	r3, [r5, #0]
 80043a4:	403b      	ands	r3, r7
 80043a6:	428b      	cmp	r3, r1
 80043a8:	d328      	bcc.n	80043fc <HAL_RCC_ClockConfig+0x6c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043aa:	6822      	ldr	r2, [r4, #0]
 80043ac:	0793      	lsls	r3, r2, #30
 80043ae:	d439      	bmi.n	8004424 <HAL_RCC_ClockConfig+0x94>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b0:	07d2      	lsls	r2, r2, #31
 80043b2:	d446      	bmi.n	8004442 <HAL_RCC_ClockConfig+0xb2>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043b4:	2701      	movs	r7, #1
 80043b6:	682b      	ldr	r3, [r5, #0]
 80043b8:	403b      	ands	r3, r7
 80043ba:	42b3      	cmp	r3, r6
 80043bc:	d908      	bls.n	80043d0 <HAL_RCC_ClockConfig+0x40>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043be:	682b      	ldr	r3, [r5, #0]
 80043c0:	43bb      	bics	r3, r7
 80043c2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80043c4:	f7ff fb82 	bl	8003acc <HAL_GetTick>
 80043c8:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043ca:	682b      	ldr	r3, [r5, #0]
 80043cc:	423b      	tst	r3, r7
 80043ce:	d160      	bne.n	8004492 <HAL_RCC_ClockConfig+0x102>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d0:	6823      	ldr	r3, [r4, #0]
 80043d2:	4d38      	ldr	r5, [pc, #224]	@ (80044b4 <HAL_RCC_ClockConfig+0x124>)
 80043d4:	075b      	lsls	r3, r3, #29
 80043d6:	d463      	bmi.n	80044a0 <HAL_RCC_ClockConfig+0x110>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80043d8:	f7ff fe8e 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 80043dc:	68ab      	ldr	r3, [r5, #8]
 80043de:	4936      	ldr	r1, [pc, #216]	@ (80044b8 <HAL_RCC_ClockConfig+0x128>)
 80043e0:	051b      	lsls	r3, r3, #20
 80043e2:	0f1b      	lsrs	r3, r3, #28
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	585b      	ldr	r3, [r3, r1]
 80043e8:	211f      	movs	r1, #31
 80043ea:	400b      	ands	r3, r1
 80043ec:	40d8      	lsrs	r0, r3
 80043ee:	4a33      	ldr	r2, [pc, #204]	@ (80044bc <HAL_RCC_ClockConfig+0x12c>)
  return HAL_InitTick(uwTickPrio);
 80043f0:	4b33      	ldr	r3, [pc, #204]	@ (80044c0 <HAL_RCC_ClockConfig+0x130>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80043f2:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	f7ff fb29 	bl	8003a4c <HAL_InitTick>
 80043fa:	e7cf      	b.n	800439c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043fc:	682b      	ldr	r3, [r5, #0]
 80043fe:	43bb      	bics	r3, r7
 8004400:	430b      	orrs	r3, r1
 8004402:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004404:	f7ff fb62 	bl	8003acc <HAL_GetTick>
 8004408:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800440a:	682b      	ldr	r3, [r5, #0]
 800440c:	403b      	ands	r3, r7
 800440e:	42b3      	cmp	r3, r6
 8004410:	d0cb      	beq.n	80043aa <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004412:	f7ff fb5b 	bl	8003acc <HAL_GetTick>
 8004416:	9b01      	ldr	r3, [sp, #4]
 8004418:	1ac0      	subs	r0, r0, r3
 800441a:	4b2a      	ldr	r3, [pc, #168]	@ (80044c4 <HAL_RCC_ClockConfig+0x134>)
 800441c:	4298      	cmp	r0, r3
 800441e:	d9f4      	bls.n	800440a <HAL_RCC_ClockConfig+0x7a>
        return HAL_TIMEOUT;
 8004420:	2003      	movs	r0, #3
 8004422:	e7bb      	b.n	800439c <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004424:	4923      	ldr	r1, [pc, #140]	@ (80044b4 <HAL_RCC_ClockConfig+0x124>)
 8004426:	0753      	lsls	r3, r2, #29
 8004428:	d504      	bpl.n	8004434 <HAL_RCC_ClockConfig+0xa4>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800442a:	23e0      	movs	r3, #224	@ 0xe0
 800442c:	6888      	ldr	r0, [r1, #8]
 800442e:	01db      	lsls	r3, r3, #7
 8004430:	4303      	orrs	r3, r0
 8004432:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004434:	688b      	ldr	r3, [r1, #8]
 8004436:	4824      	ldr	r0, [pc, #144]	@ (80044c8 <HAL_RCC_ClockConfig+0x138>)
 8004438:	4003      	ands	r3, r0
 800443a:	68a0      	ldr	r0, [r4, #8]
 800443c:	4303      	orrs	r3, r0
 800443e:	608b      	str	r3, [r1, #8]
 8004440:	e7b6      	b.n	80043b0 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004442:	6862      	ldr	r2, [r4, #4]
 8004444:	4f1b      	ldr	r7, [pc, #108]	@ (80044b4 <HAL_RCC_ClockConfig+0x124>)
 8004446:	2a01      	cmp	r2, #1
 8004448:	d119      	bne.n	800447e <HAL_RCC_ClockConfig+0xee>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	039b      	lsls	r3, r3, #14
 800444e:	d5a4      	bpl.n	800439a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004450:	2107      	movs	r1, #7
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	438b      	bics	r3, r1
 8004456:	4313      	orrs	r3, r2
 8004458:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800445a:	f7ff fb37 	bl	8003acc <HAL_GetTick>
 800445e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004460:	2338      	movs	r3, #56	@ 0x38
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	401a      	ands	r2, r3
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	429a      	cmp	r2, r3
 800446c:	d0a2      	beq.n	80043b4 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800446e:	f7ff fb2d 	bl	8003acc <HAL_GetTick>
 8004472:	9b01      	ldr	r3, [sp, #4]
 8004474:	1ac0      	subs	r0, r0, r3
 8004476:	4b13      	ldr	r3, [pc, #76]	@ (80044c4 <HAL_RCC_ClockConfig+0x134>)
 8004478:	4298      	cmp	r0, r3
 800447a:	d9f1      	bls.n	8004460 <HAL_RCC_ClockConfig+0xd0>
 800447c:	e7d0      	b.n	8004420 <HAL_RCC_ClockConfig+0x90>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800447e:	2a00      	cmp	r2, #0
 8004480:	d103      	bne.n	800448a <HAL_RCC_ClockConfig+0xfa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	055b      	lsls	r3, r3, #21
 8004486:	d4e3      	bmi.n	8004450 <HAL_RCC_ClockConfig+0xc0>
 8004488:	e787      	b.n	800439a <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800448a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800448c:	079b      	lsls	r3, r3, #30
 800448e:	d4df      	bmi.n	8004450 <HAL_RCC_ClockConfig+0xc0>
 8004490:	e783      	b.n	800439a <HAL_RCC_ClockConfig+0xa>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004492:	f7ff fb1b 	bl	8003acc <HAL_GetTick>
 8004496:	4b0b      	ldr	r3, [pc, #44]	@ (80044c4 <HAL_RCC_ClockConfig+0x134>)
 8004498:	1b80      	subs	r0, r0, r6
 800449a:	4298      	cmp	r0, r3
 800449c:	d995      	bls.n	80043ca <HAL_RCC_ClockConfig+0x3a>
 800449e:	e7bf      	b.n	8004420 <HAL_RCC_ClockConfig+0x90>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80044a0:	68ab      	ldr	r3, [r5, #8]
 80044a2:	4a0a      	ldr	r2, [pc, #40]	@ (80044cc <HAL_RCC_ClockConfig+0x13c>)
 80044a4:	4013      	ands	r3, r2
 80044a6:	68e2      	ldr	r2, [r4, #12]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60ab      	str	r3, [r5, #8]
 80044ac:	e794      	b.n	80043d8 <HAL_RCC_ClockConfig+0x48>
 80044ae:	46c0      	nop			@ (mov r8, r8)
 80044b0:	40022000 	.word	0x40022000
 80044b4:	40021000 	.word	0x40021000
 80044b8:	0800ae4c 	.word	0x0800ae4c
 80044bc:	20000290 	.word	0x20000290
 80044c0:	2000028c 	.word	0x2000028c
 80044c4:	00001388 	.word	0x00001388
 80044c8:	fffff0ff 	.word	0xfffff0ff
 80044cc:	ffff8fff 	.word	0xffff8fff

080044d0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (uint32_t)((HAL_RCC_GetHCLKFreq()) >> (APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 80044d0:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <HAL_RCC_GetPCLK1Freq+0x1c>)
 80044d2:	4907      	ldr	r1, [pc, #28]	@ (80044f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044d4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80044d6:	4a07      	ldr	r2, [pc, #28]	@ (80044f4 <HAL_RCC_GetPCLK1Freq+0x24>)
  return (uint32_t)((HAL_RCC_GetHCLKFreq()) >> (APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 80044d8:	045b      	lsls	r3, r3, #17
 80044da:	0f5b      	lsrs	r3, r3, #29
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	585b      	ldr	r3, [r3, r1]
 80044e0:	211f      	movs	r1, #31
 80044e2:	6810      	ldr	r0, [r2, #0]
 80044e4:	400b      	ands	r3, r1
 80044e6:	40d8      	lsrs	r0, r3
}
 80044e8:	4770      	bx	lr
 80044ea:	46c0      	nop			@ (mov r8, r8)
 80044ec:	40021000 	.word	0x40021000
 80044f0:	0800ae2c 	.word	0x0800ae2c
 80044f4:	20000290 	.word	0x20000290

080044f8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044f8:	2201      	movs	r2, #1
 80044fa:	6a03      	ldr	r3, [r0, #32]
{
 80044fc:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044fe:	4393      	bics	r3, r2
 8004500:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004502:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004504:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004506:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004508:	3272      	adds	r2, #114	@ 0x72
 800450a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800450c:	680a      	ldr	r2, [r1, #0]
 800450e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004510:	2202      	movs	r2, #2
 8004512:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004514:	688a      	ldr	r2, [r1, #8]
 8004516:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004518:	4a0d      	ldr	r2, [pc, #52]	@ (8004550 <TIM_OC1_SetConfig+0x58>)
 800451a:	4290      	cmp	r0, r2
 800451c:	d005      	beq.n	800452a <TIM_OC1_SetConfig+0x32>
 800451e:	4a0d      	ldr	r2, [pc, #52]	@ (8004554 <TIM_OC1_SetConfig+0x5c>)
 8004520:	4290      	cmp	r0, r2
 8004522:	d002      	beq.n	800452a <TIM_OC1_SetConfig+0x32>
 8004524:	4a0c      	ldr	r2, [pc, #48]	@ (8004558 <TIM_OC1_SetConfig+0x60>)
 8004526:	4290      	cmp	r0, r2
 8004528:	d10b      	bne.n	8004542 <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800452a:	2208      	movs	r2, #8
 800452c:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800452e:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004530:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8004532:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8004534:	2204      	movs	r2, #4
 8004536:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004538:	4a08      	ldr	r2, [pc, #32]	@ (800455c <TIM_OC1_SetConfig+0x64>)
 800453a:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800453c:	694c      	ldr	r4, [r1, #20]
 800453e:	4334      	orrs	r4, r6
 8004540:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004542:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004544:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004546:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004548:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800454a:	6203      	str	r3, [r0, #32]
}
 800454c:	bd70      	pop	{r4, r5, r6, pc}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	40012c00 	.word	0x40012c00
 8004554:	40014400 	.word	0x40014400
 8004558:	40014800 	.word	0x40014800
 800455c:	fffffcff 	.word	0xfffffcff

08004560 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004560:	6a03      	ldr	r3, [r0, #32]
 8004562:	4a17      	ldr	r2, [pc, #92]	@ (80045c0 <TIM_OC3_SetConfig+0x60>)
{
 8004564:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004566:	4013      	ands	r3, r2
 8004568:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800456a:	2373      	movs	r3, #115	@ 0x73
  tmpccer = TIMx->CCER;
 800456c:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800456e:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8004570:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004572:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004574:	680b      	ldr	r3, [r1, #0]
 8004576:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004578:	4b12      	ldr	r3, [pc, #72]	@ (80045c4 <TIM_OC3_SetConfig+0x64>)
 800457a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800457c:	688b      	ldr	r3, [r1, #8]
 800457e:	021b      	lsls	r3, r3, #8
 8004580:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004582:	4d11      	ldr	r5, [pc, #68]	@ (80045c8 <TIM_OC3_SetConfig+0x68>)
 8004584:	42a8      	cmp	r0, r5
 8004586:	d10e      	bne.n	80045a6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004588:	4d10      	ldr	r5, [pc, #64]	@ (80045cc <TIM_OC3_SetConfig+0x6c>)
 800458a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800458c:	68cb      	ldr	r3, [r1, #12]
 800458e:	021b      	lsls	r3, r3, #8
 8004590:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004592:	4d0f      	ldr	r5, [pc, #60]	@ (80045d0 <TIM_OC3_SetConfig+0x70>)
 8004594:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004596:	4d0f      	ldr	r5, [pc, #60]	@ (80045d4 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004598:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800459a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800459c:	694a      	ldr	r2, [r1, #20]
 800459e:	4332      	orrs	r2, r6
 80045a0:	0112      	lsls	r2, r2, #4
 80045a2:	432a      	orrs	r2, r5
 80045a4:	e005      	b.n	80045b2 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a6:	4d0c      	ldr	r5, [pc, #48]	@ (80045d8 <TIM_OC3_SetConfig+0x78>)
 80045a8:	42a8      	cmp	r0, r5
 80045aa:	d0f4      	beq.n	8004596 <TIM_OC3_SetConfig+0x36>
 80045ac:	4d0b      	ldr	r5, [pc, #44]	@ (80045dc <TIM_OC3_SetConfig+0x7c>)
 80045ae:	42a8      	cmp	r0, r5
 80045b0:	d0f1      	beq.n	8004596 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045b2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045b4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80045b6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80045b8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ba:	6203      	str	r3, [r0, #32]
}
 80045bc:	bd70      	pop	{r4, r5, r6, pc}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	fffffeff 	.word	0xfffffeff
 80045c4:	fffffdff 	.word	0xfffffdff
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	fffff7ff 	.word	0xfffff7ff
 80045d0:	fffffbff 	.word	0xfffffbff
 80045d4:	ffffcfff 	.word	0xffffcfff
 80045d8:	40014400 	.word	0x40014400
 80045dc:	40014800 	.word	0x40014800

080045e0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045e0:	6a03      	ldr	r3, [r0, #32]
 80045e2:	4a12      	ldr	r2, [pc, #72]	@ (800462c <TIM_OC4_SetConfig+0x4c>)
{
 80045e4:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045e6:	4013      	ands	r3, r2
 80045e8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ea:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045ec:	4d10      	ldr	r5, [pc, #64]	@ (8004630 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 80045ee:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80045f0:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045f2:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045f4:	680d      	ldr	r5, [r1, #0]
 80045f6:	022d      	lsls	r5, r5, #8
 80045f8:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004634 <TIM_OC4_SetConfig+0x54>)
 80045fc:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045fe:	688a      	ldr	r2, [r1, #8]
 8004600:	0312      	lsls	r2, r2, #12
 8004602:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004604:	4c0c      	ldr	r4, [pc, #48]	@ (8004638 <TIM_OC4_SetConfig+0x58>)
 8004606:	42a0      	cmp	r0, r4
 8004608:	d005      	beq.n	8004616 <TIM_OC4_SetConfig+0x36>
 800460a:	4c0c      	ldr	r4, [pc, #48]	@ (800463c <TIM_OC4_SetConfig+0x5c>)
 800460c:	42a0      	cmp	r0, r4
 800460e:	d002      	beq.n	8004616 <TIM_OC4_SetConfig+0x36>
 8004610:	4c0b      	ldr	r4, [pc, #44]	@ (8004640 <TIM_OC4_SetConfig+0x60>)
 8004612:	42a0      	cmp	r0, r4
 8004614:	d104      	bne.n	8004620 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004616:	4c0b      	ldr	r4, [pc, #44]	@ (8004644 <TIM_OC4_SetConfig+0x64>)
 8004618:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800461a:	694b      	ldr	r3, [r1, #20]
 800461c:	019b      	lsls	r3, r3, #6
 800461e:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004620:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004622:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004624:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004626:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004628:	6202      	str	r2, [r0, #32]
}
 800462a:	bd30      	pop	{r4, r5, pc}
 800462c:	ffffefff 	.word	0xffffefff
 8004630:	ffff8cff 	.word	0xffff8cff
 8004634:	ffffdfff 	.word	0xffffdfff
 8004638:	40012c00 	.word	0x40012c00
 800463c:	40014400 	.word	0x40014400
 8004640:	40014800 	.word	0x40014800
 8004644:	ffffbfff 	.word	0xffffbfff

08004648 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004648:	2201      	movs	r2, #1
 800464a:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800464c:	2007      	movs	r0, #7
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800464e:	68d9      	ldr	r1, [r3, #12]
 8004650:	4311      	orrs	r1, r2
 8004652:	60d9      	str	r1, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004654:	6899      	ldr	r1, [r3, #8]
 8004656:	4001      	ands	r1, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004658:	2906      	cmp	r1, #6
 800465a:	d002      	beq.n	8004662 <HAL_TIM_Base_Start_IT+0x1a>
    __HAL_TIM_ENABLE(htim);
 800465c:	6819      	ldr	r1, [r3, #0]
 800465e:	430a      	orrs	r2, r1
 8004660:	601a      	str	r2, [r3, #0]
}
 8004662:	2000      	movs	r0, #0
 8004664:	4770      	bx	lr

08004666 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004666:	4770      	bx	lr

08004668 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8004668:	4770      	bx	lr

0800466a <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800466a:	4770      	bx	lr

0800466c <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 800466c:	4770      	bx	lr

0800466e <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800466e:	4770      	bx	lr

08004670 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004670:	2202      	movs	r2, #2
 8004672:	6803      	ldr	r3, [r0, #0]
{
 8004674:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004676:	6919      	ldr	r1, [r3, #16]
{
 8004678:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800467a:	4211      	tst	r1, r2
 800467c:	d00e      	beq.n	800469c <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800467e:	68d9      	ldr	r1, [r3, #12]
 8004680:	4211      	tst	r1, r2
 8004682:	d00b      	beq.n	800469c <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004684:	3a05      	subs	r2, #5
 8004686:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004688:	3204      	adds	r2, #4
 800468a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	079b      	lsls	r3, r3, #30
 8004690:	d100      	bne.n	8004694 <HAL_TIM_IRQHandler+0x24>
 8004692:	e079      	b.n	8004788 <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 8004694:	f7ff ffe9 	bl	800466a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004698:	2300      	movs	r3, #0
 800469a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800469c:	2204      	movs	r2, #4
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	6919      	ldr	r1, [r3, #16]
 80046a2:	4211      	tst	r1, r2
 80046a4:	d010      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x58>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046a6:	68d9      	ldr	r1, [r3, #12]
 80046a8:	4211      	tst	r1, r2
 80046aa:	d00d      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046ac:	3a09      	subs	r2, #9
 80046ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046b0:	3207      	adds	r2, #7
 80046b2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	23c0      	movs	r3, #192	@ 0xc0
 80046b8:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80046ba:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046bc:	421a      	tst	r2, r3
 80046be:	d069      	beq.n	8004794 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 80046c0:	f7ff ffd3 	bl	800466a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c4:	2300      	movs	r3, #0
 80046c6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046c8:	2208      	movs	r2, #8
 80046ca:	6823      	ldr	r3, [r4, #0]
 80046cc:	6919      	ldr	r1, [r3, #16]
 80046ce:	4211      	tst	r1, r2
 80046d0:	d00e      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x80>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80046d2:	68d9      	ldr	r1, [r3, #12]
 80046d4:	4211      	tst	r1, r2
 80046d6:	d00b      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046d8:	3a11      	subs	r2, #17
 80046da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046dc:	320d      	adds	r2, #13
 80046de:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046e0:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80046e2:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046e4:	079b      	lsls	r3, r3, #30
 80046e6:	d05b      	beq.n	80047a0 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 80046e8:	f7ff ffbf 	bl	800466a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ec:	2300      	movs	r3, #0
 80046ee:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046f0:	2210      	movs	r2, #16
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	6919      	ldr	r1, [r3, #16]
 80046f6:	4211      	tst	r1, r2
 80046f8:	d010      	beq.n	800471c <HAL_TIM_IRQHandler+0xac>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046fa:	68d9      	ldr	r1, [r3, #12]
 80046fc:	4211      	tst	r1, r2
 80046fe:	d00d      	beq.n	800471c <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004700:	3a21      	subs	r2, #33	@ 0x21
 8004702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004704:	3219      	adds	r2, #25
 8004706:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004708:	69da      	ldr	r2, [r3, #28]
 800470a:	23c0      	movs	r3, #192	@ 0xc0
 800470c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800470e:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004710:	421a      	tst	r2, r3
 8004712:	d04b      	beq.n	80047ac <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8004714:	f7ff ffa9 	bl	800466a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004718:	2300      	movs	r3, #0
 800471a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800471c:	2201      	movs	r2, #1
 800471e:	6823      	ldr	r3, [r4, #0]
 8004720:	6919      	ldr	r1, [r3, #16]
 8004722:	4211      	tst	r1, r2
 8004724:	d007      	beq.n	8004736 <HAL_TIM_IRQHandler+0xc6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004726:	68d9      	ldr	r1, [r3, #12]
 8004728:	4211      	tst	r1, r2
 800472a:	d004      	beq.n	8004736 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800472c:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 800472e:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004730:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004732:	f001 fcfb 	bl	800612c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004736:	2280      	movs	r2, #128	@ 0x80
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	6919      	ldr	r1, [r3, #16]
 800473c:	4211      	tst	r1, r2
 800473e:	d008      	beq.n	8004752 <HAL_TIM_IRQHandler+0xe2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004740:	68d9      	ldr	r1, [r3, #12]
 8004742:	4211      	tst	r1, r2
 8004744:	d005      	beq.n	8004752 <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004746:	3a02      	subs	r2, #2
 8004748:	3aff      	subs	r2, #255	@ 0xff
      HAL_TIMEx_BreakCallback(htim);
 800474a:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800474c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800474e:	f000 f9b1 	bl	8004ab4 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004752:	2240      	movs	r2, #64	@ 0x40
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	6919      	ldr	r1, [r3, #16]
 8004758:	4211      	tst	r1, r2
 800475a:	d007      	beq.n	800476c <HAL_TIM_IRQHandler+0xfc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800475c:	68d9      	ldr	r1, [r3, #12]
 800475e:	4211      	tst	r1, r2
 8004760:	d004      	beq.n	800476c <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004762:	3a81      	subs	r2, #129	@ 0x81
      HAL_TIM_TriggerCallback(htim);
 8004764:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004766:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004768:	f7ff ff81 	bl	800466e <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800476c:	2220      	movs	r2, #32
 800476e:	6823      	ldr	r3, [r4, #0]
 8004770:	6919      	ldr	r1, [r3, #16]
 8004772:	4211      	tst	r1, r2
 8004774:	d007      	beq.n	8004786 <HAL_TIM_IRQHandler+0x116>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004776:	68d9      	ldr	r1, [r3, #12]
 8004778:	4211      	tst	r1, r2
 800477a:	d004      	beq.n	8004786 <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800477c:	3a41      	subs	r2, #65	@ 0x41
      HAL_TIMEx_CommutCallback(htim);
 800477e:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004780:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004782:	f000 f996 	bl	8004ab2 <HAL_TIMEx_CommutCallback>
}
 8004786:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004788:	f7ff ff6e 	bl	8004668 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800478c:	0020      	movs	r0, r4
 800478e:	f7ff ff6d 	bl	800466c <HAL_TIM_PWM_PulseFinishedCallback>
 8004792:	e781      	b.n	8004698 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004794:	f7ff ff68 	bl	8004668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004798:	0020      	movs	r0, r4
 800479a:	f7ff ff67 	bl	800466c <HAL_TIM_PWM_PulseFinishedCallback>
 800479e:	e791      	b.n	80046c4 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a0:	f7ff ff62 	bl	8004668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047a4:	0020      	movs	r0, r4
 80047a6:	f7ff ff61 	bl	800466c <HAL_TIM_PWM_PulseFinishedCallback>
 80047aa:	e79f      	b.n	80046ec <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ac:	f7ff ff5c 	bl	8004668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b0:	0020      	movs	r0, r4
 80047b2:	f7ff ff5b 	bl	800466c <HAL_TIM_PWM_PulseFinishedCallback>
 80047b6:	e7af      	b.n	8004718 <HAL_TIM_IRQHandler+0xa8>

080047b8 <TIM_Base_SetConfig>:
{
 80047b8:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047ba:	4c18      	ldr	r4, [pc, #96]	@ (800481c <TIM_Base_SetConfig+0x64>)
  tmpcr1 = TIMx->CR1;
 80047bc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047be:	42a0      	cmp	r0, r4
 80047c0:	d00a      	beq.n	80047d8 <TIM_Base_SetConfig+0x20>
 80047c2:	4a17      	ldr	r2, [pc, #92]	@ (8004820 <TIM_Base_SetConfig+0x68>)
 80047c4:	4290      	cmp	r0, r2
 80047c6:	d007      	beq.n	80047d8 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047c8:	4a16      	ldr	r2, [pc, #88]	@ (8004824 <TIM_Base_SetConfig+0x6c>)
 80047ca:	4290      	cmp	r0, r2
 80047cc:	d109      	bne.n	80047e2 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80047ce:	4a16      	ldr	r2, [pc, #88]	@ (8004828 <TIM_Base_SetConfig+0x70>)
 80047d0:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047d2:	68cb      	ldr	r3, [r1, #12]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	e00a      	b.n	80047ee <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047d8:	2270      	movs	r2, #112	@ 0x70
 80047da:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80047dc:	684a      	ldr	r2, [r1, #4]
 80047de:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047e0:	e7f5      	b.n	80047ce <TIM_Base_SetConfig+0x16>
 80047e2:	4a12      	ldr	r2, [pc, #72]	@ (800482c <TIM_Base_SetConfig+0x74>)
 80047e4:	4290      	cmp	r0, r2
 80047e6:	d0f2      	beq.n	80047ce <TIM_Base_SetConfig+0x16>
 80047e8:	4a11      	ldr	r2, [pc, #68]	@ (8004830 <TIM_Base_SetConfig+0x78>)
 80047ea:	4290      	cmp	r0, r2
 80047ec:	d0ef      	beq.n	80047ce <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047ee:	2280      	movs	r2, #128	@ 0x80
 80047f0:	4393      	bics	r3, r2
 80047f2:	694a      	ldr	r2, [r1, #20]
 80047f4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80047f6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047f8:	688b      	ldr	r3, [r1, #8]
 80047fa:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80047fc:	680b      	ldr	r3, [r1, #0]
 80047fe:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004800:	42a0      	cmp	r0, r4
 8004802:	d005      	beq.n	8004810 <TIM_Base_SetConfig+0x58>
 8004804:	4b09      	ldr	r3, [pc, #36]	@ (800482c <TIM_Base_SetConfig+0x74>)
 8004806:	4298      	cmp	r0, r3
 8004808:	d002      	beq.n	8004810 <TIM_Base_SetConfig+0x58>
 800480a:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <TIM_Base_SetConfig+0x78>)
 800480c:	4298      	cmp	r0, r3
 800480e:	d101      	bne.n	8004814 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 8004810:	690b      	ldr	r3, [r1, #16]
 8004812:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004814:	2301      	movs	r3, #1
 8004816:	6143      	str	r3, [r0, #20]
}
 8004818:	bd10      	pop	{r4, pc}
 800481a:	46c0      	nop			@ (mov r8, r8)
 800481c:	40012c00 	.word	0x40012c00
 8004820:	40000400 	.word	0x40000400
 8004824:	40002000 	.word	0x40002000
 8004828:	fffffcff 	.word	0xfffffcff
 800482c:	40014400 	.word	0x40014400
 8004830:	40014800 	.word	0x40014800

08004834 <HAL_TIM_Base_Init>:
{
 8004834:	b570      	push	{r4, r5, r6, lr}
 8004836:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004838:	2001      	movs	r0, #1
  if (htim == NULL)
 800483a:	2c00      	cmp	r4, #0
 800483c:	d014      	beq.n	8004868 <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 800483e:	0025      	movs	r5, r4
 8004840:	353d      	adds	r5, #61	@ 0x3d
 8004842:	782b      	ldrb	r3, [r5, #0]
 8004844:	b2da      	uxtb	r2, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d105      	bne.n	8004856 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800484a:	0023      	movs	r3, r4
 800484c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800484e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004850:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8004852:	f7fe fd27 	bl	80032a4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004856:	2302      	movs	r3, #2
 8004858:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800485a:	6820      	ldr	r0, [r4, #0]
 800485c:	1d21      	adds	r1, r4, #4
 800485e:	f7ff ffab 	bl	80047b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004862:	2301      	movs	r3, #1
  return HAL_OK;
 8004864:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004866:	702b      	strb	r3, [r5, #0]
}
 8004868:	bd70      	pop	{r4, r5, r6, pc}

0800486a <HAL_TIM_PWM_Init>:
{
 800486a:	b570      	push	{r4, r5, r6, lr}
 800486c:	0004      	movs	r4, r0
    return HAL_ERROR;
 800486e:	2001      	movs	r0, #1
  if (htim == NULL)
 8004870:	2c00      	cmp	r4, #0
 8004872:	d014      	beq.n	800489e <HAL_TIM_PWM_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004874:	0025      	movs	r5, r4
 8004876:	353d      	adds	r5, #61	@ 0x3d
 8004878:	782b      	ldrb	r3, [r5, #0]
 800487a:	b2da      	uxtb	r2, r3
 800487c:	2b00      	cmp	r3, #0
 800487e:	d105      	bne.n	800488c <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8004880:	0023      	movs	r3, r4
 8004882:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004884:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004886:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8004888:	f7ff feed 	bl	8004666 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	2302      	movs	r3, #2
 800488e:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004890:	6820      	ldr	r0, [r4, #0]
 8004892:	1d21      	adds	r1, r4, #4
 8004894:	f7ff ff90 	bl	80047b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004898:	2301      	movs	r3, #1
  return HAL_OK;
 800489a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800489c:	702b      	strb	r3, [r5, #0]
}
 800489e:	bd70      	pop	{r4, r5, r6, pc}

080048a0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a0:	2210      	movs	r2, #16
 80048a2:	6a03      	ldr	r3, [r0, #32]
{
 80048a4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a6:	4393      	bics	r3, r2
 80048a8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80048aa:	6a05      	ldr	r5, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048ac:	4c15      	ldr	r4, [pc, #84]	@ (8004904 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 80048ae:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80048b0:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048b2:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048b4:	680c      	ldr	r4, [r1, #0]
 80048b6:	0224      	lsls	r4, r4, #8
 80048b8:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 80048ba:	2320      	movs	r3, #32
 80048bc:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048be:	688b      	ldr	r3, [r1, #8]
 80048c0:	011b      	lsls	r3, r3, #4
 80048c2:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048c4:	4d10      	ldr	r5, [pc, #64]	@ (8004908 <TIM_OC2_SetConfig+0x68>)
 80048c6:	42a8      	cmp	r0, r5
 80048c8:	d10f      	bne.n	80048ea <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80048ca:	2580      	movs	r5, #128	@ 0x80
 80048cc:	43ab      	bics	r3, r5
 80048ce:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048d0:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d2:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d8:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048da:	4d0c      	ldr	r5, [pc, #48]	@ (800490c <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048dc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048de:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048e0:	694a      	ldr	r2, [r1, #20]
 80048e2:	4332      	orrs	r2, r6
 80048e4:	0092      	lsls	r2, r2, #2
 80048e6:	432a      	orrs	r2, r5
 80048e8:	e005      	b.n	80048f6 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ea:	4d09      	ldr	r5, [pc, #36]	@ (8004910 <TIM_OC2_SetConfig+0x70>)
 80048ec:	42a8      	cmp	r0, r5
 80048ee:	d0f4      	beq.n	80048da <TIM_OC2_SetConfig+0x3a>
 80048f0:	4d08      	ldr	r5, [pc, #32]	@ (8004914 <TIM_OC2_SetConfig+0x74>)
 80048f2:	42a8      	cmp	r0, r5
 80048f4:	d0f1      	beq.n	80048da <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 80048f6:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80048f8:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80048fa:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80048fc:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80048fe:	6203      	str	r3, [r0, #32]
}
 8004900:	bd70      	pop	{r4, r5, r6, pc}
 8004902:	46c0      	nop			@ (mov r8, r8)
 8004904:	ffff8cff 	.word	0xffff8cff
 8004908:	40012c00 	.word	0x40012c00
 800490c:	fffff3ff 	.word	0xfffff3ff
 8004910:	40014400 	.word	0x40014400
 8004914:	40014800 	.word	0x40014800

08004918 <HAL_TIM_PWM_ConfigChannel>:
{
 8004918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800491a:	0007      	movs	r7, r0
{
 800491c:	0015      	movs	r5, r2
 800491e:	2202      	movs	r2, #2
  __HAL_LOCK(htim);
 8004920:	373c      	adds	r7, #60	@ 0x3c
{
 8004922:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8004924:	7839      	ldrb	r1, [r7, #0]
{
 8004926:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004928:	0010      	movs	r0, r2
 800492a:	2901      	cmp	r1, #1
 800492c:	d011      	beq.n	8004952 <HAL_TIM_PWM_ConfigChannel+0x3a>
 800492e:	2101      	movs	r1, #1
 8004930:	7039      	strb	r1, [r7, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004932:	0019      	movs	r1, r3
 8004934:	313d      	adds	r1, #61	@ 0x3d
 8004936:	9101      	str	r1, [sp, #4]
 8004938:	700a      	strb	r2, [r1, #0]
  switch (Channel)
 800493a:	2d08      	cmp	r5, #8
 800493c:	d044      	beq.n	80049c8 <HAL_TIM_PWM_ConfigChannel+0xb0>
 800493e:	d809      	bhi.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x3c>
 8004940:	2d00      	cmp	r5, #0
 8004942:	d01d      	beq.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x68>
 8004944:	2d04      	cmp	r5, #4
 8004946:	d02d      	beq.n	80049a4 <HAL_TIM_PWM_ConfigChannel+0x8c>
  htim->State = HAL_TIM_STATE_READY;
 8004948:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800494a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800494c:	9a01      	ldr	r2, [sp, #4]
 800494e:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(htim);
 8004950:	7038      	strb	r0, [r7, #0]
}
 8004952:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8004954:	2d0c      	cmp	r5, #12
 8004956:	d1f7      	bne.n	8004948 <HAL_TIM_PWM_ConfigChannel+0x30>
    TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004958:	681d      	ldr	r5, [r3, #0]
 800495a:	0021      	movs	r1, r4
 800495c:	0028      	movs	r0, r5
 800495e:	f7ff fe3f 	bl	80045e0 <TIM_OC4_SetConfig>
    htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004962:	2380      	movs	r3, #128	@ 0x80
 8004964:	69ea      	ldr	r2, [r5, #28]
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	4313      	orrs	r3, r2
 800496a:	61eb      	str	r3, [r5, #28]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800496c:	69eb      	ldr	r3, [r5, #28]
 800496e:	4a1f      	ldr	r2, [pc, #124]	@ (80049ec <HAL_TIM_PWM_ConfigChannel+0xd4>)
 8004970:	4013      	ands	r3, r2
 8004972:	61eb      	str	r3, [r5, #28]
    htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004974:	6923      	ldr	r3, [r4, #16]
 8004976:	69ea      	ldr	r2, [r5, #28]
 8004978:	021b      	lsls	r3, r3, #8
 800497a:	4313      	orrs	r3, r2
 800497c:	61eb      	str	r3, [r5, #28]
    break;
 800497e:	e7e3      	b.n	8004948 <HAL_TIM_PWM_ConfigChannel+0x30>
    TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004980:	681d      	ldr	r5, [r3, #0]
 8004982:	0021      	movs	r1, r4
 8004984:	0028      	movs	r0, r5
 8004986:	f7ff fdb7 	bl	80044f8 <TIM_OC1_SetConfig>
    htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800498a:	2308      	movs	r3, #8
 800498c:	69aa      	ldr	r2, [r5, #24]
 800498e:	4313      	orrs	r3, r2
    htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004990:	2204      	movs	r2, #4
    htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004992:	61ab      	str	r3, [r5, #24]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004994:	69ab      	ldr	r3, [r5, #24]
 8004996:	4393      	bics	r3, r2
 8004998:	61ab      	str	r3, [r5, #24]
    htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800499a:	69ab      	ldr	r3, [r5, #24]
 800499c:	6922      	ldr	r2, [r4, #16]
    htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800499e:	4313      	orrs	r3, r2
 80049a0:	61ab      	str	r3, [r5, #24]
    break;
 80049a2:	e7d1      	b.n	8004948 <HAL_TIM_PWM_ConfigChannel+0x30>
    TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049a4:	681d      	ldr	r5, [r3, #0]
 80049a6:	0021      	movs	r1, r4
 80049a8:	0028      	movs	r0, r5
 80049aa:	f7ff ff79 	bl	80048a0 <TIM_OC2_SetConfig>
    htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049ae:	2380      	movs	r3, #128	@ 0x80
 80049b0:	69aa      	ldr	r2, [r5, #24]
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	4313      	orrs	r3, r2
 80049b6:	61ab      	str	r3, [r5, #24]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049b8:	69ab      	ldr	r3, [r5, #24]
 80049ba:	4a0c      	ldr	r2, [pc, #48]	@ (80049ec <HAL_TIM_PWM_ConfigChannel+0xd4>)
 80049bc:	4013      	ands	r3, r2
 80049be:	61ab      	str	r3, [r5, #24]
    htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049c0:	6923      	ldr	r3, [r4, #16]
 80049c2:	69aa      	ldr	r2, [r5, #24]
 80049c4:	021b      	lsls	r3, r3, #8
 80049c6:	e7ea      	b.n	800499e <HAL_TIM_PWM_ConfigChannel+0x86>
    TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049c8:	681e      	ldr	r6, [r3, #0]
 80049ca:	0021      	movs	r1, r4
 80049cc:	0030      	movs	r0, r6
 80049ce:	f7ff fdc7 	bl	8004560 <TIM_OC3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049d2:	2204      	movs	r2, #4
    htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049d4:	69f3      	ldr	r3, [r6, #28]
 80049d6:	431d      	orrs	r5, r3
 80049d8:	61f5      	str	r5, [r6, #28]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049da:	69f3      	ldr	r3, [r6, #28]
 80049dc:	4393      	bics	r3, r2
 80049de:	61f3      	str	r3, [r6, #28]
    htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049e0:	69f3      	ldr	r3, [r6, #28]
 80049e2:	6922      	ldr	r2, [r4, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61f3      	str	r3, [r6, #28]
    break;
 80049e8:	e7ae      	b.n	8004948 <HAL_TIM_PWM_ConfigChannel+0x30>
 80049ea:	46c0      	nop			@ (mov r8, r8)
 80049ec:	fffffbff 	.word	0xfffffbff

080049f0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049f0:	231f      	movs	r3, #31
{
 80049f2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049f4:	2401      	movs	r4, #1
 80049f6:	4019      	ands	r1, r3
 80049f8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049fa:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80049fc:	6a03      	ldr	r3, [r0, #32]
 80049fe:	43a3      	bics	r3, r4
 8004a00:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a02:	6a03      	ldr	r3, [r0, #32]
 8004a04:	431a      	orrs	r2, r3
 8004a06:	6202      	str	r2, [r0, #32]
}
 8004a08:	bd10      	pop	{r4, pc}
	...

08004a0c <HAL_TIM_OC_Start>:
{
 8004a0c:	b510      	push	{r4, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a0e:	6804      	ldr	r4, [r0, #0]
 8004a10:	2201      	movs	r2, #1
 8004a12:	0020      	movs	r0, r4
 8004a14:	f7ff ffec 	bl	80049f0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a18:	4b0c      	ldr	r3, [pc, #48]	@ (8004a4c <HAL_TIM_OC_Start+0x40>)
 8004a1a:	429c      	cmp	r4, r3
 8004a1c:	d005      	beq.n	8004a2a <HAL_TIM_OC_Start+0x1e>
 8004a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a50 <HAL_TIM_OC_Start+0x44>)
 8004a20:	429c      	cmp	r4, r3
 8004a22:	d002      	beq.n	8004a2a <HAL_TIM_OC_Start+0x1e>
 8004a24:	4b0b      	ldr	r3, [pc, #44]	@ (8004a54 <HAL_TIM_OC_Start+0x48>)
 8004a26:	429c      	cmp	r4, r3
 8004a28:	d104      	bne.n	8004a34 <HAL_TIM_OC_Start+0x28>
    __HAL_TIM_MOE_ENABLE(htim);
 8004a2a:	2380      	movs	r3, #128	@ 0x80
 8004a2c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004a2e:	021b      	lsls	r3, r3, #8
 8004a30:	4313      	orrs	r3, r2
 8004a32:	6463      	str	r3, [r4, #68]	@ 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a34:	2207      	movs	r2, #7
 8004a36:	68a3      	ldr	r3, [r4, #8]
 8004a38:	4013      	ands	r3, r2
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a3a:	2b06      	cmp	r3, #6
 8004a3c:	d003      	beq.n	8004a46 <HAL_TIM_OC_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 8004a3e:	2301      	movs	r3, #1
 8004a40:	6822      	ldr	r2, [r4, #0]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	6023      	str	r3, [r4, #0]
}
 8004a46:	2000      	movs	r0, #0
 8004a48:	bd10      	pop	{r4, pc}
 8004a4a:	46c0      	nop			@ (mov r8, r8)
 8004a4c:	40012c00 	.word	0x40012c00
 8004a50:	40014400 	.word	0x40014400
 8004a54:	40014800 	.word	0x40014800

08004a58 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004a58:	b510      	push	{r4, lr}
 8004a5a:	f7ff ffd7 	bl	8004a0c <HAL_TIM_OC_Start>
 8004a5e:	2000      	movs	r0, #0
 8004a60:	bd10      	pop	{r4, pc}

08004a62 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a62:	231f      	movs	r3, #31
{
 8004a64:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a66:	2404      	movs	r4, #4
 8004a68:	4019      	ands	r1, r3
 8004a6a:	408c      	lsls	r4, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a6c:	408a      	lsls	r2, r1
  TIMx->CCER &=  ~tmp;
 8004a6e:	6a03      	ldr	r3, [r0, #32]
 8004a70:	43a3      	bics	r3, r4
 8004a72:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a74:	6a03      	ldr	r3, [r0, #32]
 8004a76:	431a      	orrs	r2, r3
 8004a78:	6202      	str	r2, [r0, #32]
}
 8004a7a:	bd10      	pop	{r4, pc}

08004a7c <HAL_TIMEx_OCN_Start>:
{
 8004a7c:	b510      	push	{r4, lr}
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004a7e:	6804      	ldr	r4, [r0, #0]
 8004a80:	2204      	movs	r2, #4
 8004a82:	0020      	movs	r0, r4
 8004a84:	f7ff ffed 	bl	8004a62 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8004a88:	2380      	movs	r3, #128	@ 0x80
 8004a8a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	4313      	orrs	r3, r2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a90:	2207      	movs	r2, #7
  __HAL_TIM_MOE_ENABLE(htim);
 8004a92:	6463      	str	r3, [r4, #68]	@ 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a94:	68a3      	ldr	r3, [r4, #8]
 8004a96:	4013      	ands	r3, r2
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a98:	2b06      	cmp	r3, #6
 8004a9a:	d003      	beq.n	8004aa4 <HAL_TIMEx_OCN_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	6822      	ldr	r2, [r4, #0]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	6023      	str	r3, [r4, #0]
}
 8004aa4:	2000      	movs	r0, #0
 8004aa6:	bd10      	pop	{r4, pc}

08004aa8 <HAL_TIMEx_PWMN_Start>:
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004aa8:	b510      	push	{r4, lr}
 8004aaa:	f7ff ffe7 	bl	8004a7c <HAL_TIMEx_OCN_Start>
 8004aae:	2000      	movs	r0, #0
 8004ab0:	bd10      	pop	{r4, pc}

08004ab2 <HAL_TIMEx_CommutCallback>:
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_TIMEx_BreakCallback>:
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8004ab4:	4770      	bx	lr
	...

08004ab8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ab8:	b570      	push	{r4, r5, r6, lr}
 8004aba:	0004      	movs	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004abc:	6803      	ldr	r3, [r0, #0]
 8004abe:	492e      	ldr	r1, [pc, #184]	@ (8004b78 <UART_SetConfig+0xc0>)
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	2519      	movs	r5, #25
 8004ac4:	400a      	ands	r2, r1
 8004ac6:	68c1      	ldr	r1, [r0, #12]
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	611a      	str	r2, [r3, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

#if defined(USART_CR3_OVER8)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004acc:	6882      	ldr	r2, [r0, #8]
 8004ace:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8004ad0:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ad2:	4302      	orrs	r2, r0
 8004ad4:	6960      	ldr	r0, [r4, #20]
 8004ad6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8004ad8:	4828      	ldr	r0, [pc, #160]	@ (8004b7c <UART_SetConfig+0xc4>)
 8004ada:	4001      	ands	r1, r0
 8004adc:	430a      	orrs	r2, r1
 8004ade:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE),
             tmpreg);

  tmpreg = (uint32_t) huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR3,
 8004ae0:	695a      	ldr	r2, [r3, #20]
 8004ae2:	4827      	ldr	r0, [pc, #156]	@ (8004b80 <UART_SetConfig+0xc8>)
  tmpreg = (uint32_t) huart->Init.OverSampling;
 8004ae4:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR3,
 8004ae6:	4002      	ands	r2, r0
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	615a      	str	r2, [r3, #20]
             tmpreg);
#endif /* USART_CR3_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004aec:	695a      	ldr	r2, [r3, #20]
 8004aee:	4825      	ldr	r0, [pc, #148]	@ (8004b84 <UART_SetConfig+0xcc>)
 8004af0:	4002      	ands	r2, r0
 8004af2:	69a0      	ldr	r0, [r4, #24]
 8004af4:	4302      	orrs	r2, r0
 8004af6:	615a      	str	r2, [r3, #20]

#if defined(USART_CR3_OVER8)
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004af8:	2380      	movs	r3, #128	@ 0x80
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	4299      	cmp	r1, r3
 8004afe:	d120      	bne.n	8004b42 <UART_SetConfig+0x8a>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b00:	f7ff fce6 	bl	80044d0 <HAL_RCC_GetPCLK1Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b04:	6861      	ldr	r1, [r4, #4]
 8004b06:	4368      	muls	r0, r5
 8004b08:	0049      	lsls	r1, r1, #1
 8004b0a:	f7fb faf5 	bl	80000f8 <__udivsi3>
 8004b0e:	2164      	movs	r1, #100	@ 0x64
 8004b10:	0006      	movs	r6, r0
 8004b12:	f7fb fb77 	bl	8000204 <__aeabi_uidivmod>
 8004b16:	00c8      	lsls	r0, r1, #3
 8004b18:	3032      	adds	r0, #50	@ 0x32
 8004b1a:	2164      	movs	r1, #100	@ 0x64
 8004b1c:	f7fb faec 	bl	80000f8 <__udivsi3>
 8004b20:	2164      	movs	r1, #100	@ 0x64
 8004b22:	0005      	movs	r5, r0
 8004b24:	0030      	movs	r0, r6
 8004b26:	f7fb fae7 	bl	80000f8 <__udivsi3>
 8004b2a:	2307      	movs	r3, #7
 8004b2c:	0100      	lsls	r0, r0, #4
 8004b2e:	402b      	ands	r3, r5
 8004b30:	18c0      	adds	r0, r0, r3
 8004b32:	23f8      	movs	r3, #248	@ 0xf8
 8004b34:	006d      	lsls	r5, r5, #1
 8004b36:	005b      	lsls	r3, r3, #1
 8004b38:	6824      	ldr	r4, [r4, #0]
 8004b3a:	401d      	ands	r5, r3
 8004b3c:	1945      	adds	r5, r0, r5
 8004b3e:	60a5      	str	r5, [r4, #8]

  pclk = HAL_RCC_GetPCLK1Freq();
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);

#endif /* USART_CR3_OVER8 */
}
 8004b40:	bd70      	pop	{r4, r5, r6, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b42:	f7ff fcc5 	bl	80044d0 <HAL_RCC_GetPCLK1Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b46:	6861      	ldr	r1, [r4, #4]
 8004b48:	4368      	muls	r0, r5
 8004b4a:	0089      	lsls	r1, r1, #2
 8004b4c:	f7fb fad4 	bl	80000f8 <__udivsi3>
 8004b50:	2164      	movs	r1, #100	@ 0x64
 8004b52:	0005      	movs	r5, r0
 8004b54:	f7fb fb56 	bl	8000204 <__aeabi_uidivmod>
 8004b58:	0108      	lsls	r0, r1, #4
 8004b5a:	3032      	adds	r0, #50	@ 0x32
 8004b5c:	2164      	movs	r1, #100	@ 0x64
 8004b5e:	f7fb facb 	bl	80000f8 <__udivsi3>
 8004b62:	6826      	ldr	r6, [r4, #0]
 8004b64:	2164      	movs	r1, #100	@ 0x64
 8004b66:	0004      	movs	r4, r0
 8004b68:	0028      	movs	r0, r5
 8004b6a:	f7fb fac5 	bl	80000f8 <__udivsi3>
 8004b6e:	0100      	lsls	r0, r0, #4
 8004b70:	1824      	adds	r4, r4, r0
 8004b72:	60b4      	str	r4, [r6, #8]
}
 8004b74:	e7e4      	b.n	8004b40 <UART_SetConfig+0x88>
 8004b76:	46c0      	nop			@ (mov r8, r8)
 8004b78:	ffffdfff 	.word	0xffffdfff
 8004b7c:	ffffe9f3 	.word	0xffffe9f3
 8004b80:	fffff7ff 	.word	0xfffff7ff
 8004b84:	fffffcff 	.word	0xfffffcff

08004b88 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8004b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8a:	0004      	movs	r4, r0
 8004b8c:	000e      	movs	r6, r1
 8004b8e:	0017      	movs	r7, r2
 8004b90:	001d      	movs	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b92:	6822      	ldr	r2, [r4, #0]
 8004b94:	6813      	ldr	r3, [r2, #0]
 8004b96:	4033      	ands	r3, r6
 8004b98:	429e      	cmp	r6, r3
 8004b9a:	d101      	bne.n	8004ba0 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	e016      	b.n	8004bce <UART_WaitOnFlagUntilTimeout.constprop.0+0x46>
    if (Timeout != HAL_MAX_DELAY)
 8004ba0:	1c6b      	adds	r3, r5, #1
 8004ba2:	d0f7      	beq.n	8004b94 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ba4:	2d00      	cmp	r5, #0
 8004ba6:	d113      	bne.n	8004bd0 <UART_WaitOnFlagUntilTimeout.constprop.0+0x48>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ba8:	6823      	ldr	r3, [r4, #0]
 8004baa:	490c      	ldr	r1, [pc, #48]	@ (8004bdc <UART_WaitOnFlagUntilTimeout.constprop.0+0x54>)
 8004bac:	68da      	ldr	r2, [r3, #12]
        __HAL_UNLOCK(huart);
 8004bae:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bb0:	400a      	ands	r2, r1
 8004bb2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb4:	695a      	ldr	r2, [r3, #20]
 8004bb6:	31a3      	adds	r1, #163	@ 0xa3
 8004bb8:	31ff      	adds	r1, #255	@ 0xff
 8004bba:	438a      	bics	r2, r1
 8004bbc:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8004bbe:	0022      	movs	r2, r4
 8004bc0:	2320      	movs	r3, #32
 8004bc2:	3245      	adds	r2, #69	@ 0x45
 8004bc4:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8004bc6:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8004bc8:	2300      	movs	r3, #0
 8004bca:	3444      	adds	r4, #68	@ 0x44
 8004bcc:	7023      	strb	r3, [r4, #0]
}
 8004bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bd0:	f7fe ff7c 	bl	8003acc <HAL_GetTick>
 8004bd4:	1bc0      	subs	r0, r0, r7
 8004bd6:	4285      	cmp	r5, r0
 8004bd8:	d2db      	bcs.n	8004b92 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 8004bda:	e7e5      	b.n	8004ba8 <UART_WaitOnFlagUntilTimeout.constprop.0+0x20>
 8004bdc:	fffffe5f 	.word	0xfffffe5f

08004be0 <HAL_UART_MspInit>:
}
 8004be0:	4770      	bx	lr
	...

08004be4 <HAL_UART_Init>:
{
 8004be4:	b570      	push	{r4, r5, r6, lr}
 8004be6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004be8:	2001      	movs	r0, #1
  if (huart == NULL)
 8004bea:	2c00      	cmp	r4, #0
 8004bec:	d03e      	beq.n	8004c6c <HAL_UART_Init+0x88>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004bee:	0025      	movs	r5, r4
 8004bf0:	3545      	adds	r5, #69	@ 0x45
 8004bf2:	782b      	ldrb	r3, [r5, #0]
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d105      	bne.n	8004c06 <HAL_UART_Init+0x22>
    huart->Lock = HAL_UNLOCKED;
 8004bfa:	0023      	movs	r3, r4
 8004bfc:	3344      	adds	r3, #68	@ 0x44
    HAL_UART_MspInit(huart);
 8004bfe:	0020      	movs	r0, r4
    huart->Lock = HAL_UNLOCKED;
 8004c00:	701a      	strb	r2, [r3, #0]
    HAL_UART_MspInit(huart);
 8004c02:	f7ff ffed 	bl	8004be0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8004c06:	2324      	movs	r3, #36	@ 0x24
 8004c08:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004c0a:	6822      	ldr	r2, [r4, #0]
 8004c0c:	4918      	ldr	r1, [pc, #96]	@ (8004c70 <HAL_UART_Init+0x8c>)
 8004c0e:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8004c10:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8004c12:	400b      	ands	r3, r1
 8004c14:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8004c16:	f7ff ff4f 	bl	8004ab8 <UART_SetConfig>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c1a:	6a22      	ldr	r2, [r4, #32]
  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c1c:	6823      	ldr	r3, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c1e:	2a00      	cmp	r2, #0
 8004c20:	d011      	beq.n	8004c46 <HAL_UART_Init+0x62>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c22:	0652      	lsls	r2, r2, #25
 8004c24:	d50f      	bpl.n	8004c46 <HAL_UART_Init+0x62>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c26:	695a      	ldr	r2, [r3, #20]
 8004c28:	4812      	ldr	r0, [pc, #72]	@ (8004c74 <HAL_UART_Init+0x90>)
 8004c2a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004c2c:	4002      	ands	r2, r0
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	615a      	str	r2, [r3, #20]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c32:	2280      	movs	r2, #128	@ 0x80
 8004c34:	0152      	lsls	r2, r2, #5
 8004c36:	4291      	cmp	r1, r2
 8004c38:	d105      	bne.n	8004c46 <HAL_UART_Init+0x62>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR3, USART_CR3_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c3a:	695a      	ldr	r2, [r3, #20]
 8004c3c:	490e      	ldr	r1, [pc, #56]	@ (8004c78 <HAL_UART_Init+0x94>)
 8004c3e:	400a      	ands	r2, r1
 8004c40:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004c42:	430a      	orrs	r2, r1
 8004c44:	615a      	str	r2, [r3, #20]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004c46:	691a      	ldr	r2, [r3, #16]
 8004c48:	490c      	ldr	r1, [pc, #48]	@ (8004c7c <HAL_UART_Init+0x98>)
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4a:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004c4c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004c4e:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004c50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004c52:	695a      	ldr	r2, [r3, #20]
 8004c54:	438a      	bics	r2, r1
 8004c56:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8004c58:	2280      	movs	r2, #128	@ 0x80
 8004c5a:	68d9      	ldr	r1, [r3, #12]
 8004c5c:	0192      	lsls	r2, r2, #6
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004c62:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c64:	64a0      	str	r0, [r4, #72]	@ 0x48
  huart->RxState = HAL_UART_STATE_READY;
 8004c66:	3446      	adds	r4, #70	@ 0x46
  huart->gState = HAL_UART_STATE_READY;
 8004c68:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8004c6a:	7023      	strb	r3, [r4, #0]
}
 8004c6c:	bd70      	pop	{r4, r5, r6, pc}
 8004c6e:	46c0      	nop			@ (mov r8, r8)
 8004c70:	ffffdfff 	.word	0xffffdfff
 8004c74:	ffffefff 	.word	0xffffefff
 8004c78:	ffff9fff 	.word	0xffff9fff
 8004c7c:	fffff7ff 	.word	0xfffff7ff

08004c80 <HAL_UART_Transmit>:
{
 8004c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c82:	b085      	sub	sp, #20
 8004c84:	9303      	str	r3, [sp, #12]
  if (huart->gState == HAL_UART_STATE_READY)
 8004c86:	0003      	movs	r3, r0
 8004c88:	3345      	adds	r3, #69	@ 0x45
 8004c8a:	9301      	str	r3, [sp, #4]
 8004c8c:	781b      	ldrb	r3, [r3, #0]
{
 8004c8e:	0004      	movs	r4, r0
 8004c90:	000d      	movs	r5, r1
 8004c92:	0017      	movs	r7, r2
    __HAL_LOCK(huart);
 8004c94:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8004c96:	2b20      	cmp	r3, #32
 8004c98:	d144      	bne.n	8004d24 <HAL_UART_Transmit+0xa4>
      return  HAL_ERROR;
 8004c9a:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8004c9c:	2900      	cmp	r1, #0
 8004c9e:	d041      	beq.n	8004d24 <HAL_UART_Transmit+0xa4>
 8004ca0:	2a00      	cmp	r2, #0
 8004ca2:	d03f      	beq.n	8004d24 <HAL_UART_Transmit+0xa4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ca4:	2380      	movs	r3, #128	@ 0x80
 8004ca6:	68a2      	ldr	r2, [r4, #8]
 8004ca8:	015b      	lsls	r3, r3, #5
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d104      	bne.n	8004cb8 <HAL_UART_Transmit+0x38>
 8004cae:	6923      	ldr	r3, [r4, #16]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <HAL_UART_Transmit+0x38>
      if ((((uint32_t)pData) & 1U) != 0U)
 8004cb4:	4201      	tst	r1, r0
 8004cb6:	d135      	bne.n	8004d24 <HAL_UART_Transmit+0xa4>
    __HAL_LOCK(huart);
 8004cb8:	0023      	movs	r3, r4
 8004cba:	3344      	adds	r3, #68	@ 0x44
 8004cbc:	781a      	ldrb	r2, [r3, #0]
 8004cbe:	2002      	movs	r0, #2
 8004cc0:	2a01      	cmp	r2, #1
 8004cc2:	d02f      	beq.n	8004d24 <HAL_UART_Transmit+0xa4>
 8004cc4:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc6:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 8004cc8:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cca:	2321      	movs	r3, #33	@ 0x21
 8004ccc:	9a01      	ldr	r2, [sp, #4]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cce:	64a6      	str	r6, [r4, #72]	@ 0x48
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cd0:	7013      	strb	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004cd2:	f7fe fefb 	bl	8003acc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cd6:	2380      	movs	r3, #128	@ 0x80
 8004cd8:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8004cda:	9002      	str	r0, [sp, #8]
    huart->TxXferSize = Size;
 8004cdc:	8627      	strh	r7, [r4, #48]	@ 0x30
    huart->TxXferCount = Size;
 8004cde:	8667      	strh	r7, [r4, #50]	@ 0x32
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ce0:	015b      	lsls	r3, r3, #5
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d104      	bne.n	8004cf0 <HAL_UART_Transmit+0x70>
 8004ce6:	6923      	ldr	r3, [r4, #16]
 8004ce8:	42b3      	cmp	r3, r6
 8004cea:	d101      	bne.n	8004cf0 <HAL_UART_Transmit+0x70>
      pdata16bits = (uint16_t *) pData;
 8004cec:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8004cee:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8004cf0:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10d      	bne.n	8004d12 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cf6:	2140      	movs	r1, #64	@ 0x40
 8004cf8:	0020      	movs	r0, r4
 8004cfa:	9b03      	ldr	r3, [sp, #12]
 8004cfc:	9a02      	ldr	r2, [sp, #8]
 8004cfe:	f7ff ff43 	bl	8004b88 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8004d02:	2800      	cmp	r0, #0
 8004d04:	d10d      	bne.n	8004d22 <HAL_UART_Transmit+0xa2>
    huart->gState = HAL_UART_STATE_READY;
 8004d06:	2320      	movs	r3, #32
 8004d08:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8004d0a:	3444      	adds	r4, #68	@ 0x44
    huart->gState = HAL_UART_STATE_READY;
 8004d0c:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(huart);
 8004d0e:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8004d10:	e008      	b.n	8004d24 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d12:	2180      	movs	r1, #128	@ 0x80
 8004d14:	0020      	movs	r0, r4
 8004d16:	9b03      	ldr	r3, [sp, #12]
 8004d18:	9a02      	ldr	r2, [sp, #8]
 8004d1a:	f7ff ff35 	bl	8004b88 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_UART_Transmit+0xa8>
        return HAL_TIMEOUT;
 8004d22:	2003      	movs	r0, #3
}
 8004d24:	b005      	add	sp, #20
 8004d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d28:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8004d2a:	2d00      	cmp	r5, #0
 8004d2c:	d109      	bne.n	8004d42 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d2e:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8004d30:	3602      	adds	r6, #2
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d32:	05db      	lsls	r3, r3, #23
 8004d34:	0ddb      	lsrs	r3, r3, #23
 8004d36:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8004d38:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	8663      	strh	r3, [r4, #50]	@ 0x32
 8004d40:	e7d6      	b.n	8004cf0 <HAL_UART_Transmit+0x70>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d42:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8004d44:	3501      	adds	r5, #1
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d46:	6053      	str	r3, [r2, #4]
        pdata8bits++;
 8004d48:	e7f6      	b.n	8004d38 <HAL_UART_Transmit+0xb8>

08004d4a <HAL_UART_Receive>:
{
 8004d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d4c:	b085      	sub	sp, #20
 8004d4e:	9303      	str	r3, [sp, #12]
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d50:	0003      	movs	r3, r0
 8004d52:	3346      	adds	r3, #70	@ 0x46
 8004d54:	9301      	str	r3, [sp, #4]
 8004d56:	781b      	ldrb	r3, [r3, #0]
{
 8004d58:	0004      	movs	r4, r0
 8004d5a:	000d      	movs	r5, r1
 8004d5c:	0017      	movs	r7, r2
    __HAL_LOCK(huart);
 8004d5e:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d60:	2b20      	cmp	r3, #32
 8004d62:	d133      	bne.n	8004dcc <HAL_UART_Receive+0x82>
      return  HAL_ERROR;
 8004d64:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8004d66:	2900      	cmp	r1, #0
 8004d68:	d030      	beq.n	8004dcc <HAL_UART_Receive+0x82>
 8004d6a:	2a00      	cmp	r2, #0
 8004d6c:	d02e      	beq.n	8004dcc <HAL_UART_Receive+0x82>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d6e:	2380      	movs	r3, #128	@ 0x80
 8004d70:	68a2      	ldr	r2, [r4, #8]
 8004d72:	015b      	lsls	r3, r3, #5
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d104      	bne.n	8004d82 <HAL_UART_Receive+0x38>
 8004d78:	6923      	ldr	r3, [r4, #16]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_UART_Receive+0x38>
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d7e:	4201      	tst	r1, r0
 8004d80:	d124      	bne.n	8004dcc <HAL_UART_Receive+0x82>
    __HAL_LOCK(huart);
 8004d82:	0023      	movs	r3, r4
 8004d84:	3344      	adds	r3, #68	@ 0x44
 8004d86:	781a      	ldrb	r2, [r3, #0]
 8004d88:	2002      	movs	r0, #2
 8004d8a:	2a01      	cmp	r2, #1
 8004d8c:	d01e      	beq.n	8004dcc <HAL_UART_Receive+0x82>
 8004d8e:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d90:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 8004d92:	701a      	strb	r2, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d94:	2322      	movs	r3, #34	@ 0x22
 8004d96:	9a01      	ldr	r2, [sp, #4]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d98:	64a6      	str	r6, [r4, #72]	@ 0x48
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d9a:	7013      	strb	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004d9c:	f7fe fe96 	bl	8003acc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da0:	2380      	movs	r3, #128	@ 0x80
 8004da2:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8004da4:	9002      	str	r0, [sp, #8]
    huart->RxXferSize = Size;
 8004da6:	8727      	strh	r7, [r4, #56]	@ 0x38
    huart->RxXferCount = Size;
 8004da8:	8767      	strh	r7, [r4, #58]	@ 0x3a
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004daa:	015b      	lsls	r3, r3, #5
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d104      	bne.n	8004dba <HAL_UART_Receive+0x70>
 8004db0:	6923      	ldr	r3, [r4, #16]
 8004db2:	42b3      	cmp	r3, r6
 8004db4:	d101      	bne.n	8004dba <HAL_UART_Receive+0x70>
      pdata16bits = (uint16_t *) pData;
 8004db6:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8004db8:	001d      	movs	r5, r3
    while (huart->RxXferCount > 0U)
 8004dba:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
 8004dbc:	b298      	uxth	r0, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d106      	bne.n	8004dd0 <HAL_UART_Receive+0x86>
    huart->RxState = HAL_UART_STATE_READY;
 8004dc2:	9a01      	ldr	r2, [sp, #4]
 8004dc4:	3320      	adds	r3, #32
    __HAL_UNLOCK(huart);
 8004dc6:	3444      	adds	r4, #68	@ 0x44
    huart->RxState = HAL_UART_STATE_READY;
 8004dc8:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(huart);
 8004dca:	7020      	strb	r0, [r4, #0]
}
 8004dcc:	b005      	add	sp, #20
 8004dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004dd0:	2120      	movs	r1, #32
 8004dd2:	0020      	movs	r0, r4
 8004dd4:	9b03      	ldr	r3, [sp, #12]
 8004dd6:	9a02      	ldr	r2, [sp, #8]
 8004dd8:	f7ff fed6 	bl	8004b88 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	d10f      	bne.n	8004e00 <HAL_UART_Receive+0xb6>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x1FF);
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
      if (pdata8bits == NULL)
 8004de4:	2d00      	cmp	r5, #0
 8004de6:	d108      	bne.n	8004dfa <HAL_UART_Receive+0xb0>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x1FF);
 8004de8:	05db      	lsls	r3, r3, #23
 8004dea:	0ddb      	lsrs	r3, r3, #23
 8004dec:	8033      	strh	r3, [r6, #0]
        pdata16bits++;
 8004dee:	3602      	adds	r6, #2
      huart->RxXferCount--;
 8004df0:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	8763      	strh	r3, [r4, #58]	@ 0x3a
 8004df8:	e7df      	b.n	8004dba <HAL_UART_Receive+0x70>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0xFF);
 8004dfa:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 8004dfc:	3501      	adds	r5, #1
 8004dfe:	e7f7      	b.n	8004df0 <HAL_UART_Receive+0xa6>
        return HAL_TIMEOUT;
 8004e00:	2003      	movs	r0, #3
 8004e02:	e7e3      	b.n	8004dcc <HAL_UART_Receive+0x82>

08004e04 <__io_putchar>:
  * @param  none
  * @retval none
  */
PUTCHAR_PROTOTYPE
{
    HAL_UART_Transmit(&DebugUartHandle, (uint8_t *)&ch, 1, 1000);
 8004e04:	23fa      	movs	r3, #250	@ 0xfa
{
 8004e06:	b507      	push	{r0, r1, r2, lr}
    HAL_UART_Transmit(&DebugUartHandle, (uint8_t *)&ch, 1, 1000);
 8004e08:	009b      	lsls	r3, r3, #2
{
 8004e0a:	9001      	str	r0, [sp, #4]
    HAL_UART_Transmit(&DebugUartHandle, (uint8_t *)&ch, 1, 1000);
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	4803      	ldr	r0, [pc, #12]	@ (8004e1c <__io_putchar+0x18>)
 8004e10:	a901      	add	r1, sp, #4
 8004e12:	f7ff ff35 	bl	8004c80 <HAL_UART_Transmit>
    return (ch);
 8004e16:	9801      	ldr	r0, [sp, #4]
}
 8004e18:	bd0e      	pop	{r1, r2, r3, pc}
 8004e1a:	46c0      	nop			@ (mov r8, r8)
 8004e1c:	2000081c 	.word	0x2000081c

08004e20 <__io_getchar>:

GETCHAR_PROTOTYPE
{
    int ch;
    HAL_UART_Receive(&DebugUartHandle, (uint8_t *)&ch, 1, 1000);
 8004e20:	23fa      	movs	r3, #250	@ 0xfa
{
 8004e22:	b507      	push	{r0, r1, r2, lr}
    HAL_UART_Receive(&DebugUartHandle, (uint8_t *)&ch, 1, 1000);
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	2201      	movs	r2, #1
 8004e28:	4802      	ldr	r0, [pc, #8]	@ (8004e34 <__io_getchar+0x14>)
 8004e2a:	a901      	add	r1, sp, #4
 8004e2c:	f7ff ff8d 	bl	8004d4a <HAL_UART_Receive>
    return (ch);
 8004e30:	9801      	ldr	r0, [sp, #4]
}
 8004e32:	bd0e      	pop	{r1, r2, r3, pc}
 8004e34:	2000081c 	.word	0x2000081c

08004e38 <_write>:

#if defined (__GNUC__) && !defined (__clang__)
__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e38:	b570      	push	{r4, r5, r6, lr}
 8004e3a:	000e      	movs	r6, r1
 8004e3c:	0014      	movs	r4, r2
    (void)file;
    int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e3e:	2500      	movs	r5, #0
 8004e40:	42a5      	cmp	r5, r4
 8004e42:	db01      	blt.n	8004e48 <_write+0x10>
    {
        __io_putchar(*ptr++);
    }
    return len;
}
 8004e44:	0020      	movs	r0, r4
 8004e46:	bd70      	pop	{r4, r5, r6, pc}
        __io_putchar(*ptr++);
 8004e48:	5d70      	ldrb	r0, [r6, r5]
 8004e4a:	f7ff ffdb 	bl	8004e04 <__io_putchar>
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e4e:	3501      	adds	r5, #1
 8004e50:	e7f6      	b.n	8004e40 <_write+0x8>

08004e52 <_read>:
#endif

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e52:	b570      	push	{r4, r5, r6, lr}
 8004e54:	000e      	movs	r6, r1
 8004e56:	0014      	movs	r4, r2
    (void)file;
    int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e58:	2500      	movs	r5, #0
 8004e5a:	42a5      	cmp	r5, r4
 8004e5c:	db01      	blt.n	8004e62 <_read+0x10>
    {
        *ptr++ = __io_getchar();
    }
    return len;
}
 8004e5e:	0020      	movs	r0, r4
 8004e60:	bd70      	pop	{r4, r5, r6, pc}
        *ptr++ = __io_getchar();
 8004e62:	f7ff ffdd 	bl	8004e20 <__io_getchar>
 8004e66:	5570      	strb	r0, [r6, r5]
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e68:	3501      	adds	r5, #1
 8004e6a:	e7f6      	b.n	8004e5a <_read+0x8>

08004e6c <_isatty>:

__attribute__((weak)) int _isatty(int fd)
{
    if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
        return 1;
 8004e6c:	2301      	movs	r3, #1
{
 8004e6e:	b510      	push	{r4, lr}
    if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004e70:	2802      	cmp	r0, #2
 8004e72:	d904      	bls.n	8004e7e <_isatty+0x12>

    errno = EBADF;
 8004e74:	f005 f9ec 	bl	800a250 <__errno>
 8004e78:	2309      	movs	r3, #9
 8004e7a:	6003      	str	r3, [r0, #0]
    return 0;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	0018      	movs	r0, r3
 8004e80:	bd10      	pop	{r4, pc}

08004e82 <_close>:

__attribute__((weak)) int _close(int fd)
{
    if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
        return 0;
 8004e82:	2300      	movs	r3, #0
{
 8004e84:	b510      	push	{r4, lr}
    if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004e86:	2802      	cmp	r0, #2
 8004e88:	d904      	bls.n	8004e94 <_close+0x12>

    errno = EBADF;
 8004e8a:	f005 f9e1 	bl	800a250 <__errno>
 8004e8e:	2309      	movs	r3, #9
 8004e90:	6003      	str	r3, [r0, #0]
    return -1;
 8004e92:	3b0a      	subs	r3, #10
}
 8004e94:	0018      	movs	r0, r3
 8004e96:	bd10      	pop	{r4, pc}

08004e98 <_lseek>:

__attribute__((weak)) int _lseek(int fd, int ptr, int dir)
{
 8004e98:	b510      	push	{r4, lr}
    (void)fd;
    (void)ptr;
    (void)dir;

    errno = EBADF;
 8004e9a:	f005 f9d9 	bl	800a250 <__errno>
 8004e9e:	2309      	movs	r3, #9
 8004ea0:	6003      	str	r3, [r0, #0]
    return -1;
 8004ea2:	2001      	movs	r0, #1
}
 8004ea4:	4240      	negs	r0, r0
 8004ea6:	bd10      	pop	{r4, pc}

08004ea8 <_fstat>:

__attribute__((weak)) int _fstat(int fd, struct stat *st)
{
 8004ea8:	b510      	push	{r4, lr}
    if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004eaa:	2802      	cmp	r0, #2
 8004eac:	d804      	bhi.n	8004eb8 <_fstat+0x10>
    {
        st->st_mode = S_IFCHR;
 8004eae:	2380      	movs	r3, #128	@ 0x80
 8004eb0:	019b      	lsls	r3, r3, #6
 8004eb2:	604b      	str	r3, [r1, #4]
        return 0;
    }

    errno = EBADF;
    return 0;
}
 8004eb4:	2000      	movs	r0, #0
 8004eb6:	bd10      	pop	{r4, pc}
    errno = EBADF;
 8004eb8:	f005 f9ca 	bl	800a250 <__errno>
 8004ebc:	2309      	movs	r3, #9
 8004ebe:	6003      	str	r3, [r0, #0]
    return 0;
 8004ec0:	e7f8      	b.n	8004eb4 <_fstat+0xc>

08004ec2 <_getpid>:

__attribute__((weak)) int _getpid(void)
{
 8004ec2:	b510      	push	{r4, lr}
  errno = ENOSYS;
 8004ec4:	f005 f9c4 	bl	800a250 <__errno>
 8004ec8:	2358      	movs	r3, #88	@ 0x58
 8004eca:	6003      	str	r3, [r0, #0]
  return -1;
 8004ecc:	2001      	movs	r0, #1
}
 8004ece:	4240      	negs	r0, r0
 8004ed0:	bd10      	pop	{r4, pc}

08004ed2 <_kill>:

__attribute__((weak)) int _kill(pid_t pid, int sig)
{
 8004ed2:	b510      	push	{r4, lr}
    (void)pid;
    (void)sig;
    errno = ENOSYS;
 8004ed4:	f005 f9bc 	bl	800a250 <__errno>
 8004ed8:	2358      	movs	r3, #88	@ 0x58
 8004eda:	6003      	str	r3, [r0, #0]
    return -1;
 8004edc:	2001      	movs	r0, #1
}
 8004ede:	4240      	negs	r0, r0
 8004ee0:	bd10      	pop	{r4, pc}
	...

08004ee4 <SystemInit>:
 *         Initialize the System.
 */
void SystemInit(void)
{
  /* Set the HSI clock to 8MHz by default */
  RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | (0x1 << 13) | *(uint32_t *)(0x1fff0f04);
 8004ee4:	490c      	ldr	r1, [pc, #48]	@ (8004f18 <SystemInit+0x34>)
 8004ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8004f1c <SystemInit+0x38>)
 8004ee8:	684b      	ldr	r3, [r1, #4]
 8004eea:	6812      	ldr	r2, [r2, #0]
 8004eec:	0c1b      	lsrs	r3, r3, #16
 8004eee:	041b      	lsls	r3, r3, #16
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	2280      	movs	r2, #128	@ 0x80
 8004ef4:	0192      	lsls	r2, r2, #6
 8004ef6:	4313      	orrs	r3, r2
{
 8004ef8:	b510      	push	{r4, lr}
  RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | (0x1 << 13) | *(uint32_t *)(0x1fff0f04);
 8004efa:	604b      	str	r3, [r1, #4]
 8004efc:	2300      	movs	r3, #0

  /* Configure the Vector Table location add offset address ------------------*/
#if defined (__GNUC__) && !defined (FORBID_VECT_TAB_MIGRATION)
/* By default, place vectors in SRAM for GCC, unless user is doing its own method */
  for(uint8_t i=0;i<48;i++)
    vectors[i] = g_pfnVectors[i];
 8004efe:	4c08      	ldr	r4, [pc, #32]	@ (8004f20 <SystemInit+0x3c>)
 8004f00:	4908      	ldr	r1, [pc, #32]	@ (8004f24 <SystemInit+0x40>)
 8004f02:	009a      	lsls	r2, r3, #2
 8004f04:	5910      	ldr	r0, [r2, r4]
  for(uint8_t i=0;i<48;i++)
 8004f06:	3301      	adds	r3, #1
    vectors[i] = g_pfnVectors[i];
 8004f08:	5050      	str	r0, [r2, r1]
  for(uint8_t i=0;i<48;i++)
 8004f0a:	2b30      	cmp	r3, #48	@ 0x30
 8004f0c:	d1f9      	bne.n	8004f02 <SystemInit+0x1e>
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET;   /* Vector Table Relocation in Internal SRAM */
 8004f0e:	2280      	movs	r2, #128	@ 0x80
 8004f10:	4b05      	ldr	r3, [pc, #20]	@ (8004f28 <SystemInit+0x44>)
 8004f12:	0592      	lsls	r2, r2, #22
 8004f14:	609a      	str	r2, [r3, #8]
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal FLASH */
#endif
}
 8004f16:	bd10      	pop	{r4, pc}
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	1fff0f04 	.word	0x1fff0f04
 8004f20:	08000000 	.word	0x08000000
 8004f24:	20000000 	.word	0x20000000
 8004f28:	e000ed00 	.word	0xe000ed00

08004f2c <PY32_ADC_Temp_to_degC>:
 * 
 * Uses the formula: temp_c = ((85C - 30C) / (TSCAL2 - TSCAL1)) * (ADC_TEMP - TSCAL1) + 30
 * where TSCAL1 and TSCAL2 are factory-calibrated values.
 */
float PY32_ADC_Temp_to_degC(uint32_t adc_temp)
{
 8004f2c:	b510      	push	{r4, lr}
    float temp_c;    
    temp_c = temperature_cal * ((float) adc_temp - (float) HAL_ADC_TSCAL1) + 30.0f;
 8004f2e:	f002 f983 	bl	8007238 <__aeabi_ui2f>
 8004f32:	4b08      	ldr	r3, [pc, #32]	@ (8004f54 <PY32_ADC_Temp_to_degC+0x28>)
 8004f34:	1c04      	adds	r4, r0, #0
 8004f36:	6818      	ldr	r0, [r3, #0]
 8004f38:	f002 f97e 	bl	8007238 <__aeabi_ui2f>
 8004f3c:	1c01      	adds	r1, r0, #0
 8004f3e:	1c20      	adds	r0, r4, #0
 8004f40:	f001 fec8 	bl	8006cd4 <__aeabi_fsub>
 8004f44:	4b04      	ldr	r3, [pc, #16]	@ (8004f58 <PY32_ADC_Temp_to_degC+0x2c>)
 8004f46:	6819      	ldr	r1, [r3, #0]
 8004f48:	f001 fd72 	bl	8006a30 <__aeabi_fmul>
 8004f4c:	4903      	ldr	r1, [pc, #12]	@ (8004f5c <PY32_ADC_Temp_to_degC+0x30>)
 8004f4e:	f001 f993 	bl	8006278 <__aeabi_fadd>
    return temp_c;
}
 8004f52:	bd10      	pop	{r4, pc}
 8004f54:	1fff0f14 	.word	0x1fff0f14
 8004f58:	2000063c 	.word	0x2000063c
 8004f5c:	41f00000 	.word	0x41f00000

08004f60 <ADC_to_thermistor_resistance>:
 * Calculates thermistor resistance using voltage divider equation:
 * R_thermistor = ((ADC_MAX - ADC_value) * R_bridge) / ADC_value
 * where R_bridge is the fixed bridge resistor value.
 */
uint32_t ADC_to_thermistor_resistance(uint32_t raw_adc)
{
 8004f60:	b570      	push	{r4, r5, r6, lr}
 8004f62:	0004      	movs	r4, r0
	float r;					
	r = ((ADC_RESOLUTION - raw_adc) * BRIDGE_RESISTOR) / (raw_adc);
 8004f64:	4808      	ldr	r0, [pc, #32]	@ (8004f88 <ADC_to_thermistor_resistance+0x28>)
 8004f66:	1b00      	subs	r0, r0, r4
 8004f68:	f002 f966 	bl	8007238 <__aeabi_ui2f>
 8004f6c:	4907      	ldr	r1, [pc, #28]	@ (8004f8c <ADC_to_thermistor_resistance+0x2c>)
 8004f6e:	f001 fd5f 	bl	8006a30 <__aeabi_fmul>
 8004f72:	1c05      	adds	r5, r0, #0
 8004f74:	0020      	movs	r0, r4
 8004f76:	f002 f95f 	bl	8007238 <__aeabi_ui2f>
 8004f7a:	1c01      	adds	r1, r0, #0
 8004f7c:	1c28      	adds	r0, r5, #0
 8004f7e:	f001 fb89 	bl	8006694 <__aeabi_fdiv>
	return (uint32_t) r;				
 8004f82:	f001 f961 	bl	8006248 <__aeabi_f2uiz>
}    
 8004f86:	bd70      	pop	{r4, r5, r6, pc}
 8004f88:	00000fff 	.word	0x00000fff
 8004f8c:	47c35000 	.word	0x47c35000

08004f90 <thermistor_r_to_temperature>:
 * - B is the B-constant
 * - R0 is nominal resistance at T0
 * Returns temperature rounded to 1 decimal place.
 */
float thermistor_r_to_temperature(uint32_t resistance)
{
 8004f90:	b510      	push	{r4, lr}
	float temp;

	temp = (float) resistance / (float) THERMISTOR_NOMINAL;	// (R/Ro)
 8004f92:	f002 f951 	bl	8007238 <__aeabi_ui2f>
 8004f96:	4913      	ldr	r1, [pc, #76]	@ (8004fe4 <thermistor_r_to_temperature+0x54>)
 8004f98:	f001 fb7c 	bl	8006694 <__aeabi_fdiv>
	temp = logf(temp);			// ln(R/Ro)
 8004f9c:	f005 fade 	bl	800a55c <logf>
	temp /= B_CONSTANT;			// 1/B * ln(R/Ro)
 8004fa0:	4911      	ldr	r1, [pc, #68]	@ (8004fe8 <thermistor_r_to_temperature+0x58>)
 8004fa2:	f001 fb77 	bl	8006694 <__aeabi_fdiv>
	temp += 1.0 / (TEMPERATURE_NOMINAL + 273.15);	// + (1/To)
 8004fa6:	f004 f999 	bl	80092dc <__aeabi_f2d>
 8004faa:	4a10      	ldr	r2, [pc, #64]	@ (8004fec <thermistor_r_to_temperature+0x5c>)
 8004fac:	4b10      	ldr	r3, [pc, #64]	@ (8004ff0 <thermistor_r_to_temperature+0x60>)
 8004fae:	f002 f989 	bl	80072c4 <__aeabi_dadd>
 8004fb2:	f004 f9db 	bl	800936c <__aeabi_d2f>
 8004fb6:	1c01      	adds	r1, r0, #0
	temp = 1.0 / temp;			// Invert
 8004fb8:	20fe      	movs	r0, #254	@ 0xfe
 8004fba:	0580      	lsls	r0, r0, #22
 8004fbc:	f001 fb6a 	bl	8006694 <__aeabi_fdiv>
	temp -= 273.15;				// convert to C
 8004fc0:	f004 f98c 	bl	80092dc <__aeabi_f2d>
 8004fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8004ff4 <thermistor_r_to_temperature+0x64>)
 8004fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff8 <thermistor_r_to_temperature+0x68>)
 8004fc8:	f003 fca0 	bl	800890c <__aeabi_dsub>
 8004fcc:	f004 f9ce 	bl	800936c <__aeabi_d2f>
    
    // round the temperature to 1 decimal place:
    temp = roundf(temp * 10.0f) / 10.0f;
 8004fd0:	490a      	ldr	r1, [pc, #40]	@ (8004ffc <thermistor_r_to_temperature+0x6c>)
 8004fd2:	f001 fd2d 	bl	8006a30 <__aeabi_fmul>
 8004fd6:	f005 faf1 	bl	800a5bc <roundf>
 8004fda:	4908      	ldr	r1, [pc, #32]	@ (8004ffc <thermistor_r_to_temperature+0x6c>)
 8004fdc:	f001 fb5a 	bl	8006694 <__aeabi_fdiv>

	return temp;
}
 8004fe0:	bd10      	pop	{r4, pc}
 8004fe2:	46c0      	nop			@ (mov r8, r8)
 8004fe4:	47c35000 	.word	0x47c35000
 8004fe8:	4584d000 	.word	0x4584d000
 8004fec:	dcb5db83 	.word	0xdcb5db83
 8004ff0:	3f6b79e1 	.word	0x3f6b79e1
 8004ff4:	66666666 	.word	0x66666666
 8004ff8:	40711266 	.word	0x40711266
 8004ffc:	41200000 	.word	0x41200000

08005000 <ADC_Read>:
{
 8005000:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_ADC_Start(&AdcHandle);
 8005002:	4d82      	ldr	r5, [pc, #520]	@ (800520c <ADC_Read+0x20c>)
{
 8005004:	b085      	sub	sp, #20
    HAL_ADC_Start(&AdcHandle);
 8005006:	0028      	movs	r0, r5
 8005008:	f7fe fe3c 	bl	8003c84 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&AdcHandle, 1000);
 800500c:	21fa      	movs	r1, #250	@ 0xfa
 800500e:	0028      	movs	r0, r5
 8005010:	0089      	lsls	r1, r1, #2
 8005012:	f7fe fe5d 	bl	8003cd0 <HAL_ADC_PollForConversion>
    data.adcReading[0] = HAL_ADC_GetValue(&AdcHandle); // Sample temperature
 8005016:	0028      	movs	r0, r5
 8005018:	f7fe feba 	bl	8003d90 <HAL_ADC_GetValue>
 800501c:	4c7c      	ldr	r4, [pc, #496]	@ (8005210 <ADC_Read+0x210>)
 800501e:	6420      	str	r0, [r4, #64]	@ 0x40
    HAL_ADC_Start(&AdcHandle);
 8005020:	0028      	movs	r0, r5
 8005022:	f7fe fe2f 	bl	8003c84 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&AdcHandle, 1000);
 8005026:	21fa      	movs	r1, #250	@ 0xfa
 8005028:	0028      	movs	r0, r5
 800502a:	0089      	lsls	r1, r1, #2
 800502c:	f7fe fe50 	bl	8003cd0 <HAL_ADC_PollForConversion>
    data.adcReading[1] = HAL_ADC_GetValue(&AdcHandle); // Valve temperature
 8005030:	0028      	movs	r0, r5
 8005032:	f7fe fead 	bl	8003d90 <HAL_ADC_GetValue>
    if (data.usb_cc_adc_read_enabled) {
 8005036:	0023      	movs	r3, r4
    data.adcReading[1] = HAL_ADC_GetValue(&AdcHandle); // Valve temperature
 8005038:	6460      	str	r0, [r4, #68]	@ 0x44
    if (data.usb_cc_adc_read_enabled) {
 800503a:	338c      	adds	r3, #140	@ 0x8c
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00b      	beq.n	800505a <ADC_Read+0x5a>
        HAL_ADC_Start(&AdcHandle);
 8005042:	0028      	movs	r0, r5
 8005044:	f7fe fe1e 	bl	8003c84 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&AdcHandle, 1000);
 8005048:	21fa      	movs	r1, #250	@ 0xfa
 800504a:	0028      	movs	r0, r5
 800504c:	0089      	lsls	r1, r1, #2
 800504e:	f7fe fe3f 	bl	8003cd0 <HAL_ADC_PollForConversion>
        data.adcReading[4] = HAL_ADC_GetValue(&AdcHandle); // USB_CC2               
 8005052:	0028      	movs	r0, r5
 8005054:	f7fe fe9c 	bl	8003d90 <HAL_ADC_GetValue>
 8005058:	6520      	str	r0, [r4, #80]	@ 0x50
    HAL_ADC_Start(&AdcHandle);
 800505a:	0028      	movs	r0, r5
 800505c:	f7fe fe12 	bl	8003c84 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&AdcHandle, 1000);
 8005060:	21fa      	movs	r1, #250	@ 0xfa
 8005062:	0028      	movs	r0, r5
 8005064:	0089      	lsls	r1, r1, #2
 8005066:	f7fe fe33 	bl	8003cd0 <HAL_ADC_PollForConversion>
    data.adcReading[2] = HAL_ADC_GetValue(&AdcHandle); // V_BATT_SENSE (system_input_voltage)
 800506a:	0028      	movs	r0, r5
 800506c:	f7fe fe90 	bl	8003d90 <HAL_ADC_GetValue>
    if (data.usb_cc_adc_read_enabled) {
 8005070:	0023      	movs	r3, r4
    data.adcReading[2] = HAL_ADC_GetValue(&AdcHandle); // V_BATT_SENSE (system_input_voltage)
 8005072:	64a0      	str	r0, [r4, #72]	@ 0x48
    if (data.usb_cc_adc_read_enabled) {
 8005074:	338c      	adds	r3, #140	@ 0x8c
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00b      	beq.n	8005094 <ADC_Read+0x94>
        HAL_ADC_Start(&AdcHandle);
 800507c:	0028      	movs	r0, r5
 800507e:	f7fe fe01 	bl	8003c84 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&AdcHandle, 1000);
 8005082:	21fa      	movs	r1, #250	@ 0xfa
 8005084:	0028      	movs	r0, r5
 8005086:	0089      	lsls	r1, r1, #2
 8005088:	f7fe fe22 	bl	8003cd0 <HAL_ADC_PollForConversion>
        data.adcReading[3] = HAL_ADC_GetValue(&AdcHandle); // USB_CC1        
 800508c:	0028      	movs	r0, r5
 800508e:	f7fe fe7f 	bl	8003d90 <HAL_ADC_GetValue>
 8005092:	64e0      	str	r0, [r4, #76]	@ 0x4c
    HAL_ADC_Start(&AdcHandle);
 8005094:	0028      	movs	r0, r5
 8005096:	f7fe fdf5 	bl	8003c84 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&AdcHandle, 1000);
 800509a:	21fa      	movs	r1, #250	@ 0xfa
 800509c:	0028      	movs	r0, r5
 800509e:	0089      	lsls	r1, r1, #2
 80050a0:	f7fe fe16 	bl	8003cd0 <HAL_ADC_PollForConversion>
    data.adcReading[5] = HAL_ADC_GetValue(&AdcHandle); // MCU Temp sensor
 80050a4:	0028      	movs	r0, r5
 80050a6:	f7fe fe73 	bl	8003d90 <HAL_ADC_GetValue>
 80050aa:	4c59      	ldr	r4, [pc, #356]	@ (8005210 <ADC_Read+0x210>)
 80050ac:	6560      	str	r0, [r4, #84]	@ 0x54
    HAL_ADC_Start(&AdcHandle);
 80050ae:	0028      	movs	r0, r5
 80050b0:	f7fe fde8 	bl	8003c84 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&AdcHandle, 1000);
 80050b4:	21fa      	movs	r1, #250	@ 0xfa
 80050b6:	0028      	movs	r0, r5
 80050b8:	0089      	lsls	r1, r1, #2
 80050ba:	f7fe fe09 	bl	8003cd0 <HAL_ADC_PollForConversion>
    data.adcReading[6] = HAL_ADC_GetValue(&AdcHandle); // MCU VrefInt
 80050be:	0028      	movs	r0, r5
 80050c0:	f7fe fe66 	bl	8003d90 <HAL_ADC_GetValue>
 80050c4:	65a0      	str	r0, [r4, #88]	@ 0x58
    f = (float) 4096.0 / (float) adc_val;
 80050c6:	f002 f8b7 	bl	8007238 <__aeabi_ui2f>
 80050ca:	1c01      	adds	r1, r0, #0
 80050cc:	208b      	movs	r0, #139	@ 0x8b
 80050ce:	05c0      	lsls	r0, r0, #23
 80050d0:	f001 fae0 	bl	8006694 <__aeabi_fdiv>
    return VREFINT_V * f;    
 80050d4:	f004 f902 	bl	80092dc <__aeabi_f2d>
 80050d8:	4a4e      	ldr	r2, [pc, #312]	@ (8005214 <ADC_Read+0x214>)
 80050da:	4b4f      	ldr	r3, [pc, #316]	@ (8005218 <ADC_Read+0x218>)
 80050dc:	f003 f94e 	bl	800837c <__aeabi_dmul>
 80050e0:	f004 f944 	bl	800936c <__aeabi_d2f>
 80050e4:	1c05      	adds	r5, r0, #0
    data.vcc_mcu_voltage = mcu_vcc;
 80050e6:	67e0      	str	r0, [r4, #124]	@ 0x7c
    data.py32_temperature_c = PY32_ADC_Temp_to_degC(data.adcReading[5]);
 80050e8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80050ea:	f7ff ff1f 	bl	8004f2c <PY32_ADC_Temp_to_degC>
    data.adcVoltage[0] = ADC_to_Volts (data.adcReading[0], mcu_vcc);
 80050ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    data.py32_temperature_c = PY32_ADC_Temp_to_degC(data.adcReading[5]);
 80050f0:	62e0      	str	r0, [r4, #44]	@ 0x2c
    f = (float) adc_val / (float) 4096.0;
 80050f2:	0018      	movs	r0, r3
    data.adcVoltage[0] = ADC_to_Volts (data.adcReading[0], mcu_vcc);
 80050f4:	9300      	str	r3, [sp, #0]
    f = (float) adc_val / (float) 4096.0;
 80050f6:	f002 f89f 	bl	8007238 <__aeabi_ui2f>
 80050fa:	21e6      	movs	r1, #230	@ 0xe6
 80050fc:	0589      	lsls	r1, r1, #22
 80050fe:	f001 fc97 	bl	8006a30 <__aeabi_fmul>
    return Vcc * f;        
 8005102:	1c29      	adds	r1, r5, #0
 8005104:	f001 fc94 	bl	8006a30 <__aeabi_fmul>
    data.adcVoltage[1] = ADC_to_Volts (data.adcReading[1], mcu_vcc);
 8005108:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    return Vcc * f;        
 800510a:	9002      	str	r0, [sp, #8]
    data.adcVoltage[0] = ADC_to_Volts (data.adcReading[0], mcu_vcc);
 800510c:	65e0      	str	r0, [r4, #92]	@ 0x5c
    f = (float) adc_val / (float) 4096.0;
 800510e:	0018      	movs	r0, r3
    data.adcVoltage[1] = ADC_to_Volts (data.adcReading[1], mcu_vcc);
 8005110:	9301      	str	r3, [sp, #4]
    f = (float) adc_val / (float) 4096.0;
 8005112:	f002 f891 	bl	8007238 <__aeabi_ui2f>
 8005116:	21e6      	movs	r1, #230	@ 0xe6
 8005118:	0589      	lsls	r1, r1, #22
 800511a:	f001 fc89 	bl	8006a30 <__aeabi_fmul>
    return Vcc * f;        
 800511e:	1c29      	adds	r1, r5, #0
 8005120:	f001 fc86 	bl	8006a30 <__aeabi_fmul>
    data.adcVoltage[1] = ADC_to_Volts (data.adcReading[1], mcu_vcc);
 8005124:	6620      	str	r0, [r4, #96]	@ 0x60
    return Vcc * f;        
 8005126:	1c07      	adds	r7, r0, #0
    f = (float) adc_val / (float) 4096.0;
 8005128:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800512a:	f002 f885 	bl	8007238 <__aeabi_ui2f>
 800512e:	21e6      	movs	r1, #230	@ 0xe6
 8005130:	0589      	lsls	r1, r1, #22
 8005132:	f001 fc7d 	bl	8006a30 <__aeabi_fmul>
    return Vcc * f;        
 8005136:	1c29      	adds	r1, r5, #0
 8005138:	f001 fc7a 	bl	8006a30 <__aeabi_fmul>
    if (data.usb_cc_adc_read_enabled) {
 800513c:	0023      	movs	r3, r4
    return Vcc * f;        
 800513e:	9003      	str	r0, [sp, #12]
    data.adcVoltage[2] = ADC_to_Volts (data.adcReading[2], mcu_vcc);
 8005140:	6660      	str	r0, [r4, #100]	@ 0x64
    if (data.usb_cc_adc_read_enabled) {
 8005142:	338c      	adds	r3, #140	@ 0x8c
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d056      	beq.n	80051f8 <ADC_Read+0x1f8>
    f = (float) adc_val / (float) 4096.0;
 800514a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800514c:	f002 f874 	bl	8007238 <__aeabi_ui2f>
 8005150:	21e6      	movs	r1, #230	@ 0xe6
 8005152:	0589      	lsls	r1, r1, #22
 8005154:	f001 fc6c 	bl	8006a30 <__aeabi_fmul>
    return Vcc * f;        
 8005158:	1c29      	adds	r1, r5, #0
 800515a:	f001 fc69 	bl	8006a30 <__aeabi_fmul>
        data.adcVoltage[3] = ADC_to_Volts (data.adcReading[3], mcu_vcc);
 800515e:	66a0      	str	r0, [r4, #104]	@ 0x68
    return Vcc * f;        
 8005160:	1c06      	adds	r6, r0, #0
    f = (float) adc_val / (float) 4096.0;
 8005162:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005164:	f002 f868 	bl	8007238 <__aeabi_ui2f>
 8005168:	21e6      	movs	r1, #230	@ 0xe6
 800516a:	0589      	lsls	r1, r1, #22
 800516c:	f001 fc60 	bl	8006a30 <__aeabi_fmul>
    return Vcc * f;        
 8005170:	1c29      	adds	r1, r5, #0
 8005172:	f001 fc5d 	bl	8006a30 <__aeabi_fmul>
        data.adcVoltage[4] = ADC_to_Volts (data.adcReading[4], mcu_vcc);
 8005176:	66e0      	str	r0, [r4, #108]	@ 0x6c
        data.usb_cc1_voltage = data.adcVoltage[3];
 8005178:	4c25      	ldr	r4, [pc, #148]	@ (8005210 <ADC_Read+0x210>)
 800517a:	4b28      	ldr	r3, [pc, #160]	@ (800521c <ADC_Read+0x21c>)
 800517c:	601e      	str	r6, [r3, #0]
        data.usb_cc2_voltage = data.adcVoltage[4];
 800517e:	0023      	movs	r3, r4
 8005180:	3394      	adds	r3, #148	@ 0x94
 8005182:	6018      	str	r0, [r3, #0]
    data.sample_thermistor_v = data.adcVoltage[0];
 8005184:	9b02      	ldr	r3, [sp, #8]
    data.sample_thermistor_r = ADC_to_thermistor_resistance(data.adcReading[0]);
 8005186:	9800      	ldr	r0, [sp, #0]
    data.sample_thermistor_v = data.adcVoltage[0];
 8005188:	6163      	str	r3, [r4, #20]
    data.sample_thermistor_r = ADC_to_thermistor_resistance(data.adcReading[0]);
 800518a:	f7ff fee9 	bl	8004f60 <ADC_to_thermistor_resistance>
 800518e:	61a0      	str	r0, [r4, #24]
    data.sample_temperature_c = thermistor_r_to_temperature(data.sample_thermistor_r);
 8005190:	f7ff fefe 	bl	8004f90 <thermistor_r_to_temperature>
 8005194:	1c06      	adds	r6, r0, #0
 8005196:	61e0      	str	r0, [r4, #28]
    data.valve_thermistor_r = ADC_to_thermistor_resistance(data.adcReading[1]);
 8005198:	9801      	ldr	r0, [sp, #4]
    data.valve_thermistor_v = data.adcVoltage[1];
 800519a:	6227      	str	r7, [r4, #32]
    data.valve_thermistor_r = ADC_to_thermistor_resistance(data.adcReading[1]);
 800519c:	f7ff fee0 	bl	8004f60 <ADC_to_thermistor_resistance>
 80051a0:	6260      	str	r0, [r4, #36]	@ 0x24
    data.valve_temperature_c = thermistor_r_to_temperature(data.valve_thermistor_r);
 80051a2:	f7ff fef5 	bl	8004f90 <thermistor_r_to_temperature>
    data.system_input_voltage = data.adcVoltage[2] * V_BATT_SENSE_MULTIPLIER;    
 80051a6:	491e      	ldr	r1, [pc, #120]	@ (8005220 <ADC_Read+0x220>)
    data.valve_temperature_c = thermistor_r_to_temperature(data.valve_thermistor_r);
 80051a8:	62a0      	str	r0, [r4, #40]	@ 0x28
 80051aa:	1c05      	adds	r5, r0, #0
    data.system_input_voltage = data.adcVoltage[2] * V_BATT_SENSE_MULTIPLIER;    
 80051ac:	9803      	ldr	r0, [sp, #12]
 80051ae:	f001 fc3f 	bl	8006a30 <__aeabi_fmul>
 80051b2:	1d27      	adds	r7, r4, #4
 80051b4:	67f8      	str	r0, [r7, #124]	@ 0x7c
    if (data.sample_temperature_c > data.sample_max_temperature_c) {
 80051b6:	0027      	movs	r7, r4
 80051b8:	3708      	adds	r7, #8
 80051ba:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80051bc:	1c30      	adds	r0, r6, #0
 80051be:	f7fb f975 	bl	80004ac <__aeabi_fcmpgt>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d000      	beq.n	80051c8 <ADC_Read+0x1c8>
        data.sample_max_temperature_c = data.sample_temperature_c;
 80051c6:	67fe      	str	r6, [r7, #124]	@ 0x7c
    if (data.valve_temperature_c > data.valve_max_temperature_c) {
 80051c8:	0027      	movs	r7, r4
 80051ca:	3788      	adds	r7, #136	@ 0x88
 80051cc:	6839      	ldr	r1, [r7, #0]
 80051ce:	1c28      	adds	r0, r5, #0
 80051d0:	f7fb f96c 	bl	80004ac <__aeabi_fcmpgt>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d000      	beq.n	80051da <ADC_Read+0x1da>
        data.valve_max_temperature_c = data.valve_temperature_c;
 80051d8:	603d      	str	r5, [r7, #0]
    if (data.sample_temperature_c >= OVERTEMP_ERR_C) {
 80051da:	4912      	ldr	r1, [pc, #72]	@ (8005224 <ADC_Read+0x224>)
 80051dc:	1c30      	adds	r0, r6, #0
 80051de:	f7fb f96f 	bl	80004c0 <__aeabi_fcmpge>
 80051e2:	2800      	cmp	r0, #0
 80051e4:	d00b      	beq.n	80051fe <ADC_Read+0x1fe>
		APP_ErrorHandler(ERR_OVERTEMP_SHUTDOWN);
 80051e6:	2006      	movs	r0, #6
 80051e8:	f7fd ffe4 	bl	80031b4 <APP_ErrorHandler>
    data.sh_pwm_during_adc_meas = data.sample_heater_pwm_value;    
 80051ec:	0023      	movs	r3, r4
 80051ee:	88a2      	ldrh	r2, [r4, #4]
 80051f0:	33ac      	adds	r3, #172	@ 0xac
 80051f2:	801a      	strh	r2, [r3, #0]
}
 80051f4:	b005      	add	sp, #20
 80051f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051f8:	4e0b      	ldr	r6, [pc, #44]	@ (8005228 <ADC_Read+0x228>)
 80051fa:	1c30      	adds	r0, r6, #0
 80051fc:	e7bc      	b.n	8005178 <ADC_Read+0x178>
    } else if (data.valve_temperature_c >= OVERTEMP_ERR_C) {
 80051fe:	4909      	ldr	r1, [pc, #36]	@ (8005224 <ADC_Read+0x224>)
 8005200:	1c28      	adds	r0, r5, #0
 8005202:	f7fb f95d 	bl	80004c0 <__aeabi_fcmpge>
 8005206:	2800      	cmp	r0, #0
 8005208:	d0f0      	beq.n	80051ec <ADC_Read+0x1ec>
 800520a:	e7ec      	b.n	80051e6 <ADC_Read+0x1e6>
 800520c:	2000064c 	.word	0x2000064c
 8005210:	20000980 	.word	0x20000980
 8005214:	33333333 	.word	0x33333333
 8005218:	3ff33333 	.word	0x3ff33333
 800521c:	20000a10 	.word	0x20000a10
 8005220:	41300000 	.word	0x41300000
 8005224:	42f00000 	.word	0x42f00000
 8005228:	bf800000 	.word	0xbf800000

0800522c <PWMTimer_ISR>:
// It is recommended to set a flag in the ISR that enables lower priority code to run in user space.

void PWMTimer_ISR(void)
{   
    // Hardware PWM update is handled by Update_PID now
}
 800522c:	4770      	bx	lr
	...

08005230 <PIDTimer_ISR>:
    HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, ledState);
}

void PIDTimer_ISR(void)
{
    flags.flagUpdatePID = true;
 8005230:	2201      	movs	r2, #1
 8005232:	4b01      	ldr	r3, [pc, #4]	@ (8005238 <PIDTimer_ISR+0x8>)
 8005234:	709a      	strb	r2, [r3, #2]
}
 8005236:	4770      	bx	lr
 8005238:	20000978 	.word	0x20000978

0800523c <MinuteTimer_ISR>:

void MinuteTimer_ISR(void)
{
    flags.flag_1minute = true;
 800523c:	2201      	movs	r2, #1
 800523e:	4b01      	ldr	r3, [pc, #4]	@ (8005244 <MinuteTimer_ISR+0x8>)
 8005240:	701a      	strb	r2, [r3, #0]
}
 8005242:	4770      	bx	lr
 8005244:	20000978 	.word	0x20000978

08005248 <DataCollection_ISR>:

void DataCollection_ISR(void)
{
    flags.flagDataCollection = true;
 8005248:	2201      	movs	r2, #1
 800524a:	4b01      	ldr	r3, [pc, #4]	@ (8005250 <DataCollection_ISR+0x8>)
 800524c:	705a      	strb	r2, [r3, #1]
}
 800524e:	4770      	bx	lr
 8005250:	20000978 	.word	0x20000978

08005254 <ActuationDelay_ISR>:

void ActuationDelay_ISR(void)
{
    flags.flagActuationDelay = true;
 8005254:	2201      	movs	r2, #1
 8005256:	4b01      	ldr	r3, [pc, #4]	@ (800525c <ActuationDelay_ISR+0x8>)
 8005258:	71da      	strb	r2, [r3, #7]
}
 800525a:	4770      	bx	lr
 800525c:	20000978 	.word	0x20000978

08005260 <DelayedStart_ISR>:

void DelayedStart_ISR(void)
{
    flags.flagDelayedStart = true;
 8005260:	2201      	movs	r2, #1
 8005262:	4b01      	ldr	r3, [pc, #4]	@ (8005268 <DelayedStart_ISR+0x8>)
 8005264:	715a      	strb	r2, [r3, #5]
}
 8005266:	4770      	bx	lr
 8005268:	20000978 	.word	0x20000978

0800526c <LogData_ISR>:

void LogData_ISR(void)
{
    flags.flagSendLogData = true;
 800526c:	2201      	movs	r2, #1
 800526e:	4b01      	ldr	r3, [pc, #4]	@ (8005274 <LogData_ISR+0x8>)
 8005270:	711a      	strb	r2, [r3, #4]
}
 8005272:	4770      	bx	lr
 8005274:	20000978 	.word	0x20000978

08005278 <LEDTimer_ISR>:
{
 8005278:	b570      	push	{r4, r5, r6, lr}
    if (data.state == self_test_1 || data.state == self_test_2 || data.state == preheat) {
 800527a:	4b14      	ldr	r3, [pc, #80]	@ (80052cc <LEDTimer_ISR+0x54>)
 800527c:	4814      	ldr	r0, [pc, #80]	@ (80052d0 <LEDTimer_ISR+0x58>)
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	4c14      	ldr	r4, [pc, #80]	@ (80052d4 <LEDTimer_ISR+0x5c>)
 8005282:	2b08      	cmp	r3, #8
 8005284:	d80e      	bhi.n	80052a4 <LEDTimer_ISR+0x2c>
 8005286:	2201      	movs	r2, #1
 8005288:	0011      	movs	r1, r2
 800528a:	4099      	lsls	r1, r3
 800528c:	000b      	movs	r3, r1
 800528e:	21ea      	movs	r1, #234	@ 0xea
 8005290:	001d      	movs	r5, r3
 8005292:	0049      	lsls	r1, r1, #1
 8005294:	400d      	ands	r5, r1
 8005296:	420b      	tst	r3, r1
 8005298:	d111      	bne.n	80052be <LEDTimer_ISR+0x46>
 800529a:	39ab      	subs	r1, #171	@ 0xab
 800529c:	39ff      	subs	r1, #255	@ 0xff
        ledState = GPIO_PIN_RESET;       // LED on during amplification_ramp
 800529e:	002a      	movs	r2, r5
 80052a0:	420b      	tst	r3, r1
 80052a2:	d10c      	bne.n	80052be <LEDTimer_ISR+0x46>
 80052a4:	2200      	movs	r2, #0
    } else if (data.minute_test_count == 0) {
 80052a6:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d008      	beq.n	80052be <LEDTimer_ISR+0x46>
        ledState = (HAL_GPIO_ReadPin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1) == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 80052ac:	1ca3      	adds	r3, r4, #2
 80052ae:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 80052b0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80052b2:	f7fe ff15 	bl	80040e0 <HAL_GPIO_ReadPin>
 80052b6:	1e42      	subs	r2, r0, #1
 80052b8:	1e53      	subs	r3, r2, #1
 80052ba:	419a      	sbcs	r2, r3
 80052bc:	b2d2      	uxtb	r2, r2
    HAL_GPIO_WritePin(Pins.GPIOx_LED1, Pins.GPIO_Pin_LED1, ledState);
 80052be:	1ca3      	adds	r3, r4, #2
 80052c0:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 80052c2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80052c4:	f7fe ff12 	bl	80040ec <HAL_GPIO_WritePin>
}
 80052c8:	bd70      	pop	{r4, r5, r6, pc}
 80052ca:	46c0      	nop			@ (mov r8, r8)
 80052cc:	200009b0 	.word	0x200009b0
 80052d0:	20000980 	.word	0x20000980
 80052d4:	2000068c 	.word	0x2000068c

080052d8 <_Z9print_UIDv>:
{
 80052d8:	b513      	push	{r0, r1, r4, lr}
    sprintf(outputStr, "UID_%02X%02X%02X\r\n", uid[15], uid[14], uid[13]);
 80052da:	480b      	ldr	r0, [pc, #44]	@ (8005308 <_Z9print_UIDv+0x30>)
 80052dc:	4c0b      	ldr	r4, [pc, #44]	@ (800530c <_Z9print_UIDv+0x34>)
 80052de:	7800      	ldrb	r0, [r0, #0]
 80052e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005310 <_Z9print_UIDv+0x38>)
 80052e2:	4a0c      	ldr	r2, [pc, #48]	@ (8005314 <_Z9print_UIDv+0x3c>)
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	7812      	ldrb	r2, [r2, #0]
 80052e8:	490b      	ldr	r1, [pc, #44]	@ (8005318 <_Z9print_UIDv+0x40>)
 80052ea:	9000      	str	r0, [sp, #0]
 80052ec:	0020      	movs	r0, r4
 80052ee:	f004 ff8d 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000); 
 80052f2:	0020      	movs	r0, r4
 80052f4:	f7fa fee4 	bl	80000c0 <strlen>
 80052f8:	23fa      	movs	r3, #250	@ 0xfa
 80052fa:	b282      	uxth	r2, r0
 80052fc:	0021      	movs	r1, r4
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4806      	ldr	r0, [pc, #24]	@ (800531c <_Z9print_UIDv+0x44>)
 8005302:	f7ff fcbd 	bl	8004c80 <HAL_UART_Transmit>
}
 8005306:	bd13      	pop	{r0, r1, r4, pc}
 8005308:	1fff0e0d 	.word	0x1fff0e0d
 800530c:	2000086e 	.word	0x2000086e
 8005310:	1fff0e0e 	.word	0x1fff0e0e
 8005314:	1fff0e0f 	.word	0x1fff0e0f
 8005318:	0800aa87 	.word	0x0800aa87
 800531c:	200007cc 	.word	0x200007cc

08005320 <_Z8pid_init8heater_t7CONTROL>:
void pid_init(heater_t heater, CONTROL pid_settings){
 8005320:	b084      	sub	sp, #16
 8005322:	b530      	push	{r4, r5, lr}
  if (data.cold_ambient_temp_mode && pid_settings.cold_temp_adjusted) {
 8005324:	4b0f      	ldr	r3, [pc, #60]	@ (8005364 <_Z8pid_init8heater_t7CONTROL+0x44>)
void pid_init(heater_t heater, CONTROL pid_settings){
 8005326:	b085      	sub	sp, #20
 8005328:	9109      	str	r1, [sp, #36]	@ 0x24
  if (data.cold_ambient_temp_mode && pid_settings.cold_temp_adjusted) {
 800532a:	785b      	ldrb	r3, [r3, #1]
void pid_init(heater_t heater, CONTROL pid_settings){
 800532c:	0005      	movs	r5, r0
 800532e:	ac09      	add	r4, sp, #36	@ 0x24
 8005330:	9809      	ldr	r0, [sp, #36]	@ 0x24
  if (data.cold_ambient_temp_mode && pid_settings.cold_temp_adjusted) {
 8005332:	2b00      	cmp	r3, #0
 8005334:	d005      	beq.n	8005342 <_Z8pid_init8heater_t7CONTROL+0x22>
 8005336:	7e23      	ldrb	r3, [r4, #24]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d002      	beq.n	8005342 <_Z8pid_init8heater_t7CONTROL+0x22>
    adjusted_setpoint = pid_settings.setpoint + pid_settings.cold_temp_offset_c;
 800533c:	69e1      	ldr	r1, [r4, #28]
 800533e:	f000 ff9b 	bl	8006278 <__aeabi_fadd>
  pid_controller_init(
 8005342:	4b09      	ldr	r3, [pc, #36]	@ (8005368 <_Z8pid_init8heater_t7CONTROL+0x48>)
 8005344:	1c01      	adds	r1, r0, #0
 8005346:	9302      	str	r3, [sp, #8]
 8005348:	23ff      	movs	r3, #255	@ 0xff
 800534a:	9301      	str	r3, [sp, #4]
 800534c:	6963      	ldr	r3, [r4, #20]
 800534e:	0028      	movs	r0, r5
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	6923      	ldr	r3, [r4, #16]
 8005354:	68e2      	ldr	r2, [r4, #12]
 8005356:	f000 fd73 	bl	8005e40 <pid_controller_init>
}
 800535a:	b005      	add	sp, #20
 800535c:	bc30      	pop	{r4, r5}
 800535e:	bc08      	pop	{r3}
 8005360:	b004      	add	sp, #16
 8005362:	4718      	bx	r3
 8005364:	20000980 	.word	0x20000980
 8005368:	437a0000 	.word	0x437a0000

0800536c <_Z14power_on_testsv>:
void power_on_tests(void){
 800536c:	b510      	push	{r4, lr}
    ADC_Set_USB_cc_read_state(false);       // disable reading of USB-C CC voltages in the ADC.
 800536e:	2000      	movs	r0, #0
 8005370:	f7fe f81e 	bl	80033b0 <ADC_Set_USB_cc_read_state>
}
 8005374:	bd10      	pop	{r4, pc}
	...

08005378 <_Z13init_adc_datav>:
void init_adc_data(void){
 8005378:	b5f0      	push	{r4, r5, r6, r7, lr}
    rcc_csr_bootstate = RCC->CSR;
 800537a:	4b37      	ldr	r3, [pc, #220]	@ (8005458 <_Z13init_adc_datav+0xe0>)
void init_adc_data(void){
 800537c:	b087      	sub	sp, #28
    rcc_csr_bootstate = RCC->CSR;
 800537e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005380:	9304      	str	r3, [sp, #16]
    ADC_Read();
 8005382:	f7ff fe3d 	bl	8005000 <ADC_Read>
    if (data.system_input_voltage > USB_MIN_VALID_SOURCE_V) {
 8005386:	4b35      	ldr	r3, [pc, #212]	@ (800545c <_Z13init_adc_datav+0xe4>)
 8005388:	4935      	ldr	r1, [pc, #212]	@ (8005460 <_Z13init_adc_datav+0xe8>)
 800538a:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
 800538c:	4d35      	ldr	r5, [pc, #212]	@ (8005464 <_Z13init_adc_datav+0xec>)
 800538e:	1c20      	adds	r0, r4, #0
 8005390:	f7fb f88c 	bl	80004ac <__aeabi_fcmpgt>
 8005394:	2800      	cmp	r0, #0
 8005396:	d003      	beq.n	80053a0 <_Z13init_adc_datav+0x28>
        data.system_on_usb_power = true;
 8005398:	002b      	movs	r3, r5
 800539a:	2201      	movs	r2, #1
 800539c:	3378      	adds	r3, #120	@ 0x78
 800539e:	701a      	strb	r2, [r3, #0]
    sprintf(outputStr, "system_input_voltage: %1.2f vcc_mcu_voltage: %1.2f\r\n", data.system_input_voltage, data.vcc_mcu_voltage);
 80053a0:	1c20      	adds	r0, r4, #0
 80053a2:	f003 ff9b 	bl	80092dc <__aeabi_f2d>
 80053a6:	0006      	movs	r6, r0
 80053a8:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80053aa:	000f      	movs	r7, r1
 80053ac:	f003 ff96 	bl	80092dc <__aeabi_f2d>
 80053b0:	4c2d      	ldr	r4, [pc, #180]	@ (8005468 <_Z13init_adc_datav+0xf0>)
 80053b2:	0032      	movs	r2, r6
 80053b4:	003b      	movs	r3, r7
 80053b6:	9000      	str	r0, [sp, #0]
 80053b8:	9101      	str	r1, [sp, #4]
 80053ba:	492c      	ldr	r1, [pc, #176]	@ (800546c <_Z13init_adc_datav+0xf4>)
 80053bc:	0020      	movs	r0, r4
 80053be:	f004 ff25 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);    
 80053c2:	0020      	movs	r0, r4
 80053c4:	f7fa fe7c 	bl	80000c0 <strlen>
 80053c8:	23fa      	movs	r3, #250	@ 0xfa
 80053ca:	4e29      	ldr	r6, [pc, #164]	@ (8005470 <_Z13init_adc_datav+0xf8>)
 80053cc:	b282      	uxth	r2, r0
 80053ce:	0021      	movs	r1, r4
 80053d0:	0030      	movs	r0, r6
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	f7ff fc54 	bl	8004c80 <HAL_UART_Transmit>
    sprintf(outputStr, "rcc->csr: %08lX usb_cc1_voltage: %1.2f usb_cc2_voltage: %1.2f\r\n", (unsigned long)rcc_csr_bootstate, data.usb_cc1_voltage, data.usb_cc2_voltage);
 80053d8:	002b      	movs	r3, r5
 80053da:	3394      	adds	r3, #148	@ 0x94
 80053dc:	6818      	ldr	r0, [r3, #0]
 80053de:	f003 ff7d 	bl	80092dc <__aeabi_f2d>
 80053e2:	002b      	movs	r3, r5
 80053e4:	9002      	str	r0, [sp, #8]
 80053e6:	9103      	str	r1, [sp, #12]
 80053e8:	3390      	adds	r3, #144	@ 0x90
 80053ea:	6818      	ldr	r0, [r3, #0]
 80053ec:	f003 ff76 	bl	80092dc <__aeabi_f2d>
 80053f0:	4f20      	ldr	r7, [pc, #128]	@ (8005474 <_Z13init_adc_datav+0xfc>)
 80053f2:	9000      	str	r0, [sp, #0]
 80053f4:	9101      	str	r1, [sp, #4]
 80053f6:	9a04      	ldr	r2, [sp, #16]
 80053f8:	0039      	movs	r1, r7
 80053fa:	0020      	movs	r0, r4
 80053fc:	f004 ff06 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);    
 8005400:	0020      	movs	r0, r4
 8005402:	f7fa fe5d 	bl	80000c0 <strlen>
 8005406:	23fa      	movs	r3, #250	@ 0xfa
 8005408:	b282      	uxth	r2, r0
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	0021      	movs	r1, r4
 800540e:	0030      	movs	r0, r6
 8005410:	f7ff fc36 	bl	8004c80 <HAL_UART_Transmit>
    sprintf(outputStr, "sample_temperature_c: %1.2f valve_temperature_c: %1.2f\r\n", data.sample_temperature_c, data.valve_temperature_c);
 8005414:	69e8      	ldr	r0, [r5, #28]
 8005416:	f003 ff61 	bl	80092dc <__aeabi_f2d>
 800541a:	9004      	str	r0, [sp, #16]
 800541c:	9105      	str	r1, [sp, #20]
 800541e:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8005420:	f003 ff5c 	bl	80092dc <__aeabi_f2d>
 8005424:	9a04      	ldr	r2, [sp, #16]
 8005426:	9b05      	ldr	r3, [sp, #20]
 8005428:	4f13      	ldr	r7, [pc, #76]	@ (8005478 <_Z13init_adc_datav+0x100>)
 800542a:	9000      	str	r0, [sp, #0]
 800542c:	9101      	str	r1, [sp, #4]
 800542e:	0039      	movs	r1, r7
 8005430:	0020      	movs	r0, r4
 8005432:	f004 feeb 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);   
 8005436:	0020      	movs	r0, r4
 8005438:	f7fa fe42 	bl	80000c0 <strlen>
 800543c:	23fa      	movs	r3, #250	@ 0xfa
 800543e:	b282      	uxth	r2, r0
 8005440:	0021      	movs	r1, r4
 8005442:	0030      	movs	r0, r6
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	f7ff fc1b 	bl	8004c80 <HAL_UART_Transmit>
    data.self_test_sh_start_temp_c = data.sample_temperature_c;
 800544a:	69eb      	ldr	r3, [r5, #28]
 800544c:	60eb      	str	r3, [r5, #12]
    data.self_test_vh_start_temp_c = data.valve_temperature_c;
 800544e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005450:	612b      	str	r3, [r5, #16]
}
 8005452:	b007      	add	sp, #28
 8005454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005456:	46c0      	nop			@ (mov r8, r8)
 8005458:	40021000 	.word	0x40021000
 800545c:	20000984 	.word	0x20000984
 8005460:	40900000 	.word	0x40900000
 8005464:	20000980 	.word	0x20000980
 8005468:	2000086e 	.word	0x2000086e
 800546c:	0800aa9a 	.word	0x0800aa9a
 8005470:	200007cc 	.word	0x200007cc
 8005474:	0800aacf 	.word	0x0800aacf
 8005478:	0800ab0f 	.word	0x0800ab0f

0800547c <_Z15start_naat_testv>:
void start_naat_test(void) {
 800547c:	b5f0      	push	{r4, r5, r6, r7, lr}
    data.msec_test_count = 0;
 800547e:	2500      	movs	r5, #0
 8005480:	4c3a      	ldr	r4, [pc, #232]	@ (800556c <_Z15start_naat_testv+0xf0>)
    data.state = low_power;
 8005482:	4b3b      	ldr	r3, [pc, #236]	@ (8005570 <_Z15start_naat_testv+0xf4>)
    data.valve_max_temperature_c = 0;
 8005484:	0022      	movs	r2, r4
 8005486:	0021      	movs	r1, r4
void start_naat_test(void) {
 8005488:	b089      	sub	sp, #36	@ 0x24
    data.state = low_power;
 800548a:	701d      	strb	r5, [r3, #0]
    data.valve_max_temperature_c = 0;
 800548c:	2300      	movs	r3, #0
 800548e:	3208      	adds	r2, #8
 8005490:	3188      	adds	r1, #136	@ 0x88
    data.sample_max_temperature_c = 0;
 8005492:	67d3      	str	r3, [r2, #124]	@ 0x7c
    data.valve_max_temperature_c = 0;
 8005494:	600b      	str	r3, [r1, #0]
    data.valve_ramp_start_time_msec = 0;        
 8005496:	0023      	movs	r3, r4
 8005498:	33a0      	adds	r3, #160	@ 0xa0
 800549a:	601d      	str	r5, [r3, #0]
    data.valve_ramp_time_sec = 0;    
 800549c:	0023      	movs	r3, r4
 800549e:	33a4      	adds	r3, #164	@ 0xa4
 80054a0:	601d      	str	r5, [r3, #0]
    data.sample_ramp_time_sec = 0;    
 80054a2:	0023      	movs	r3, r4
    pwm_amp_ctrl.enabled = true;    
 80054a4:	2601      	movs	r6, #1
    data.sample_ramp_time_sec = 0;    
 80054a6:	339c      	adds	r3, #156	@ 0x9c
 80054a8:	601d      	str	r5, [r3, #0]
    data.self_test_sh_start_temp_c = data.sample_temperature_c;
 80054aa:	69e3      	ldr	r3, [r4, #28]
    pwm_amp_ctrl.enabled = true;    
 80054ac:	4f31      	ldr	r7, [pc, #196]	@ (8005574 <_Z15start_naat_testv+0xf8>)
    data.self_test_sh_start_temp_c = data.sample_temperature_c;
 80054ae:	60e3      	str	r3, [r4, #12]
    data.self_test_vh_start_temp_c = data.valve_temperature_c;
 80054b0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    PWM_Set_Sample_Heater_Channels(0, 0);
 80054b2:	0029      	movs	r1, r5
    data.self_test_vh_start_temp_c = data.valve_temperature_c;
 80054b4:	6123      	str	r3, [r4, #16]
    pwm_valve_ctrl.enabled = true;
 80054b6:	4b30      	ldr	r3, [pc, #192]	@ (8005578 <_Z15start_naat_testv+0xfc>)
    PWM_Set_Sample_Heater_Channels(0, 0);
 80054b8:	0028      	movs	r0, r5
    pwm_valve_ctrl.enabled = true;
 80054ba:	9307      	str	r3, [sp, #28]
 80054bc:	701e      	strb	r6, [r3, #0]
    data.msec_test_count = 0;
 80054be:	63a5      	str	r5, [r4, #56]	@ 0x38
    data.sample_heater_pwm_value = 0;
 80054c0:	80a5      	strh	r5, [r4, #4]
    data.minute_test_count = 0;
 80054c2:	63e5      	str	r5, [r4, #60]	@ 0x3c
    pwm_amp_ctrl.enabled = true;    
 80054c4:	703e      	strb	r6, [r7, #0]
    PWM_Set_Sample_Heater_Channels(0, 0);
 80054c6:	f7fe fa19 	bl	80038fc <PWM_Set_Sample_Heater_Channels>
    PWM_Set_Valve_Heater_Channels(0, 0);
 80054ca:	0029      	movs	r1, r5
 80054cc:	0028      	movs	r0, r5
 80054ce:	f7fe fa21 	bl	8003914 <PWM_Set_Valve_Heater_Channels>
    HAL_GPIO_WritePin(Pins.GPIOx_LED2, Pins.GPIO_Pin_LED2, GPIO_PIN_SET); // Turn off LED2    
 80054d2:	4b2a      	ldr	r3, [pc, #168]	@ (800557c <_Z15start_naat_testv+0x100>)
 80054d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005580 <_Z15start_naat_testv+0x104>)
 80054d6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80054d8:	8811      	ldrh	r1, [r2, #0]
 80054da:	0032      	movs	r2, r6
 80054dc:	f7fe fe06 	bl	80040ec <HAL_GPIO_WritePin>
    if (data.state == low_power) {
 80054e0:	4b23      	ldr	r3, [pc, #140]	@ (8005570 <_Z15start_naat_testv+0xf4>)
    data.test_active = true;
 80054e2:	7026      	strb	r6, [r4, #0]
    if (data.state == low_power) {
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	42ab      	cmp	r3, r5
 80054e8:	d12f      	bne.n	800554a <_Z15start_naat_testv+0xce>
                pwm_valve_ctrl.heater_level_high = false;
 80054ea:	9a07      	ldr	r2, [sp, #28]
                pwm_amp_ctrl.heater_level_high = false;
 80054ec:	70bb      	strb	r3, [r7, #2]
                pwm_valve_ctrl.heater_level_high = false;
 80054ee:	7093      	strb	r3, [r2, #2]
                if (data.cold_ambient_temp_mode) {
 80054f0:	7863      	ldrb	r3, [r4, #1]
 80054f2:	42ab      	cmp	r3, r5
 80054f4:	d001      	beq.n	80054fa <_Z15start_naat_testv+0x7e>
                    pwm_amp_ctrl.heater_level_high = true;
 80054f6:	70be      	strb	r6, [r7, #2]
                    pwm_valve_ctrl.heater_level_high = true;
 80054f8:	7096      	strb	r6, [r2, #2]
                data.state = amplification_ramp;
 80054fa:	2301      	movs	r3, #1
        pid_init(SAMPLE_HEATER, sample_amp_control[data.state]);
 80054fc:	4669      	mov	r1, sp
                data.state = amplification_ramp;
 80054fe:	3430      	adds	r4, #48	@ 0x30
 8005500:	7023      	strb	r3, [r4, #0]
        pid_init(SAMPLE_HEATER, sample_amp_control[data.state]);
 8005502:	4b20      	ldr	r3, [pc, #128]	@ (8005584 <_Z15start_naat_testv+0x108>)
 8005504:	4a20      	ldr	r2, [pc, #128]	@ (8005588 <_Z15start_naat_testv+0x10c>)
 8005506:	cbc1      	ldmia	r3!, {r0, r6, r7}
 8005508:	c1c1      	stmia	r1!, {r0, r6, r7}
 800550a:	cb41      	ldmia	r3!, {r0, r6}
 800550c:	c141      	stmia	r1!, {r0, r6}
 800550e:	0013      	movs	r3, r2
 8005510:	3320      	adds	r3, #32
 8005512:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005514:	2000      	movs	r0, #0
 8005516:	f7ff ff03 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
        pid_init(VALVE_HEATER, valve_amp_control[data.state]);
 800551a:	7820      	ldrb	r0, [r4, #0]
 800551c:	491b      	ldr	r1, [pc, #108]	@ (800558c <_Z15start_naat_testv+0x110>)
 800551e:	0140      	lsls	r0, r0, #5
 8005520:	180c      	adds	r4, r1, r0
 8005522:	0023      	movs	r3, r4
 8005524:	466a      	mov	r2, sp
 8005526:	330c      	adds	r3, #12
 8005528:	cbe0      	ldmia	r3!, {r5, r6, r7}
 800552a:	c2e0      	stmia	r2!, {r5, r6, r7}
 800552c:	cbc0      	ldmia	r3!, {r6, r7}
 800552e:	c2c0      	stmia	r2!, {r6, r7}
 8005530:	5841      	ldr	r1, [r0, r1]
 8005532:	6862      	ldr	r2, [r4, #4]
 8005534:	2001      	movs	r0, #1
 8005536:	68a3      	ldr	r3, [r4, #8]
 8005538:	f7ff fef2 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
    Enable_timer(PIDTimerNumber);
 800553c:	2000      	movs	r0, #0
 800553e:	4b14      	ldr	r3, [pc, #80]	@ (8005590 <_Z15start_naat_testv+0x114>)
 8005540:	5618      	ldrsb	r0, [r3, r0]
 8005542:	f000 fda5 	bl	8006090 <Enable_timer>
}
 8005546:	b009      	add	sp, #36	@ 0x24
 8005548:	bdf0      	pop	{r4, r5, r6, r7, pc}
        sprintf(outputStr, "Err: Invalid test starting state.\r\n");		   
 800554a:	4c12      	ldr	r4, [pc, #72]	@ (8005594 <_Z15start_naat_testv+0x118>)
 800554c:	4912      	ldr	r1, [pc, #72]	@ (8005598 <_Z15start_naat_testv+0x11c>)
 800554e:	0020      	movs	r0, r4
 8005550:	f004 fe84 	bl	800a25c <strcpy>
        HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);	
 8005554:	0020      	movs	r0, r4
 8005556:	f7fa fdb3 	bl	80000c0 <strlen>
 800555a:	23fa      	movs	r3, #250	@ 0xfa
 800555c:	b282      	uxth	r2, r0
 800555e:	0021      	movs	r1, r4
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	480e      	ldr	r0, [pc, #56]	@ (800559c <_Z15start_naat_testv+0x120>)
 8005564:	f7ff fb8c 	bl	8004c80 <HAL_UART_Transmit>
 8005568:	e7e8      	b.n	800553c <_Z15start_naat_testv+0xc0>
 800556a:	46c0      	nop			@ (mov r8, r8)
 800556c:	20000980 	.word	0x20000980
 8005570:	200009b0 	.word	0x200009b0
 8005574:	2000086b 	.word	0x2000086b
 8005578:	20000868 	.word	0x20000868
 800557c:	2000068c 	.word	0x2000068c
 8005580:	200006d4 	.word	0x200006d4
 8005584:	200003e0 	.word	0x200003e0
 8005588:	200003b4 	.word	0x200003b4
 800558c:	20000294 	.word	0x20000294
 8005590:	20000975 	.word	0x20000975
 8005594:	2000086e 	.word	0x2000086e
 8005598:	0800ab48 	.word	0x0800ab48
 800559c:	200007cc 	.word	0x200007cc

080055a0 <_Z14stop_naat_testv>:
void stop_naat_test(void) {
 80055a0:	b510      	push	{r4, lr}
    data.test_active = false;
 80055a2:	2400      	movs	r4, #0
 80055a4:	4b15      	ldr	r3, [pc, #84]	@ (80055fc <_Z14stop_naat_testv+0x5c>)
    PWM_Set_Sample_Heater_Channels(0, 0);
 80055a6:	0021      	movs	r1, r4
    data.state = low_power;
 80055a8:	001a      	movs	r2, r3
    data.test_active = false;
 80055aa:	701c      	strb	r4, [r3, #0]
    data.sample_heater_pwm_value = 0;
 80055ac:	809c      	strh	r4, [r3, #4]
    pwm_amp_ctrl.enabled = false;    
 80055ae:	4b14      	ldr	r3, [pc, #80]	@ (8005600 <_Z14stop_naat_testv+0x60>)
    data.state = low_power;
 80055b0:	3230      	adds	r2, #48	@ 0x30
    pwm_amp_ctrl.enabled = false;    
 80055b2:	701c      	strb	r4, [r3, #0]
    pwm_valve_ctrl.enabled = false;
 80055b4:	4b13      	ldr	r3, [pc, #76]	@ (8005604 <_Z14stop_naat_testv+0x64>)
    PWM_Set_Sample_Heater_Channels(0, 0);
 80055b6:	0020      	movs	r0, r4
    data.state = low_power;
 80055b8:	7014      	strb	r4, [r2, #0]
    pwm_valve_ctrl.enabled = false;
 80055ba:	701c      	strb	r4, [r3, #0]
    PWM_Set_Sample_Heater_Channels(0, 0);
 80055bc:	f7fe f99e 	bl	80038fc <PWM_Set_Sample_Heater_Channels>
    PWM_Set_Valve_Heater_Channels(0, 0);
 80055c0:	0021      	movs	r1, r4
 80055c2:	0020      	movs	r0, r4
 80055c4:	f7fe f9a6 	bl	8003914 <PWM_Set_Valve_Heater_Channels>
    Disable_timer(LogTimerNumber);                
 80055c8:	2000      	movs	r0, #0
 80055ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005608 <_Z14stop_naat_testv+0x68>)
 80055cc:	5618      	ldrsb	r0, [r3, r0]
 80055ce:	f000 fd87 	bl	80060e0 <Disable_timer>
    Disable_timer(MinuteTimerNumber);
 80055d2:	2000      	movs	r0, #0
 80055d4:	4b0d      	ldr	r3, [pc, #52]	@ (800560c <_Z14stop_naat_testv+0x6c>)
 80055d6:	5618      	ldrsb	r0, [r3, r0]
 80055d8:	f000 fd82 	bl	80060e0 <Disable_timer>
    sprintf(outputStr, "Test stopped.\r\n");		
 80055dc:	4c0c      	ldr	r4, [pc, #48]	@ (8005610 <_Z14stop_naat_testv+0x70>)
 80055de:	490d      	ldr	r1, [pc, #52]	@ (8005614 <_Z14stop_naat_testv+0x74>)
 80055e0:	0020      	movs	r0, r4
 80055e2:	f004 fe3b 	bl	800a25c <strcpy>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);	
 80055e6:	0020      	movs	r0, r4
 80055e8:	f7fa fd6a 	bl	80000c0 <strlen>
 80055ec:	23fa      	movs	r3, #250	@ 0xfa
 80055ee:	b282      	uxth	r2, r0
 80055f0:	0021      	movs	r1, r4
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4808      	ldr	r0, [pc, #32]	@ (8005618 <_Z14stop_naat_testv+0x78>)
 80055f6:	f7ff fb43 	bl	8004c80 <HAL_UART_Transmit>
}
 80055fa:	bd10      	pop	{r4, pc}
 80055fc:	20000980 	.word	0x20000980
 8005600:	2000086b 	.word	0x2000086b
 8005604:	20000868 	.word	0x20000868
 8005608:	20000971 	.word	0x20000971
 800560c:	20000974 	.word	0x20000974
 8005610:	2000086e 	.word	0x2000086e
 8005614:	0800ab6c 	.word	0x0800ab6c
 8005618:	200007cc 	.word	0x200007cc

0800561c <_Z9Data_initv>:
    flags.flagDataCollection = false;
 800561c:	2200      	movs	r2, #0
    flags.flagDelayedStart = true;
 800561e:	2101      	movs	r1, #1
    flags.flagDataCollection = false;
 8005620:	4b19      	ldr	r3, [pc, #100]	@ (8005688 <_Z9Data_initv+0x6c>)
{    
 8005622:	b510      	push	{r4, lr}
    flags.flagDataCollection = false;
 8005624:	705a      	strb	r2, [r3, #1]
    flags.flagUpdatePID = false;
 8005626:	709a      	strb	r2, [r3, #2]
    flags.flagUpdateLED = false;
 8005628:	70da      	strb	r2, [r3, #3]
    flags.flagDelayedStart = true;
 800562a:	7159      	strb	r1, [r3, #5]
    data.self_test_sh_start_temp_c = 0;
 800562c:	2100      	movs	r1, #0
    flags.flagPushbutton = false;
 800562e:	719a      	strb	r2, [r3, #6]
    flags.flag_1minute = false;
 8005630:	701a      	strb	r2, [r3, #0]
    flags.flagActuationDelay = false;
 8005632:	71da      	strb	r2, [r3, #7]
    data.test_active = false;
 8005634:	4b15      	ldr	r3, [pc, #84]	@ (800568c <_Z9Data_initv+0x70>)
    data.system_input_voltage = 0;
 8005636:	1d18      	adds	r0, r3, #4
 8005638:	67c1      	str	r1, [r0, #124]	@ 0x7c
    data.system_on_usb_power = false;
 800563a:	0018      	movs	r0, r3
 800563c:	3078      	adds	r0, #120	@ 0x78
 800563e:	7002      	strb	r2, [r0, #0]
    data.valve_max_temperature_c = 0;
 8005640:	001c      	movs	r4, r3
 8005642:	0018      	movs	r0, r3
 8005644:	3488      	adds	r4, #136	@ 0x88
 8005646:	3008      	adds	r0, #8
    data.self_test_sh_start_temp_c = 0;
 8005648:	60d9      	str	r1, [r3, #12]
    data.self_test_vh_start_temp_c = 0;
 800564a:	6119      	str	r1, [r3, #16]
    data.sample_temperature_c = 0;
 800564c:	61d9      	str	r1, [r3, #28]
    data.valve_temperature_c = 0;
 800564e:	6299      	str	r1, [r3, #40]	@ 0x28
    data.py32_temperature_c = 0;
 8005650:	62d9      	str	r1, [r3, #44]	@ 0x2c
    data.vcc_mcu_voltage = 0;
 8005652:	67d9      	str	r1, [r3, #124]	@ 0x7c
    data.valve_max_temperature_c = 0;
 8005654:	6021      	str	r1, [r4, #0]
    data.sample_max_temperature_c = 0;    
 8005656:	67c1      	str	r1, [r0, #124]	@ 0x7c
    data.sample_ramp_start_time_msec = 0;    
 8005658:	0019      	movs	r1, r3
 800565a:	3198      	adds	r1, #152	@ 0x98
 800565c:	600a      	str	r2, [r1, #0]
    data.sample_ramp_time_sec = 0;    
 800565e:	0019      	movs	r1, r3
 8005660:	319c      	adds	r1, #156	@ 0x9c
 8005662:	600a      	str	r2, [r1, #0]
    data.valve_ramp_start_time_msec = 0;    
 8005664:	0019      	movs	r1, r3
 8005666:	31a0      	adds	r1, #160	@ 0xa0
    data.minute_test_count = 0;
 8005668:	63da      	str	r2, [r3, #60]	@ 0x3c
    data.test_active = false;
 800566a:	701a      	strb	r2, [r3, #0]
    data.msec_tick_count = 0;
 800566c:	635a      	str	r2, [r3, #52]	@ 0x34
    data.state = low_power;
 800566e:	861a      	strh	r2, [r3, #48]	@ 0x30
    data.heater_phase_counter_ms = 0;  // Initialize phase tracking counter
 8005670:	609a      	str	r2, [r3, #8]
    data.cold_ambient_temp_mode = false;
 8005672:	705a      	strb	r2, [r3, #1]
    data.usb_power_limit_mode = false;  // Will be set based on power source detection
 8005674:	805a      	strh	r2, [r3, #2]
    data.sample_heater_pwm_value = 0;
 8005676:	809a      	strh	r2, [r3, #4]
    data.msec_test_count = 0;
 8005678:	639a      	str	r2, [r3, #56]	@ 0x38
    data.valve_ramp_start_time_msec = 0;    
 800567a:	600a      	str	r2, [r1, #0]
    data.valve_ramp_time_sec = 0;    
 800567c:	0019      	movs	r1, r3
    data.sh_pwm_during_adc_meas = 0;    
 800567e:	33ac      	adds	r3, #172	@ 0xac
    data.valve_ramp_time_sec = 0;    
 8005680:	31a4      	adds	r1, #164	@ 0xa4
 8005682:	600a      	str	r2, [r1, #0]
    data.sh_pwm_during_adc_meas = 0;    
 8005684:	801a      	strh	r2, [r3, #0]
}
 8005686:	bd10      	pop	{r4, pc}
 8005688:	20000978 	.word	0x20000978
 800568c:	20000980 	.word	0x20000980

08005690 <_Z12system_setupv>:
void system_setup() {
 8005690:	b5f0      	push	{r4, r5, r6, r7, lr}
    pushbutton_value = GPIO_PIN_SET;
 8005692:	2701      	movs	r7, #1
    pwm_amp_ctrl.enabled = false;
 8005694:	2400      	movs	r4, #0
void system_setup() {
 8005696:	b08b      	sub	sp, #44	@ 0x2c
    HAL_Init();
 8005698:	f7fe fa00 	bl	8003a9c <HAL_Init>
    APP_SystemClockConfig(); 
 800569c:	f000 fd7e 	bl	800619c <APP_SystemClockConfig>
    GPIO_Init();
 80056a0:	f7fd ff78 	bl	8003594 <GPIO_Init>
    TIMER_Init();
 80056a4:	f000 fc98 	bl	8005fd8 <TIMER_Init>
    UART_Init();
 80056a8:	f7fe f992 	bl	80039d0 <UART_Init>
    ADC_Init();
 80056ac:	f7fd febc 	bl	8003428 <ADC_Init>
    PWM_Init();
 80056b0:	f7fe f84e 	bl	8003750 <PWM_Init>
    Data_init();
 80056b4:	f7ff ffb2 	bl	800561c <_Z9Data_initv>
    pushbutton_value = GPIO_PIN_SET;
 80056b8:	4b4a      	ldr	r3, [pc, #296]	@ (80057e4 <_Z12system_setupv+0x154>)
    sprintf(outputStr, "NAATOS V2 PY32F003 MK. %s %s\r\n", FW_VERSION_STR, BUILD_HW_STR);		
 80056ba:	4d4b      	ldr	r5, [pc, #300]	@ (80057e8 <_Z12system_setupv+0x158>)
    pushbutton_value = GPIO_PIN_SET;
 80056bc:	701f      	strb	r7, [r3, #0]
    last_pushbutton_value = GPIO_PIN_SET;
 80056be:	4b4b      	ldr	r3, [pc, #300]	@ (80057ec <_Z12system_setupv+0x15c>)
    pwm_valve_ctrl.enabled = false;
 80056c0:	4a4b      	ldr	r2, [pc, #300]	@ (80057f0 <_Z12system_setupv+0x160>)
    last_pushbutton_value = GPIO_PIN_SET;
 80056c2:	701f      	strb	r7, [r3, #0]
    pwm_amp_ctrl.enabled = false;
 80056c4:	4b4b      	ldr	r3, [pc, #300]	@ (80057f4 <_Z12system_setupv+0x164>)
    sprintf(outputStr, "NAATOS V2 PY32F003 MK. %s %s\r\n", FW_VERSION_STR, BUILD_HW_STR);		
 80056c6:	0028      	movs	r0, r5
 80056c8:	494b      	ldr	r1, [pc, #300]	@ (80057f8 <_Z12system_setupv+0x168>)
    pwm_amp_ctrl.enabled = false;
 80056ca:	701c      	strb	r4, [r3, #0]
    pwm_valve_ctrl.enabled = false;
 80056cc:	7014      	strb	r4, [r2, #0]
    pwm_amp_ctrl.heater_level_high = false;
 80056ce:	709c      	strb	r4, [r3, #2]
    pwm_valve_ctrl.heater_level_high = false;
 80056d0:	7094      	strb	r4, [r2, #2]
    sprintf(outputStr, "NAATOS V2 PY32F003 MK. %s %s\r\n", FW_VERSION_STR, BUILD_HW_STR);		
 80056d2:	4b4a      	ldr	r3, [pc, #296]	@ (80057fc <_Z12system_setupv+0x16c>)
 80056d4:	4a4a      	ldr	r2, [pc, #296]	@ (8005800 <_Z12system_setupv+0x170>)
 80056d6:	f004 fd99 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);	
 80056da:	0028      	movs	r0, r5
 80056dc:	f7fa fcf0 	bl	80000c0 <strlen>
 80056e0:	23fa      	movs	r3, #250	@ 0xfa
 80056e2:	b282      	uxth	r2, r0
 80056e4:	0029      	movs	r1, r5
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4846      	ldr	r0, [pc, #280]	@ (8005804 <_Z12system_setupv+0x174>)
 80056ea:	f7ff fac9 	bl	8004c80 <HAL_UART_Transmit>
    print_UID();
 80056ee:	f7ff fdf3 	bl	80052d8 <_Z9print_UIDv>
    PWMTimerNumber = Register_timer(PWMTimer_ISR,  PWM_TIMER_INTERVAL);
 80056f2:	0039      	movs	r1, r7
 80056f4:	4844      	ldr	r0, [pc, #272]	@ (8005808 <_Z12system_setupv+0x178>)
 80056f6:	f000 fcb3 	bl	8006060 <Register_timer>
    LEDTimerNumber = Register_timer(LEDTimer_ISR,  LED_TIMER_INTERVAL_AMPLIFICATION);   
 80056fa:	21fa      	movs	r1, #250	@ 0xfa
    PWMTimerNumber = Register_timer(PWMTimer_ISR,  PWM_TIMER_INTERVAL);
 80056fc:	4b43      	ldr	r3, [pc, #268]	@ (800580c <_Z12system_setupv+0x17c>)
    LEDTimerNumber = Register_timer(LEDTimer_ISR,  LED_TIMER_INTERVAL_AMPLIFICATION);   
 80056fe:	0049      	lsls	r1, r1, #1
    PWMTimerNumber = Register_timer(PWMTimer_ISR,  PWM_TIMER_INTERVAL);
 8005700:	7018      	strb	r0, [r3, #0]
    LEDTimerNumber = Register_timer(LEDTimer_ISR,  LED_TIMER_INTERVAL_AMPLIFICATION);   
 8005702:	4843      	ldr	r0, [pc, #268]	@ (8005810 <_Z12system_setupv+0x180>)
 8005704:	f000 fcac 	bl	8006060 <Register_timer>
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 8005708:	21fa      	movs	r1, #250	@ 0xfa
    LEDTimerNumber = Register_timer(LEDTimer_ISR,  LED_TIMER_INTERVAL_AMPLIFICATION);   
 800570a:	4b42      	ldr	r3, [pc, #264]	@ (8005814 <_Z12system_setupv+0x184>)
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 800570c:	0049      	lsls	r1, r1, #1
    LEDTimerNumber = Register_timer(LEDTimer_ISR,  LED_TIMER_INTERVAL_AMPLIFICATION);   
 800570e:	7018      	strb	r0, [r3, #0]
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 8005710:	4841      	ldr	r0, [pc, #260]	@ (8005818 <_Z12system_setupv+0x188>)
    LEDTimerNumber = Register_timer(LEDTimer_ISR,  LED_TIMER_INTERVAL_AMPLIFICATION);   
 8005712:	9306      	str	r3, [sp, #24]
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 8005714:	f000 fca4 	bl	8006060 <Register_timer>
    PIDTimerNumber = Register_timer(PIDTimer_ISR,  PID_TIMER_INTERVAL);
 8005718:	21fa      	movs	r1, #250	@ 0xfa
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 800571a:	4b40      	ldr	r3, [pc, #256]	@ (800581c <_Z12system_setupv+0x18c>)
    PIDTimerNumber = Register_timer(PIDTimer_ISR,  PID_TIMER_INTERVAL);
 800571c:	0049      	lsls	r1, r1, #1
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 800571e:	7018      	strb	r0, [r3, #0]
    PIDTimerNumber = Register_timer(PIDTimer_ISR,  PID_TIMER_INTERVAL);
 8005720:	483f      	ldr	r0, [pc, #252]	@ (8005820 <_Z12system_setupv+0x190>)
    DataCollectionTimerNumber = Register_timer(DataCollection_ISR,  DATA_COLLECTION_TIMER_INTERVAL);
 8005722:	9307      	str	r3, [sp, #28]
    PIDTimerNumber = Register_timer(PIDTimer_ISR,  PID_TIMER_INTERVAL);
 8005724:	f000 fc9c 	bl	8006060 <Register_timer>
 8005728:	4b3e      	ldr	r3, [pc, #248]	@ (8005824 <_Z12system_setupv+0x194>)
    MinuteTimerNumber = Register_timer(MinuteTimer_ISR,  MINUTE_TIMER_INTERVAL);
 800572a:	493f      	ldr	r1, [pc, #252]	@ (8005828 <_Z12system_setupv+0x198>)
    PIDTimerNumber = Register_timer(PIDTimer_ISR,  PID_TIMER_INTERVAL);
 800572c:	7018      	strb	r0, [r3, #0]
    MinuteTimerNumber = Register_timer(MinuteTimer_ISR,  MINUTE_TIMER_INTERVAL);
 800572e:	483f      	ldr	r0, [pc, #252]	@ (800582c <_Z12system_setupv+0x19c>)
 8005730:	f000 fc96 	bl	8006060 <Register_timer>
 8005734:	4b3e      	ldr	r3, [pc, #248]	@ (8005830 <_Z12system_setupv+0x1a0>)
    DelayedStartTimerNumber = Register_timer(DelayedStart_ISR,  STARTUP_DELAY_MS);
 8005736:	493f      	ldr	r1, [pc, #252]	@ (8005834 <_Z12system_setupv+0x1a4>)
    MinuteTimerNumber = Register_timer(MinuteTimer_ISR,  MINUTE_TIMER_INTERVAL);
 8005738:	7018      	strb	r0, [r3, #0]
    DelayedStartTimerNumber = Register_timer(DelayedStart_ISR,  STARTUP_DELAY_MS);
 800573a:	483f      	ldr	r0, [pc, #252]	@ (8005838 <_Z12system_setupv+0x1a8>)
 800573c:	f000 fc90 	bl	8006060 <Register_timer>
 8005740:	4b3e      	ldr	r3, [pc, #248]	@ (800583c <_Z12system_setupv+0x1ac>)
    ActuationDelayTimerNumber = Register_timer(ActuationDelay_ISR,  ACTUATION_DELAY_TIMER_INTERVAL);
 8005742:	493f      	ldr	r1, [pc, #252]	@ (8005840 <_Z12system_setupv+0x1b0>)
    DelayedStartTimerNumber = Register_timer(DelayedStart_ISR,  STARTUP_DELAY_MS);
 8005744:	7018      	strb	r0, [r3, #0]
    ActuationDelayTimerNumber = Register_timer(ActuationDelay_ISR,  ACTUATION_DELAY_TIMER_INTERVAL);
 8005746:	483f      	ldr	r0, [pc, #252]	@ (8005844 <_Z12system_setupv+0x1b4>)
 8005748:	f000 fc8a 	bl	8006060 <Register_timer>
    LogTimerNumber = Register_timer(LogData_ISR,  LOG_TIMER_INTERVAL);
 800574c:	21fa      	movs	r1, #250	@ 0xfa
    ActuationDelayTimerNumber = Register_timer(ActuationDelay_ISR,  ACTUATION_DELAY_TIMER_INTERVAL);
 800574e:	4b3e      	ldr	r3, [pc, #248]	@ (8005848 <_Z12system_setupv+0x1b8>)
    LogTimerNumber = Register_timer(LogData_ISR,  LOG_TIMER_INTERVAL);
 8005750:	0049      	lsls	r1, r1, #1
    ActuationDelayTimerNumber = Register_timer(ActuationDelay_ISR,  ACTUATION_DELAY_TIMER_INTERVAL);
 8005752:	7018      	strb	r0, [r3, #0]
        flags.flagPushbutton = true;    // start the test right away
 8005754:	4b3d      	ldr	r3, [pc, #244]	@ (800584c <_Z12system_setupv+0x1bc>)
    LogTimerNumber = Register_timer(LogData_ISR,  LOG_TIMER_INTERVAL);
 8005756:	483e      	ldr	r0, [pc, #248]	@ (8005850 <_Z12system_setupv+0x1c0>)
        flags.flagPushbutton = true;    // start the test right away
 8005758:	719f      	strb	r7, [r3, #6]
    LogTimerNumber = Register_timer(LogData_ISR,  LOG_TIMER_INTERVAL);
 800575a:	f000 fc81 	bl	8006060 <Register_timer>
 800575e:	4b3d      	ldr	r3, [pc, #244]	@ (8005854 <_Z12system_setupv+0x1c4>)
    pid_init(SAMPLE_HEATER, sample_amp_control[data.state]);
 8005760:	4a3d      	ldr	r2, [pc, #244]	@ (8005858 <_Z12system_setupv+0x1c8>)
    LogTimerNumber = Register_timer(LogData_ISR,  LOG_TIMER_INTERVAL);
 8005762:	7018      	strb	r0, [r3, #0]
    pid_init(SAMPLE_HEATER, sample_amp_control[data.state]);
 8005764:	9208      	str	r2, [sp, #32]
 8005766:	7812      	ldrb	r2, [r2, #0]
 8005768:	4b3c      	ldr	r3, [pc, #240]	@ (800585c <_Z12system_setupv+0x1cc>)
 800576a:	0152      	lsls	r2, r2, #5
 800576c:	1898      	adds	r0, r3, r2
 800576e:	469c      	mov	ip, r3
 8005770:	0003      	movs	r3, r0
 8005772:	4669      	mov	r1, sp
 8005774:	9209      	str	r2, [sp, #36]	@ 0x24
 8005776:	330c      	adds	r3, #12
 8005778:	cb64      	ldmia	r3!, {r2, r5, r6}
 800577a:	c164      	stmia	r1!, {r2, r5, r6}
 800577c:	cb44      	ldmia	r3!, {r2, r6}
 800577e:	c144      	stmia	r1!, {r2, r6}
 8005780:	4663      	mov	r3, ip
 8005782:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005784:	58d1      	ldr	r1, [r2, r3]
 8005786:	6842      	ldr	r2, [r0, #4]
 8005788:	6883      	ldr	r3, [r0, #8]
 800578a:	0020      	movs	r0, r4
 800578c:	f7ff fdc8 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
    pid_init(VALVE_HEATER, valve_amp_control[data.state]);
 8005790:	9b08      	ldr	r3, [sp, #32]
 8005792:	4a33      	ldr	r2, [pc, #204]	@ (8005860 <_Z12system_setupv+0x1d0>)
 8005794:	7819      	ldrb	r1, [r3, #0]
 8005796:	4694      	mov	ip, r2
 8005798:	014b      	lsls	r3, r1, #5
 800579a:	001d      	movs	r5, r3
 800579c:	4465      	add	r5, ip
 800579e:	9308      	str	r3, [sp, #32]
 80057a0:	002b      	movs	r3, r5
 80057a2:	4668      	mov	r0, sp
 80057a4:	330c      	adds	r3, #12
 80057a6:	cb46      	ldmia	r3!, {r1, r2, r6}
 80057a8:	c046      	stmia	r0!, {r1, r2, r6}
 80057aa:	cb44      	ldmia	r3!, {r2, r6}
 80057ac:	c044      	stmia	r0!, {r2, r6}
 80057ae:	4663      	mov	r3, ip
 80057b0:	9a08      	ldr	r2, [sp, #32]
 80057b2:	0038      	movs	r0, r7
 80057b4:	58d1      	ldr	r1, [r2, r3]
 80057b6:	686a      	ldr	r2, [r5, #4]
 80057b8:	68ab      	ldr	r3, [r5, #8]
 80057ba:	f7ff fdb1 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
    Enable_timer(LEDTimerNumber);
 80057be:	2000      	movs	r0, #0
 80057c0:	9b06      	ldr	r3, [sp, #24]
 80057c2:	5618      	ldrsb	r0, [r3, r0]
 80057c4:	f000 fc64 	bl	8006090 <Enable_timer>
    Enable_timer(DataCollectionTimerNumber);
 80057c8:	2000      	movs	r0, #0
 80057ca:	9b07      	ldr	r3, [sp, #28]
 80057cc:	5618      	ldrsb	r0, [r3, r0]
 80057ce:	f000 fc5f 	bl	8006090 <Enable_timer>
    HAL_GPIO_WritePin(Pins.GPIOx_LED2, Pins.GPIO_Pin_LED2, GPIO_PIN_RESET); // Turn on LED2    
 80057d2:	4b24      	ldr	r3, [pc, #144]	@ (8005864 <_Z12system_setupv+0x1d4>)
 80057d4:	4a24      	ldr	r2, [pc, #144]	@ (8005868 <_Z12system_setupv+0x1d8>)
 80057d6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80057d8:	8811      	ldrh	r1, [r2, #0]
 80057da:	0022      	movs	r2, r4
 80057dc:	f7fe fc86 	bl	80040ec <HAL_GPIO_WritePin>
}
 80057e0:	b00b      	add	sp, #44	@ 0x2c
 80057e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057e4:	2000096f 	.word	0x2000096f
 80057e8:	2000086e 	.word	0x2000086e
 80057ec:	2000096e 	.word	0x2000096e
 80057f0:	20000868 	.word	0x20000868
 80057f4:	2000086b 	.word	0x2000086b
 80057f8:	0800ab8b 	.word	0x0800ab8b
 80057fc:	0800ab7c 	.word	0x0800ab7c
 8005800:	0800ab83 	.word	0x0800ab83
 8005804:	200007cc 	.word	0x200007cc
 8005808:	0800522d 	.word	0x0800522d
 800580c:	20000977 	.word	0x20000977
 8005810:	08005279 	.word	0x08005279
 8005814:	20000976 	.word	0x20000976
 8005818:	08005249 	.word	0x08005249
 800581c:	20000973 	.word	0x20000973
 8005820:	08005231 	.word	0x08005231
 8005824:	20000975 	.word	0x20000975
 8005828:	0000ea60 	.word	0x0000ea60
 800582c:	0800523d 	.word	0x0800523d
 8005830:	20000974 	.word	0x20000974
 8005834:	00001388 	.word	0x00001388
 8005838:	08005261 	.word	0x08005261
 800583c:	20000972 	.word	0x20000972
 8005840:	00004e20 	.word	0x00004e20
 8005844:	08005255 	.word	0x08005255
 8005848:	20000970 	.word	0x20000970
 800584c:	20000978 	.word	0x20000978
 8005850:	0800526d 	.word	0x0800526d
 8005854:	20000971 	.word	0x20000971
 8005858:	200009b0 	.word	0x200009b0
 800585c:	200003b4 	.word	0x200003b4
 8005860:	20000294 	.word	0x20000294
 8005864:	2000068c 	.word	0x2000068c
 8005868:	200006d4 	.word	0x200006d4

0800586c <ADC_data_collect>:
{
 800586c:	b570      	push	{r4, r5, r6, lr}
    if (pwm_amp_ctrl.enabled) {              
 800586e:	4d20      	ldr	r5, [pc, #128]	@ (80058f0 <ADC_data_collect+0x84>)
 8005870:	782b      	ldrb	r3, [r5, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d006      	beq.n	8005884 <ADC_data_collect+0x18>
        pwm_amp_ctrl.enabled = false;
 8005876:	2000      	movs	r0, #0
        pwm_amp_ctrl.suspended = true;
 8005878:	2301      	movs	r3, #1
        PWM_Set_Sample_Heater_Channels(0, 0);
 800587a:	0001      	movs	r1, r0
        pwm_amp_ctrl.enabled = false;
 800587c:	7028      	strb	r0, [r5, #0]
        pwm_amp_ctrl.suspended = true;
 800587e:	706b      	strb	r3, [r5, #1]
        PWM_Set_Sample_Heater_Channels(0, 0);
 8005880:	f7fe f83c 	bl	80038fc <PWM_Set_Sample_Heater_Channels>
    if (pwm_valve_ctrl.enabled) {              
 8005884:	4c1b      	ldr	r4, [pc, #108]	@ (80058f4 <ADC_data_collect+0x88>)
 8005886:	7823      	ldrb	r3, [r4, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d006      	beq.n	800589a <ADC_data_collect+0x2e>
        pwm_valve_ctrl.enabled = false;      
 800588c:	2000      	movs	r0, #0
        pwm_valve_ctrl.suspended = true;
 800588e:	2301      	movs	r3, #1
        PWM_Set_Valve_Heater_Channels(0, 0);
 8005890:	0001      	movs	r1, r0
        pwm_valve_ctrl.enabled = false;      
 8005892:	7020      	strb	r0, [r4, #0]
        pwm_valve_ctrl.suspended = true;
 8005894:	7063      	strb	r3, [r4, #1]
        PWM_Set_Valve_Heater_Channels(0, 0);
 8005896:	f7fe f83d 	bl	8003914 <PWM_Set_Valve_Heater_Channels>
    ADC_Read();
 800589a:	f7ff fbb1 	bl	8005000 <ADC_Read>
    if (pwm_amp_ctrl.suspended) {
 800589e:	786b      	ldrb	r3, [r5, #1]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d003      	beq.n	80058ac <ADC_data_collect+0x40>
        pwm_amp_ctrl.suspended = false;
 80058a4:	2300      	movs	r3, #0
 80058a6:	706b      	strb	r3, [r5, #1]
        pwm_amp_ctrl.enabled = true;
 80058a8:	3301      	adds	r3, #1
 80058aa:	702b      	strb	r3, [r5, #0]
    if (pwm_valve_ctrl.suspended) {
 80058ac:	7863      	ldrb	r3, [r4, #1]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d003      	beq.n	80058ba <ADC_data_collect+0x4e>
        pwm_valve_ctrl.suspended = false;
 80058b2:	2300      	movs	r3, #0
 80058b4:	7063      	strb	r3, [r4, #1]
        pwm_valve_ctrl.enabled = true;
 80058b6:	3301      	adds	r3, #1
 80058b8:	7023      	strb	r3, [r4, #0]
    if (data.state == actuation && data.valve_ramp_time_sec == 0 && data.valve_temperature_c >= ACTUATION_MIN_VALID_TEMP_C) {
 80058ba:	4b0f      	ldr	r3, [pc, #60]	@ (80058f8 <ADC_data_collect+0x8c>)
 80058bc:	4c0f      	ldr	r4, [pc, #60]	@ (80058fc <ADC_data_collect+0x90>)
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	2b03      	cmp	r3, #3
 80058c2:	d113      	bne.n	80058ec <ADC_data_collect+0x80>
 80058c4:	0025      	movs	r5, r4
 80058c6:	35a4      	adds	r5, #164	@ 0xa4
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10e      	bne.n	80058ec <ADC_data_collect+0x80>
 80058ce:	490c      	ldr	r1, [pc, #48]	@ (8005900 <ADC_data_collect+0x94>)
 80058d0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80058d2:	f7fa fdf5 	bl	80004c0 <__aeabi_fcmpge>
 80058d6:	2800      	cmp	r0, #0
 80058d8:	d008      	beq.n	80058ec <ADC_data_collect+0x80>
        data.valve_ramp_time_sec = (data.msec_test_count - data.valve_ramp_start_time_msec) / 1000;
 80058da:	21fa      	movs	r1, #250	@ 0xfa
 80058dc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80058de:	34a0      	adds	r4, #160	@ 0xa0
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	0089      	lsls	r1, r1, #2
 80058e4:	1ac0      	subs	r0, r0, r3
 80058e6:	f7fa fc07 	bl	80000f8 <__udivsi3>
 80058ea:	6028      	str	r0, [r5, #0]
}
 80058ec:	bd70      	pop	{r4, r5, r6, pc}
 80058ee:	46c0      	nop			@ (mov r8, r8)
 80058f0:	2000086b 	.word	0x2000086b
 80058f4:	20000868 	.word	0x20000868
 80058f8:	200009b0 	.word	0x200009b0
 80058fc:	20000980 	.word	0x20000980
 8005900:	42be0000 	.word	0x42be0000

08005904 <Update_PID>:
{    
 8005904:	b570      	push	{r4, r5, r6, lr}
    pid_controller_compute(SAMPLE_HEATER, data.sample_temperature_c);
 8005906:	4c16      	ldr	r4, [pc, #88]	@ (8005960 <Update_PID+0x5c>)
 8005908:	2000      	movs	r0, #0
 800590a:	69e1      	ldr	r1, [r4, #28]
 800590c:	f000 face 	bl	8005eac <pid_controller_compute>
    pid_controller_compute(VALVE_HEATER, data.valve_temperature_c);
 8005910:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005912:	2001      	movs	r0, #1
 8005914:	f000 faca 	bl	8005eac <pid_controller_compute>
        data.sample_heater_pwm_value = pid_data[SAMPLE_HEATER].out;
 8005918:	4e12      	ldr	r6, [pc, #72]	@ (8005964 <Update_PID+0x60>)
 800591a:	6a30      	ldr	r0, [r6, #32]
 800591c:	f000 fc94 	bl	8006248 <__aeabi_f2uiz>
 8005920:	b2c5      	uxtb	r5, r0
 8005922:	7125      	strb	r5, [r4, #4]
        data.valve_heater_pwm_value = pid_data[VALVE_HEATER].out;
 8005924:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8005926:	f000 fc8f 	bl	8006248 <__aeabi_f2uiz>
    if (pwm_amp_ctrl.enabled) {
 800592a:	4b0f      	ldr	r3, [pc, #60]	@ (8005968 <Update_PID+0x64>)
        data.valve_heater_pwm_value = pid_data[VALVE_HEATER].out;
 800592c:	7160      	strb	r0, [r4, #5]
    if (pwm_amp_ctrl.enabled) {
 800592e:	7818      	ldrb	r0, [r3, #0]
        PWM_Set_Sample_Heater_Channels(0, 0);
 8005930:	1e01      	subs	r1, r0, #0
    if (pwm_amp_ctrl.enabled) {
 8005932:	d005      	beq.n	8005940 <Update_PID+0x3c>
        if (pwm_amp_ctrl.heater_level_high) {
 8005934:	7898      	ldrb	r0, [r3, #2]
            PWM_Set_Sample_Heater_Channels(0, data.sample_heater_pwm_value);
 8005936:	0029      	movs	r1, r5
        if (pwm_amp_ctrl.heater_level_high) {
 8005938:	2800      	cmp	r0, #0
 800593a:	d001      	beq.n	8005940 <Update_PID+0x3c>
            PWM_Set_Sample_Heater_Channels(data.sample_heater_pwm_value, 0);
 800593c:	2100      	movs	r1, #0
 800593e:	0028      	movs	r0, r5
        PWM_Set_Sample_Heater_Channels(0, 0);
 8005940:	f7fd ffdc 	bl	80038fc <PWM_Set_Sample_Heater_Channels>
    if (pwm_valve_ctrl.enabled) {//&& data.valve_heater_pwm_value > 0
 8005944:	4b09      	ldr	r3, [pc, #36]	@ (800596c <Update_PID+0x68>)
 8005946:	7818      	ldrb	r0, [r3, #0]
        PWM_Set_Valve_Heater_Channels(0, 0);
 8005948:	1e01      	subs	r1, r0, #0
    if (pwm_valve_ctrl.enabled) {//&& data.valve_heater_pwm_value > 0
 800594a:	d006      	beq.n	800595a <Update_PID+0x56>
        if (pwm_valve_ctrl.heater_level_high) {
 800594c:	789b      	ldrb	r3, [r3, #2]
            PWM_Set_Valve_Heater_Channels(data.valve_heater_pwm_value, 0);
 800594e:	2100      	movs	r1, #0
 8005950:	7960      	ldrb	r0, [r4, #5]
        if (pwm_valve_ctrl.heater_level_high) {
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <Update_PID+0x56>
            PWM_Set_Valve_Heater_Channels(0, data.valve_heater_pwm_value);
 8005956:	0001      	movs	r1, r0
 8005958:	0018      	movs	r0, r3
        PWM_Set_Valve_Heater_Channels(0, 0);
 800595a:	f7fd ffdb 	bl	8003914 <PWM_Set_Valve_Heater_Channels>
}
 800595e:	bd70      	pop	{r4, r5, r6, pc}
 8005960:	20000980 	.word	0x20000980
 8005964:	20000a30 	.word	0x20000a30
 8005968:	2000086b 	.word	0x2000086b
 800596c:	20000868 	.word	0x20000868

08005970 <print_log_data>:
{
 8005970:	b5f0      	push	{r4, r5, r6, r7, lr}
    sprintf(outputStr, "%4lu, %1.2f, %1.2f, %d, %1.2f, %1.2f, %d, %1.2f, %d\r\n", data.msec_test_count, data.sample_temperature_c, pid_data[SAMPLE_HEATER].setpoint, data.sh_pwm_during_adc_meas, data.valve_temperature_c, pid_data[VALVE_HEATER].setpoint, data.vh_pwm_during_adc_meas, data.vcc_mcu_voltage, data.state);
 8005972:	4c1e      	ldr	r4, [pc, #120]	@ (80059ec <print_log_data+0x7c>)
{
 8005974:	b093      	sub	sp, #76	@ 0x4c
    sprintf(outputStr, "%4lu, %1.2f, %1.2f, %d, %1.2f, %1.2f, %d, %1.2f, %d\r\n", data.msec_test_count, data.sample_temperature_c, pid_data[SAMPLE_HEATER].setpoint, data.sh_pwm_during_adc_meas, data.valve_temperature_c, pid_data[VALVE_HEATER].setpoint, data.vh_pwm_during_adc_meas, data.vcc_mcu_voltage, data.state);
 8005976:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005978:	4d1d      	ldr	r5, [pc, #116]	@ (80059f0 <print_log_data+0x80>)
 800597a:	9311      	str	r3, [sp, #68]	@ 0x44
 800597c:	0023      	movs	r3, r4
 800597e:	3330      	adds	r3, #48	@ 0x30
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	4e1c      	ldr	r6, [pc, #112]	@ (80059f4 <print_log_data+0x84>)
 8005984:	930e      	str	r3, [sp, #56]	@ 0x38
 8005986:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005988:	f003 fca8 	bl	80092dc <__aeabi_f2d>
 800598c:	0023      	movs	r3, r4
 800598e:	900c      	str	r0, [sp, #48]	@ 0x30
 8005990:	910d      	str	r1, [sp, #52]	@ 0x34
 8005992:	33ad      	adds	r3, #173	@ 0xad
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	4f18      	ldr	r7, [pc, #96]	@ (80059f8 <print_log_data+0x88>)
 8005998:	930a      	str	r3, [sp, #40]	@ 0x28
 800599a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800599c:	f003 fc9e 	bl	80092dc <__aeabi_f2d>
 80059a0:	9008      	str	r0, [sp, #32]
 80059a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80059a4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80059a6:	f003 fc99 	bl	80092dc <__aeabi_f2d>
 80059aa:	0023      	movs	r3, r4
 80059ac:	9006      	str	r0, [sp, #24]
 80059ae:	9107      	str	r1, [sp, #28]
 80059b0:	33ac      	adds	r3, #172	@ 0xac
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	9304      	str	r3, [sp, #16]
 80059b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059b8:	f003 fc90 	bl	80092dc <__aeabi_f2d>
 80059bc:	9002      	str	r0, [sp, #8]
 80059be:	9103      	str	r1, [sp, #12]
 80059c0:	69e0      	ldr	r0, [r4, #28]
 80059c2:	f003 fc8b 	bl	80092dc <__aeabi_f2d>
 80059c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80059c8:	9000      	str	r0, [sp, #0]
 80059ca:	9101      	str	r1, [sp, #4]
 80059cc:	0031      	movs	r1, r6
 80059ce:	0028      	movs	r0, r5
 80059d0:	f004 fc1c 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);    
 80059d4:	0028      	movs	r0, r5
 80059d6:	f7fa fb73 	bl	80000c0 <strlen>
 80059da:	23fa      	movs	r3, #250	@ 0xfa
 80059dc:	b282      	uxth	r2, r0
 80059de:	0029      	movs	r1, r5
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4806      	ldr	r0, [pc, #24]	@ (80059fc <print_log_data+0x8c>)
 80059e4:	f7ff f94c 	bl	8004c80 <HAL_UART_Transmit>
}
 80059e8:	b013      	add	sp, #76	@ 0x4c
 80059ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ec:	20000980 	.word	0x20000980
 80059f0:	2000086e 	.word	0x2000086e
 80059f4:	0800abaa 	.word	0x0800abaa
 80059f8:	20000a30 	.word	0x20000a30
 80059fc:	200007cc 	.word	0x200007cc

08005a00 <send_max_temps>:
void send_max_temps(void) {
 8005a00:	b5f0      	push	{r4, r5, r6, r7, lr}
    sprintf(outputStr, "SH_MAX: %1.2f VH_MAX: %1.2f sample_ramp_time: %lu valve_ramp_time: %lu\r\n", data.sample_max_temperature_c, data.valve_max_temperature_c, data.sample_ramp_time_sec, data.valve_ramp_time_sec);
 8005a02:	4b15      	ldr	r3, [pc, #84]	@ (8005a58 <send_max_temps+0x58>)
 8005a04:	4c15      	ldr	r4, [pc, #84]	@ (8005a5c <send_max_temps+0x5c>)
void send_max_temps(void) {
 8005a06:	b085      	sub	sp, #20
    sprintf(outputStr, "SH_MAX: %1.2f VH_MAX: %1.2f sample_ramp_time: %lu valve_ramp_time: %lu\r\n", data.sample_max_temperature_c, data.valve_max_temperature_c, data.sample_ramp_time_sec, data.valve_ramp_time_sec);
 8005a08:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8005a0a:	f003 fc67 	bl	80092dc <__aeabi_f2d>
 8005a0e:	0023      	movs	r3, r4
 8005a10:	33a4      	adds	r3, #164	@ 0xa4
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	0006      	movs	r6, r0
 8005a16:	9303      	str	r3, [sp, #12]
 8005a18:	0023      	movs	r3, r4
 8005a1a:	339c      	adds	r3, #156	@ 0x9c
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3488      	adds	r4, #136	@ 0x88
 8005a20:	9302      	str	r3, [sp, #8]
 8005a22:	6820      	ldr	r0, [r4, #0]
 8005a24:	000f      	movs	r7, r1
 8005a26:	f003 fc59 	bl	80092dc <__aeabi_f2d>
 8005a2a:	4d0d      	ldr	r5, [pc, #52]	@ (8005a60 <send_max_temps+0x60>)
 8005a2c:	4c0d      	ldr	r4, [pc, #52]	@ (8005a64 <send_max_temps+0x64>)
 8005a2e:	0032      	movs	r2, r6
 8005a30:	003b      	movs	r3, r7
 8005a32:	9000      	str	r0, [sp, #0]
 8005a34:	9101      	str	r1, [sp, #4]
 8005a36:	0029      	movs	r1, r5
 8005a38:	0020      	movs	r0, r4
 8005a3a:	f004 fbe7 	bl	800a20c <siprintf>
    HAL_UART_Transmit(&UartHandle, (uint8_t *)outputStr, strlen(outputStr), 1000);    
 8005a3e:	0020      	movs	r0, r4
 8005a40:	f7fa fb3e 	bl	80000c0 <strlen>
 8005a44:	23fa      	movs	r3, #250	@ 0xfa
 8005a46:	b282      	uxth	r2, r0
 8005a48:	0021      	movs	r1, r4
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4806      	ldr	r0, [pc, #24]	@ (8005a68 <send_max_temps+0x68>)
 8005a4e:	f7ff f917 	bl	8004c80 <HAL_UART_Transmit>
}
 8005a52:	b005      	add	sp, #20
 8005a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a56:	46c0      	nop			@ (mov r8, r8)
 8005a58:	20000988 	.word	0x20000988
 8005a5c:	20000980 	.word	0x20000980
 8005a60:	0800abe0 	.word	0x0800abe0
 8005a64:	2000086e 	.word	0x2000086e
 8005a68:	200007cc 	.word	0x200007cc

08005a6c <_Z15APP_UpdateStatev>:
void APP_UpdateState(void){
 8005a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (data.state == amplification_ramp) {
 8005a6e:	4dab      	ldr	r5, [pc, #684]	@ (8005d1c <_Z15APP_UpdateStatev+0x2b0>)
void APP_UpdateState(void){
 8005a70:	b089      	sub	sp, #36	@ 0x24
    if (data.state == amplification_ramp) {
 8005a72:	782b      	ldrb	r3, [r5, #0]
 8005a74:	4caa      	ldr	r4, [pc, #680]	@ (8005d20 <_Z15APP_UpdateStatev+0x2b4>)
 8005a76:	9307      	str	r3, [sp, #28]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d156      	bne.n	8005b2a <_Z15APP_UpdateStatev+0xbe>
        if ((data.sample_max_temperature_c >= (pid_data[SAMPLE_HEATER].setpoint - HEATER_RAMP_SETPOINT_OFFSET)) && (data.valve_max_temperature_c >= (pid_data[VALVE_HEATER].setpoint - HEATER_RAMP_SETPOINT_OFFSET))) {
 8005a7c:	21fe      	movs	r1, #254	@ 0xfe
 8005a7e:	4ea9      	ldr	r6, [pc, #676]	@ (8005d24 <_Z15APP_UpdateStatev+0x2b8>)
 8005a80:	0589      	lsls	r1, r1, #22
 8005a82:	0027      	movs	r7, r4
 8005a84:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a86:	f001 f925 	bl	8006cd4 <__aeabi_fsub>
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	1c01      	adds	r1, r0, #0
 8005a8e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005a90:	f7fa fd16 	bl	80004c0 <__aeabi_fcmpge>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d100      	bne.n	8005a9a <_Z15APP_UpdateStatev+0x2e>
 8005a98:	e0b8      	b.n	8005c0c <_Z15APP_UpdateStatev+0x1a0>
 8005a9a:	21fe      	movs	r1, #254	@ 0xfe
 8005a9c:	0027      	movs	r7, r4
 8005a9e:	0589      	lsls	r1, r1, #22
 8005aa0:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8005aa2:	f001 f917 	bl	8006cd4 <__aeabi_fsub>
 8005aa6:	3788      	adds	r7, #136	@ 0x88
 8005aa8:	1c01      	adds	r1, r0, #0
 8005aaa:	6838      	ldr	r0, [r7, #0]
 8005aac:	f7fa fd08 	bl	80004c0 <__aeabi_fcmpge>
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d100      	bne.n	8005ab6 <_Z15APP_UpdateStatev+0x4a>
 8005ab4:	e0aa      	b.n	8005c0c <_Z15APP_UpdateStatev+0x1a0>
            data.state = amplification;
 8005ab6:	2302      	movs	r3, #2
            data.sample_ramp_time_sec = data.msec_test_count / 1000;
 8005ab8:	21fa      	movs	r1, #250	@ 0xfa
            data.state = amplification;
 8005aba:	702b      	strb	r3, [r5, #0]
            data.sample_ramp_time_sec = data.msec_test_count / 1000;
 8005abc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005abe:	0089      	lsls	r1, r1, #2
 8005ac0:	0026      	movs	r6, r4
 8005ac2:	f7fa fb19 	bl	80000f8 <__udivsi3>
            pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005ac6:	4669      	mov	r1, sp
            data.sample_ramp_time_sec = data.msec_test_count / 1000;
 8005ac8:	369c      	adds	r6, #156	@ 0x9c
            pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005aca:	4b97      	ldr	r3, [pc, #604]	@ (8005d28 <_Z15APP_UpdateStatev+0x2bc>)
            data.sample_ramp_time_sec = data.msec_test_count / 1000;
 8005acc:	6030      	str	r0, [r6, #0]
            pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005ace:	cbc1      	ldmia	r3!, {r0, r6, r7}
 8005ad0:	c1c1      	stmia	r1!, {r0, r6, r7}
 8005ad2:	4a96      	ldr	r2, [pc, #600]	@ (8005d2c <_Z15APP_UpdateStatev+0x2c0>)
 8005ad4:	cb41      	ldmia	r3!, {r0, r6}
 8005ad6:	c141      	stmia	r1!, {r0, r6}
 8005ad8:	0013      	movs	r3, r2
 8005ada:	3340      	adds	r3, #64	@ 0x40
 8005adc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ade:	2000      	movs	r0, #0
 8005ae0:	f7ff fc1e 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
            pid_init(VALVE_HEATER,valve_amp_control[data.state]);
 8005ae4:	782a      	ldrb	r2, [r5, #0]
 8005ae6:	4b92      	ldr	r3, [pc, #584]	@ (8005d30 <_Z15APP_UpdateStatev+0x2c4>)
 8005ae8:	0152      	lsls	r2, r2, #5
 8005aea:	1898      	adds	r0, r3, r2
 8005aec:	001f      	movs	r7, r3
 8005aee:	0003      	movs	r3, r0
 8005af0:	4669      	mov	r1, sp
 8005af2:	4694      	mov	ip, r2
 8005af4:	330c      	adds	r3, #12
 8005af6:	cb64      	ldmia	r3!, {r2, r5, r6}
 8005af8:	c164      	stmia	r1!, {r2, r5, r6}
 8005afa:	cb60      	ldmia	r3!, {r5, r6}
 8005afc:	c160      	stmia	r1!, {r5, r6}
 8005afe:	4663      	mov	r3, ip
            pwm_amp_ctrl.heater_level_high = false;
 8005b00:	2500      	movs	r5, #0
            pid_init(VALVE_HEATER,valve_amp_control[data.state]);
 8005b02:	59d9      	ldr	r1, [r3, r7]
 8005b04:	6842      	ldr	r2, [r0, #4]
 8005b06:	6883      	ldr	r3, [r0, #8]
 8005b08:	9807      	ldr	r0, [sp, #28]
 8005b0a:	f7ff fc09 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                Disable_timer(MinuteTimerNumber);    
 8005b0e:	2000      	movs	r0, #0
            pwm_amp_ctrl.heater_level_high = false;
 8005b10:	4b88      	ldr	r3, [pc, #544]	@ (8005d34 <_Z15APP_UpdateStatev+0x2c8>)
                Disable_timer(MinuteTimerNumber);    
 8005b12:	4e89      	ldr	r6, [pc, #548]	@ (8005d38 <_Z15APP_UpdateStatev+0x2cc>)
            pwm_amp_ctrl.heater_level_high = false;
 8005b14:	709d      	strb	r5, [r3, #2]
            pwm_valve_ctrl.heater_level_high = false;   // mk8
 8005b16:	4b89      	ldr	r3, [pc, #548]	@ (8005d3c <_Z15APP_UpdateStatev+0x2d0>)
 8005b18:	709d      	strb	r5, [r3, #2]
                Disable_timer(MinuteTimerNumber);    
 8005b1a:	5630      	ldrsb	r0, [r6, r0]
 8005b1c:	f000 fae0 	bl	80060e0 <Disable_timer>
                Enable_timer(MinuteTimerNumber);        // start the test timer over
 8005b20:	2000      	movs	r0, #0
                data.minute_test_count = 0;
 8005b22:	63e5      	str	r5, [r4, #60]	@ 0x3c
                Enable_timer(MinuteTimerNumber);        // start the test timer over
 8005b24:	5630      	ldrsb	r0, [r6, r0]
 8005b26:	f000 fab3 	bl	8006090 <Enable_timer>
    if (data.minute_test_count >= AMPLIFICATION_TIME_MIN) {
 8005b2a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d96b      	bls.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
        if (data.minute_test_count >= AMPLIFICATION_TIME_MIN + ACTUATION_TIME_MIN) {
 8005b30:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005b32:	2b06      	cmp	r3, #6
 8005b34:	d800      	bhi.n	8005b38 <_Z15APP_UpdateStatev+0xcc>
 8005b36:	e06b      	b.n	8005c10 <_Z15APP_UpdateStatev+0x1a4>
            if (data.state != detection) { // Ensure 'detection' is a valid enum value from your state machine
 8005b38:	0025      	movs	r5, r4
 8005b3a:	3530      	adds	r5, #48	@ 0x30
 8005b3c:	782b      	ldrb	r3, [r5, #0]
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d02b      	beq.n	8005b9a <_Z15APP_UpdateStatev+0x12e>
                data.state = detection;
 8005b42:	2304      	movs	r3, #4
                pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005b44:	466a      	mov	r2, sp
                data.state = detection;
 8005b46:	702b      	strb	r3, [r5, #0]
                pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005b48:	4b7d      	ldr	r3, [pc, #500]	@ (8005d40 <_Z15APP_UpdateStatev+0x2d4>)
 8005b4a:	4978      	ldr	r1, [pc, #480]	@ (8005d2c <_Z15APP_UpdateStatev+0x2c0>)
 8005b4c:	cbc1      	ldmia	r3!, {r0, r6, r7}
 8005b4e:	c2c1      	stmia	r2!, {r0, r6, r7}
 8005b50:	cb41      	ldmia	r3!, {r0, r6}
 8005b52:	c241      	stmia	r2!, {r0, r6}
 8005b54:	000b      	movs	r3, r1
 8005b56:	1d0a      	adds	r2, r1, #4
 8005b58:	6fd1      	ldr	r1, [r2, #124]	@ 0x7c
 8005b5a:	001a      	movs	r2, r3
 8005b5c:	3388      	adds	r3, #136	@ 0x88
 8005b5e:	3208      	adds	r2, #8
 8005b60:	2000      	movs	r0, #0
 8005b62:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f7ff fbdb 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                pid_init(VALVE_HEATER,valve_amp_control[data.state]);
 8005b6a:	7828      	ldrb	r0, [r5, #0]
 8005b6c:	4a70      	ldr	r2, [pc, #448]	@ (8005d30 <_Z15APP_UpdateStatev+0x2c4>)
 8005b6e:	0140      	lsls	r0, r0, #5
 8005b70:	1815      	adds	r5, r2, r0
 8005b72:	002b      	movs	r3, r5
 8005b74:	4669      	mov	r1, sp
 8005b76:	4694      	mov	ip, r2
 8005b78:	330c      	adds	r3, #12
 8005b7a:	cbc4      	ldmia	r3!, {r2, r6, r7}
 8005b7c:	c1c4      	stmia	r1!, {r2, r6, r7}
 8005b7e:	cbc0      	ldmia	r3!, {r6, r7}
 8005b80:	c1c0      	stmia	r1!, {r6, r7}
 8005b82:	4663      	mov	r3, ip
 8005b84:	686a      	ldr	r2, [r5, #4]
 8005b86:	58c1      	ldr	r1, [r0, r3]
 8005b88:	68ab      	ldr	r3, [r5, #8]
 8005b8a:	2001      	movs	r0, #1
 8005b8c:	f7ff fbc8 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                pwm_amp_ctrl.enabled = false;      
 8005b90:	2200      	movs	r2, #0
 8005b92:	4b68      	ldr	r3, [pc, #416]	@ (8005d34 <_Z15APP_UpdateStatev+0x2c8>)
 8005b94:	701a      	strb	r2, [r3, #0]
                pwm_valve_ctrl.enabled = false;      
 8005b96:	4b69      	ldr	r3, [pc, #420]	@ (8005d3c <_Z15APP_UpdateStatev+0x2d0>)
 8005b98:	701a      	strb	r2, [r3, #0]
            if (data.minute_test_count  >= AMPLIFICATION_TIME_MIN + ACTUATION_TIME_MIN + DETECTION_TIME_MIN) {
 8005b9a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005b9c:	2b0d      	cmp	r3, #13
 8005b9e:	d933      	bls.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
                if (data.state != low_power) {
 8005ba0:	3430      	adds	r4, #48	@ 0x30
 8005ba2:	7823      	ldrb	r3, [r4, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d02f      	beq.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
                    data.state = low_power;
 8005ba8:	2000      	movs	r0, #0
                    pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005baa:	4669      	mov	r1, sp
 8005bac:	4b65      	ldr	r3, [pc, #404]	@ (8005d44 <_Z15APP_UpdateStatev+0x2d8>)
                    data.state = low_power;
 8005bae:	7020      	strb	r0, [r4, #0]
                    pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005bb0:	cbe0      	ldmia	r3!, {r5, r6, r7}
 8005bb2:	c1e0      	stmia	r1!, {r5, r6, r7}
 8005bb4:	cb60      	ldmia	r3!, {r5, r6}
 8005bb6:	c160      	stmia	r1!, {r5, r6}
 8005bb8:	4a5c      	ldr	r2, [pc, #368]	@ (8005d2c <_Z15APP_UpdateStatev+0x2c0>)
 8005bba:	ca0e      	ldmia	r2, {r1, r2, r3}
 8005bbc:	f7ff fbb0 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                    pid_init(VALVE_HEATER,valve_amp_control[data.state]);
 8005bc0:	7820      	ldrb	r0, [r4, #0]
 8005bc2:	4a5b      	ldr	r2, [pc, #364]	@ (8005d30 <_Z15APP_UpdateStatev+0x2c4>)
 8005bc4:	0140      	lsls	r0, r0, #5
 8005bc6:	1814      	adds	r4, r2, r0
 8005bc8:	0023      	movs	r3, r4
 8005bca:	4669      	mov	r1, sp
 8005bcc:	330c      	adds	r3, #12
 8005bce:	cbe0      	ldmia	r3!, {r5, r6, r7}
 8005bd0:	c1e0      	stmia	r1!, {r5, r6, r7}
 8005bd2:	cb60      	ldmia	r3!, {r5, r6}
 8005bd4:	c160      	stmia	r1!, {r5, r6}
 8005bd6:	68a3      	ldr	r3, [r4, #8]
 8005bd8:	5881      	ldr	r1, [r0, r2]
 8005bda:	6862      	ldr	r2, [r4, #4]
 8005bdc:	2001      	movs	r0, #1
 8005bde:	f7ff fb9f 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                    Disable_timer(LEDTimerNumber);
 8005be2:	2000      	movs	r0, #0
 8005be4:	4c58      	ldr	r4, [pc, #352]	@ (8005d48 <_Z15APP_UpdateStatev+0x2dc>)
 8005be6:	5620      	ldrsb	r0, [r4, r0]
 8005be8:	f000 fa7a 	bl	80060e0 <Disable_timer>
                    Update_TimerTickInterval(LEDTimerNumber, LED_TIMER_INTERVAL_DONE);
 8005bec:	2000      	movs	r0, #0
 8005bee:	21fa      	movs	r1, #250	@ 0xfa
 8005bf0:	5620      	ldrsb	r0, [r4, r0]
 8005bf2:	0089      	lsls	r1, r1, #2
 8005bf4:	f000 fa86 	bl	8006104 <Update_TimerTickInterval>
                    Enable_timer(LEDTimerNumber);
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	5620      	ldrsb	r0, [r4, r0]
 8005bfc:	f000 fa48 	bl	8006090 <Enable_timer>
                    stop_naat_test();
 8005c00:	f7ff fcce 	bl	80055a0 <_Z14stop_naat_testv>
                    send_max_temps();
 8005c04:	f7ff fefc 	bl	8005a00 <send_max_temps>
}
 8005c08:	b009      	add	sp, #36	@ 0x24
 8005c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        } else if (data.msec_test_count > PREHEAT_MAX_TIME_MSEC) {
 8005c0c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005c0e:	e78c      	b.n	8005b2a <_Z15APP_UpdateStatev+0xbe>
        } else if (data.minute_test_count >= AMPLIFICATION_TIME_MIN) {
 8005c10:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d9f8      	bls.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
            if (data.state != actuation_ramp && !data.flag_reached_actuation_ramp_target) {
 8005c16:	0025      	movs	r5, r4
 8005c18:	3530      	adds	r5, #48	@ 0x30
 8005c1a:	782b      	ldrb	r3, [r5, #0]
 8005c1c:	2b05      	cmp	r3, #5
 8005c1e:	d02e      	beq.n	8005c7e <_Z15APP_UpdateStatev+0x212>
 8005c20:	0023      	movs	r3, r4
 8005c22:	33ae      	adds	r3, #174	@ 0xae
 8005c24:	7818      	ldrb	r0, [r3, #0]
 8005c26:	2800      	cmp	r0, #0
 8005c28:	d129      	bne.n	8005c7e <_Z15APP_UpdateStatev+0x212>
                data.state = actuation_ramp;
 8005c2a:	2305      	movs	r3, #5
 8005c2c:	702b      	strb	r3, [r5, #0]
                data.valve_ramp_start_time_msec = data.msec_test_count;
 8005c2e:	0023      	movs	r3, r4
 8005c30:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005c32:	33a0      	adds	r3, #160	@ 0xa0
 8005c34:	601a      	str	r2, [r3, #0]
                pwm_valve_ctrl.heater_level_high = true;   // mk8
 8005c36:	2201      	movs	r2, #1
                pwm_amp_ctrl.heater_level_high = false;
 8005c38:	4b3e      	ldr	r3, [pc, #248]	@ (8005d34 <_Z15APP_UpdateStatev+0x2c8>)
 8005c3a:	7098      	strb	r0, [r3, #2]
                pwm_valve_ctrl.heater_level_high = true;   // mk8
 8005c3c:	4b3f      	ldr	r3, [pc, #252]	@ (8005d3c <_Z15APP_UpdateStatev+0x2d0>)
 8005c3e:	709a      	strb	r2, [r3, #2]
                pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005c40:	466a      	mov	r2, sp
 8005c42:	4b42      	ldr	r3, [pc, #264]	@ (8005d4c <_Z15APP_UpdateStatev+0x2e0>)
 8005c44:	9307      	str	r3, [sp, #28]
 8005c46:	4b42      	ldr	r3, [pc, #264]	@ (8005d50 <_Z15APP_UpdateStatev+0x2e4>)
 8005c48:	cbc2      	ldmia	r3!, {r1, r6, r7}
 8005c4a:	c2c2      	stmia	r2!, {r1, r6, r7}
 8005c4c:	cb42      	ldmia	r3!, {r1, r6}
 8005c4e:	c242      	stmia	r2!, {r1, r6}
 8005c50:	9b07      	ldr	r3, [sp, #28]
 8005c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c54:	f7ff fb64 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                pid_init(VALVE_HEATER,valve_amp_control[data.state]);
 8005c58:	7829      	ldrb	r1, [r5, #0]
 8005c5a:	4a35      	ldr	r2, [pc, #212]	@ (8005d30 <_Z15APP_UpdateStatev+0x2c4>)
 8005c5c:	0149      	lsls	r1, r1, #5
 8005c5e:	1855      	adds	r5, r2, r1
 8005c60:	002b      	movs	r3, r5
 8005c62:	4668      	mov	r0, sp
 8005c64:	4694      	mov	ip, r2
 8005c66:	330c      	adds	r3, #12
 8005c68:	cbc4      	ldmia	r3!, {r2, r6, r7}
 8005c6a:	c0c4      	stmia	r0!, {r2, r6, r7}
 8005c6c:	cbc0      	ldmia	r3!, {r6, r7}
 8005c6e:	c0c0      	stmia	r0!, {r6, r7}
 8005c70:	4663      	mov	r3, ip
 8005c72:	2001      	movs	r0, #1
 8005c74:	58c9      	ldr	r1, [r1, r3]
 8005c76:	686a      	ldr	r2, [r5, #4]
 8005c78:	68ab      	ldr	r3, [r5, #8]
 8005c7a:	f7ff fb51 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
            if ( (data.valve_temperature_c >= (pid_data[VALVE_HEATER].setpoint)) && !data.flag_reached_actuation_ramp_target) {
 8005c7e:	4b29      	ldr	r3, [pc, #164]	@ (8005d24 <_Z15APP_UpdateStatev+0x2b8>)
 8005c80:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005c82:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005c84:	f7fa fc1c 	bl	80004c0 <__aeabi_fcmpge>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	d00b      	beq.n	8005ca4 <_Z15APP_UpdateStatev+0x238>
 8005c8c:	0023      	movs	r3, r4
 8005c8e:	33ae      	adds	r3, #174	@ 0xae
 8005c90:	781a      	ldrb	r2, [r3, #0]
 8005c92:	2a00      	cmp	r2, #0
 8005c94:	d106      	bne.n	8005ca4 <_Z15APP_UpdateStatev+0x238>
                Enable_timer(ActuationDelayTimerNumber); // start the actuation delay timer
 8005c96:	2000      	movs	r0, #0
                data.flag_reached_actuation_ramp_target = true;
 8005c98:	3201      	adds	r2, #1
 8005c9a:	701a      	strb	r2, [r3, #0]
                Enable_timer(ActuationDelayTimerNumber); // start the actuation delay timer
 8005c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8005d54 <_Z15APP_UpdateStatev+0x2e8>)
 8005c9e:	5618      	ldrsb	r0, [r3, r0]
 8005ca0:	f000 f9f6 	bl	8006090 <Enable_timer>
            if (flags.flagActuationDelay) {
 8005ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8005d58 <_Z15APP_UpdateStatev+0x2ec>)
 8005ca6:	79db      	ldrb	r3, [r3, #7]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d0ad      	beq.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
                if (data.state != actuation) {
 8005cac:	0025      	movs	r5, r4
 8005cae:	3530      	adds	r5, #48	@ 0x30
 8005cb0:	782b      	ldrb	r3, [r5, #0]
 8005cb2:	2b03      	cmp	r3, #3
 8005cb4:	d0a8      	beq.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
                    data.state = actuation;
 8005cb6:	2303      	movs	r3, #3
                    Disable_timer(ActuationDelayTimerNumber);
 8005cb8:	2000      	movs	r0, #0
                    data.state = actuation;
 8005cba:	702b      	strb	r3, [r5, #0]
                    Disable_timer(ActuationDelayTimerNumber);
 8005cbc:	4b25      	ldr	r3, [pc, #148]	@ (8005d54 <_Z15APP_UpdateStatev+0x2e8>)
 8005cbe:	5618      	ldrsb	r0, [r3, r0]
 8005cc0:	f000 fa0e 	bl	80060e0 <Disable_timer>
                    pwm_valve_ctrl.heater_level_high = true;   
 8005cc4:	2201      	movs	r2, #1
                    data.valve_ramp_start_time_msec = data.msec_test_count;
 8005cc6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005cc8:	34a0      	adds	r4, #160	@ 0xa0
 8005cca:	6023      	str	r3, [r4, #0]
                    pwm_valve_ctrl.heater_level_high = true;   
 8005ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8005d3c <_Z15APP_UpdateStatev+0x2d0>)
                    pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005cce:	4669      	mov	r1, sp
                    pwm_valve_ctrl.heater_level_high = true;   
 8005cd0:	709a      	strb	r2, [r3, #2]
                    pid_init(SAMPLE_HEATER,sample_amp_control[data.state]);
 8005cd2:	782a      	ldrb	r2, [r5, #0]
 8005cd4:	4b15      	ldr	r3, [pc, #84]	@ (8005d2c <_Z15APP_UpdateStatev+0x2c0>)
 8005cd6:	0152      	lsls	r2, r2, #5
 8005cd8:	1898      	adds	r0, r3, r2
 8005cda:	001e      	movs	r6, r3
 8005cdc:	0003      	movs	r3, r0
 8005cde:	4694      	mov	ip, r2
 8005ce0:	330c      	adds	r3, #12
 8005ce2:	cb94      	ldmia	r3!, {r2, r4, r7}
 8005ce4:	c194      	stmia	r1!, {r2, r4, r7}
 8005ce6:	cb84      	ldmia	r3!, {r2, r7}
 8005ce8:	c184      	stmia	r1!, {r2, r7}
 8005cea:	4663      	mov	r3, ip
 8005cec:	6842      	ldr	r2, [r0, #4]
 8005cee:	5999      	ldr	r1, [r3, r6]
 8005cf0:	6883      	ldr	r3, [r0, #8]
 8005cf2:	2000      	movs	r0, #0
 8005cf4:	f7ff fb14 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
                    pid_init(VALVE_HEATER,valve_amp_control[data.state]);
 8005cf8:	7828      	ldrb	r0, [r5, #0]
 8005cfa:	4a0d      	ldr	r2, [pc, #52]	@ (8005d30 <_Z15APP_UpdateStatev+0x2c4>)
 8005cfc:	0140      	lsls	r0, r0, #5
 8005cfe:	1815      	adds	r5, r2, r0
 8005d00:	002b      	movs	r3, r5
 8005d02:	4669      	mov	r1, sp
 8005d04:	330c      	adds	r3, #12
 8005d06:	cbd0      	ldmia	r3!, {r4, r6, r7}
 8005d08:	c1d0      	stmia	r1!, {r4, r6, r7}
 8005d0a:	cbc0      	ldmia	r3!, {r6, r7}
 8005d0c:	c1c0      	stmia	r1!, {r6, r7}
 8005d0e:	5881      	ldr	r1, [r0, r2]
 8005d10:	68ab      	ldr	r3, [r5, #8]
 8005d12:	2001      	movs	r0, #1
 8005d14:	686a      	ldr	r2, [r5, #4]
 8005d16:	f7ff fb03 	bl	8005320 <_Z8pid_init8heater_t7CONTROL>
}
 8005d1a:	e775      	b.n	8005c08 <_Z15APP_UpdateStatev+0x19c>
 8005d1c:	200009b0 	.word	0x200009b0
 8005d20:	20000980 	.word	0x20000980
 8005d24:	20000a30 	.word	0x20000a30
 8005d28:	20000400 	.word	0x20000400
 8005d2c:	200003b4 	.word	0x200003b4
 8005d30:	20000294 	.word	0x20000294
 8005d34:	2000086b 	.word	0x2000086b
 8005d38:	20000974 	.word	0x20000974
 8005d3c:	20000868 	.word	0x20000868
 8005d40:	20000440 	.word	0x20000440
 8005d44:	200003c0 	.word	0x200003c0
 8005d48:	20000976 	.word	0x20000976
 8005d4c:	20000454 	.word	0x20000454
 8005d50:	20000460 	.word	0x20000460
 8005d54:	20000970 	.word	0x20000970
 8005d58:	20000978 	.word	0x20000978

08005d5c <main>:
{
 8005d5c:	b570      	push	{r4, r5, r6, lr}
    system_setup();
 8005d5e:	f7ff fc97 	bl	8005690 <_Z12system_setupv>
    init_adc_data(); 
 8005d62:	f7ff fb09 	bl	8005378 <_Z13init_adc_datav>
    power_on_tests();
 8005d66:	f7ff fb01 	bl	800536c <_Z14power_on_testsv>
    if (data.sample_temperature_c <= COLD_TEMP_OFFSET_THRESHOLD_C) {
 8005d6a:	4c2f      	ldr	r4, [pc, #188]	@ (8005e28 <main+0xcc>)
 8005d6c:	492f      	ldr	r1, [pc, #188]	@ (8005e2c <main+0xd0>)
 8005d6e:	69e0      	ldr	r0, [r4, #28]
 8005d70:	f7fa fb92 	bl	8000498 <__aeabi_fcmple>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	d001      	beq.n	8005d7c <main+0x20>
        data.cold_ambient_temp_mode = true;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	7063      	strb	r3, [r4, #1]
            flags.flagPushbutton = false;   
 8005d7c:	2600      	movs	r6, #0
        if (data.test_active) {
 8005d7e:	7823      	ldrb	r3, [r4, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d001      	beq.n	8005d88 <main+0x2c>
            APP_UpdateState();
 8005d84:	f7ff fe72 	bl	8005a6c <_Z15APP_UpdateStatev>
        if (flags.flagPushbutton) {
 8005d88:	4d29      	ldr	r5, [pc, #164]	@ (8005e30 <main+0xd4>)
 8005d8a:	79ab      	ldrb	r3, [r5, #6]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d005      	beq.n	8005d9c <main+0x40>
            if (data.test_active) {
 8005d90:	7823      	ldrb	r3, [r4, #0]
            flags.flagPushbutton = false;   
 8005d92:	71ae      	strb	r6, [r5, #6]
            if (data.test_active) {
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d039      	beq.n	8005e0c <main+0xb0>
                stop_naat_test();
 8005d98:	f7ff fc02 	bl	80055a0 <_Z14stop_naat_testv>
        if (flags.flagDelayedStart) {
 8005d9c:	796b      	ldrb	r3, [r5, #5]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00c      	beq.n	8005dbc <main+0x60>
            Disable_timer(DelayedStartTimerNumber);
 8005da2:	2000      	movs	r0, #0
 8005da4:	4b23      	ldr	r3, [pc, #140]	@ (8005e34 <main+0xd8>)
            flags.flagDelayedStart = false;
 8005da6:	716e      	strb	r6, [r5, #5]
            Disable_timer(DelayedStartTimerNumber);
 8005da8:	5618      	ldrsb	r0, [r3, r0]
 8005daa:	f000 f999 	bl	80060e0 <Disable_timer>
            start_naat_test();                        
 8005dae:	f7ff fb65 	bl	800547c <_Z15start_naat_testv>
            Enable_timer(PWMTimerNumber);            
 8005db2:	2000      	movs	r0, #0
 8005db4:	4b20      	ldr	r3, [pc, #128]	@ (8005e38 <main+0xdc>)
 8005db6:	5618      	ldrsb	r0, [r3, r0]
 8005db8:	f000 f96a 	bl	8006090 <Enable_timer>
        if (flags.flag_1minute) {
 8005dbc:	782b      	ldrb	r3, [r5, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d003      	beq.n	8005dca <main+0x6e>
            flags.flag_1minute = false;
 8005dc2:	702e      	strb	r6, [r5, #0]
            data.minute_test_count++;
 8005dc4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	63e3      	str	r3, [r4, #60]	@ 0x3c
        if (flags.flagDataCollection){
 8005dca:	786b      	ldrb	r3, [r5, #1]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d000      	beq.n	8005dd2 <main+0x76>
            flags.flagDataCollection = false;
 8005dd0:	706e      	strb	r6, [r5, #1]
        if (flags.flagUpdatePID) {
 8005dd2:	78ab      	ldrb	r3, [r5, #2]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00b      	beq.n	8005df0 <main+0x94>
            if (data.test_active) {
 8005dd8:	7823      	ldrb	r3, [r4, #0]
            flags.flagUpdatePID = false;
 8005dda:	70ae      	strb	r6, [r5, #2]
            if (data.test_active) {
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d003      	beq.n	8005de8 <main+0x8c>
                data.msec_test_count += (PID_TIMER_INTERVAL / TICKS_PER_MSEC);
 8005de0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005de2:	33f5      	adds	r3, #245	@ 0xf5
 8005de4:	33ff      	adds	r3, #255	@ 0xff
 8005de6:	63a3      	str	r3, [r4, #56]	@ 0x38
            ADC_data_collect();
 8005de8:	f7ff fd40 	bl	800586c <ADC_data_collect>
            Update_PID();
 8005dec:	f7ff fd8a 	bl	8005904 <Update_PID>
        if (flags.flagSendLogData) {
 8005df0:	792b      	ldrb	r3, [r5, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d0c3      	beq.n	8005d7e <main+0x22>
            if (data.state == low_power) {            
 8005df6:	0023      	movs	r3, r4
            flags.flagSendLogData = false;
 8005df8:	712e      	strb	r6, [r5, #4]
            if (data.state == low_power) {            
 8005dfa:	3330      	adds	r3, #48	@ 0x30
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <main+0xaa>
                ADC_data_collect();         // Read the temperature sensors
 8005e02:	f7ff fd33 	bl	800586c <ADC_data_collect>
            print_log_data();
 8005e06:	f7ff fdb3 	bl	8005970 <print_log_data>
 8005e0a:	e7b8      	b.n	8005d7e <main+0x22>
                Enable_timer(DelayedStartTimerNumber);
 8005e0c:	2000      	movs	r0, #0
                data.msec_test_count = 0;
 8005e0e:	63a3      	str	r3, [r4, #56]	@ 0x38
                data.minute_test_count = 0;
 8005e10:	63e3      	str	r3, [r4, #60]	@ 0x3c
                Enable_timer(DelayedStartTimerNumber);
 8005e12:	4b08      	ldr	r3, [pc, #32]	@ (8005e34 <main+0xd8>)
 8005e14:	5618      	ldrsb	r0, [r3, r0]
 8005e16:	f000 f93b 	bl	8006090 <Enable_timer>
                Enable_timer(LogTimerNumber);                
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	4b07      	ldr	r3, [pc, #28]	@ (8005e3c <main+0xe0>)
 8005e1e:	5618      	ldrsb	r0, [r3, r0]
 8005e20:	f000 f936 	bl	8006090 <Enable_timer>
 8005e24:	e7ba      	b.n	8005d9c <main+0x40>
 8005e26:	46c0      	nop			@ (mov r8, r8)
 8005e28:	20000980 	.word	0x20000980
 8005e2c:	41600000 	.word	0x41600000
 8005e30:	20000978 	.word	0x20000978
 8005e34:	20000972 	.word	0x20000972
 8005e38:	20000977 	.word	0x20000977
 8005e3c:	20000971 	.word	0x20000971

08005e40 <pid_controller_init>:
 * 
 * Initializes PID controller state variables and parameters for the specified heater.
 * Sets up anti-windup limits, initial conditions, and validates setpoint range.
 * Will trigger ERR_FIRMWARE_CONFIG if setpoint is invalid.
 */
void pid_controller_init(heater_t heater, float setpoint, float k_p, float k_i, float k_d, int pid_max, float slew_rate) {
 8005e40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e42:	9301      	str	r3, [sp, #4]
    // Clear controller variables
    pid_data[heater].integrator = 0.0f;
 8005e44:	234c      	movs	r3, #76	@ 0x4c
 8005e46:	4343      	muls	r3, r0
 8005e48:	4c16      	ldr	r4, [pc, #88]	@ (8005ea4 <pid_controller_init+0x64>)
void pid_controller_init(heater_t heater, float setpoint, float k_p, float k_i, float k_d, int pid_max, float slew_rate) {
 8005e4a:	9200      	str	r2, [sp, #0]
    pid_data[heater].integrator = 0.0f;
 8005e4c:	18e3      	adds	r3, r4, r3
    pid_data[heater].prevMesurement = 0.0f;
    pid_data[heater].out = 0.0f;
    pid_data[heater].ramp_start = true;
 8005e4e:	001a      	movs	r2, r3
    pid_data[heater].integrator = 0.0f;
 8005e50:	2500      	movs	r5, #0
void pid_controller_init(heater_t heater, float setpoint, float k_p, float k_i, float k_d, int pid_max, float slew_rate) {
 8005e52:	1c0e      	adds	r6, r1, #0
    pid_data[heater].ramp_start = true;
 8005e54:	2101      	movs	r1, #1
 8005e56:	323c      	adds	r2, #60	@ 0x3c
void pid_controller_init(heater_t heater, float setpoint, float k_p, float k_i, float k_d, int pid_max, float slew_rate) {
 8005e58:	0007      	movs	r7, r0
    pid_data[heater].ramp_start = true;
 8005e5a:	7011      	strb	r1, [r2, #0]
    pid_data[heater].integrator = 0.0f;
 8005e5c:	619d      	str	r5, [r3, #24]
    pid_data[heater].prevMesurement = 0.0f;
 8005e5e:	61dd      	str	r5, [r3, #28]
    pid_data[heater].out = 0.0f;
 8005e60:	621d      	str	r5, [r3, #32]
    // Set from parameters
    pid_data[heater].setpoint = setpoint;
 8005e62:	625e      	str	r6, [r3, #36]	@ 0x24
    if (setpoint < 0 || setpoint > OVERTEMP_ERR_C)
 8005e64:	1c29      	adds	r1, r5, #0
 8005e66:	1c30      	adds	r0, r6, #0
 8005e68:	f7fa fb0c 	bl	8000484 <__aeabi_fcmplt>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	d105      	bne.n	8005e7c <pid_controller_init+0x3c>
 8005e70:	490d      	ldr	r1, [pc, #52]	@ (8005ea8 <pid_controller_init+0x68>)
 8005e72:	1c30      	adds	r0, r6, #0
 8005e74:	f7fa fb1a 	bl	80004ac <__aeabi_fcmpgt>
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	d002      	beq.n	8005e82 <pid_controller_init+0x42>
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8005e7c:	2001      	movs	r0, #1
 8005e7e:	f7fd f999 	bl	80031b4 <APP_ErrorHandler>
      
    pid_data[heater].k_p = k_p;
 8005e82:	234c      	movs	r3, #76	@ 0x4c
 8005e84:	437b      	muls	r3, r7
 8005e86:	9a00      	ldr	r2, [sp, #0]
    pid_data[heater].k_i = k_i;
    pid_data[heater].k_d = k_d;
    // Set from defines
    pid_data[heater].lim_max = pid_max;
 8005e88:	9809      	ldr	r0, [sp, #36]	@ 0x24
    pid_data[heater].k_p = k_p;
 8005e8a:	50e2      	str	r2, [r4, r3]
    pid_data[heater].k_i = k_i;
 8005e8c:	18e4      	adds	r4, r4, r3
 8005e8e:	9b01      	ldr	r3, [sp, #4]
 8005e90:	6063      	str	r3, [r4, #4]
    pid_data[heater].k_d = k_d;
 8005e92:	9b08      	ldr	r3, [sp, #32]
 8005e94:	60a3      	str	r3, [r4, #8]
    pid_data[heater].lim_max = pid_max;
 8005e96:	f001 f97f 	bl	8007198 <__aeabi_i2f>
    pid_data[heater].lim_min = PID_LIM_MIN;

    pid_data[heater].slew_rate = slew_rate;
 8005e9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    pid_data[heater].lim_min = PID_LIM_MIN;
 8005e9c:	6125      	str	r5, [r4, #16]
    pid_data[heater].lim_max = pid_max;
 8005e9e:	60e0      	str	r0, [r4, #12]
    pid_data[heater].slew_rate = slew_rate;
 8005ea0:	6163      	str	r3, [r4, #20]
}
 8005ea2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005ea4:	20000a30 	.word	0x20000a30
 8005ea8:	42f00000 	.word	0x42f00000

08005eac <pid_controller_compute>:
 * Updates the controller state and output value in the pid_data structure.
 */
void pid_controller_compute(heater_t heater, float measurement) {
    float out;
    // Error Signal
    float error = pid_data[heater].setpoint - measurement;
 8005eac:	234c      	movs	r3, #76	@ 0x4c
 8005eae:	4343      	muls	r3, r0
void pid_controller_compute(heater_t heater, float measurement) {
 8005eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    float error = pid_data[heater].setpoint - measurement;
 8005eb2:	4c47      	ldr	r4, [pc, #284]	@ (8005fd0 <pid_controller_compute+0x124>)
void pid_controller_compute(heater_t heater, float measurement) {
 8005eb4:	b087      	sub	sp, #28
    float error = pid_data[heater].setpoint - measurement;
 8005eb6:	18e4      	adds	r4, r4, r3
  
    // disable the integrator until we are close to the setpoint.
    if (pid_data[heater].ramp_start) {
 8005eb8:	0025      	movs	r5, r4
void pid_controller_compute(heater_t heater, float measurement) {
 8005eba:	9002      	str	r0, [sp, #8]
    float error = pid_data[heater].setpoint - measurement;
 8005ebc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
void pid_controller_compute(heater_t heater, float measurement) {
 8005ebe:	9103      	str	r1, [sp, #12]
    float error = pid_data[heater].setpoint - measurement;
 8005ec0:	f000 ff08 	bl	8006cd4 <__aeabi_fsub>
        out = pid_data[heater].lim_max;
 8005ec4:	68e3      	ldr	r3, [r4, #12]
    if (pid_data[heater].ramp_start) {
 8005ec6:	353c      	adds	r5, #60	@ 0x3c
        out = pid_data[heater].lim_max;
 8005ec8:	9301      	str	r3, [sp, #4]
    if (pid_data[heater].ramp_start) {
 8005eca:	782b      	ldrb	r3, [r5, #0]
    float error = pid_data[heater].setpoint - measurement;
 8005ecc:	1c06      	adds	r6, r0, #0
    if (pid_data[heater].ramp_start) {
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d013      	beq.n	8005efa <pid_controller_compute+0x4e>
        pid_data[heater].integrator = 0.0f; 
 8005ed2:	2300      	movs	r3, #0
        if (error < PID_ANTIWINDUP_ERR_RANGE) {
 8005ed4:	493f      	ldr	r1, [pc, #252]	@ (8005fd4 <pid_controller_compute+0x128>)
        pid_data[heater].integrator = 0.0f; 
 8005ed6:	61a3      	str	r3, [r4, #24]
        if (error < PID_ANTIWINDUP_ERR_RANGE) {
 8005ed8:	f7fa fad4 	bl	8000484 <__aeabi_fcmplt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d001      	beq.n	8005ee4 <pid_controller_compute+0x38>
            pid_data[heater].ramp_start = false;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	702b      	strb	r3, [r5, #0]
            out = pid_data[heater].lim_min;
        } 
    }

    // Set output
    pid_data[heater].out = out;
 8005ee4:	224c      	movs	r2, #76	@ 0x4c
 8005ee6:	9902      	ldr	r1, [sp, #8]
 8005ee8:	4b39      	ldr	r3, [pc, #228]	@ (8005fd0 <pid_controller_compute+0x124>)
 8005eea:	434a      	muls	r2, r1
 8005eec:	189b      	adds	r3, r3, r2
 8005eee:	9a01      	ldr	r2, [sp, #4]
 8005ef0:	621a      	str	r2, [r3, #32]
    // Keep Track of for Next Execution
    pid_data[heater].prevMesurement = measurement;
 8005ef2:	9a03      	ldr	r2, [sp, #12]
 8005ef4:	61da      	str	r2, [r3, #28]
}
 8005ef6:	b007      	add	sp, #28
 8005ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pid_data[heater].integrator += pid_data[heater].k_i * error * PID_DELTA_T;
 8005efa:	6861      	ldr	r1, [r4, #4]
 8005efc:	f000 fd98 	bl	8006a30 <__aeabi_fmul>
 8005f00:	21fc      	movs	r1, #252	@ 0xfc
 8005f02:	0589      	lsls	r1, r1, #22
 8005f04:	f000 fd94 	bl	8006a30 <__aeabi_fmul>
 8005f08:	69a1      	ldr	r1, [r4, #24]
 8005f0a:	f000 f9b5 	bl	8006278 <__aeabi_fadd>
        if (pid_data[heater].integrator > pid_data[heater].lim_max) {
 8005f0e:	9901      	ldr	r1, [sp, #4]
        pid_data[heater].integrator += pid_data[heater].k_i * error * PID_DELTA_T;
 8005f10:	61a0      	str	r0, [r4, #24]
 8005f12:	1c05      	adds	r5, r0, #0
        if (pid_data[heater].integrator > pid_data[heater].lim_max) {
 8005f14:	f7fa faca 	bl	80004ac <__aeabi_fcmpgt>
 8005f18:	2800      	cmp	r0, #0
 8005f1a:	d040      	beq.n	8005f9e <pid_controller_compute+0xf2>
            pid_data[heater].integrator = pid_data[heater].lim_max;
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	61a3      	str	r3, [r4, #24]
 8005f20:	1c1d      	adds	r5, r3, #0
        pid_data[heater].dTerm = pid_data[heater].k_d * (measurement - pid_data[heater].prevMesurement);
 8005f22:	234c      	movs	r3, #76	@ 0x4c
 8005f24:	9a02      	ldr	r2, [sp, #8]
 8005f26:	4f2a      	ldr	r7, [pc, #168]	@ (8005fd0 <pid_controller_compute+0x124>)
 8005f28:	435a      	muls	r2, r3
 8005f2a:	18bc      	adds	r4, r7, r2
 8005f2c:	69e1      	ldr	r1, [r4, #28]
 8005f2e:	9803      	ldr	r0, [sp, #12]
 8005f30:	9204      	str	r2, [sp, #16]
 8005f32:	f000 fecf 	bl	8006cd4 <__aeabi_fsub>
 8005f36:	68a1      	ldr	r1, [r4, #8]
 8005f38:	f000 fd7a 	bl	8006a30 <__aeabi_fmul>
        out = pid_data[heater].k_p * error + pid_data[heater].integrator - pid_data[heater].dTerm;
 8005f3c:	9b04      	ldr	r3, [sp, #16]
        pid_data[heater].dTerm = pid_data[heater].k_d * (measurement - pid_data[heater].prevMesurement);
 8005f3e:	64a0      	str	r0, [r4, #72]	@ 0x48
        out = pid_data[heater].k_p * error + pid_data[heater].integrator - pid_data[heater].dTerm;
 8005f40:	59d9      	ldr	r1, [r3, r7]
        pid_data[heater].dTerm = pid_data[heater].k_d * (measurement - pid_data[heater].prevMesurement);
 8005f42:	9005      	str	r0, [sp, #20]
        out = pid_data[heater].k_p * error + pid_data[heater].integrator - pid_data[heater].dTerm;
 8005f44:	1c30      	adds	r0, r6, #0
 8005f46:	f000 fd73 	bl	8006a30 <__aeabi_fmul>
 8005f4a:	1c29      	adds	r1, r5, #0
 8005f4c:	f000 f994 	bl	8006278 <__aeabi_fadd>
 8005f50:	9905      	ldr	r1, [sp, #20]
 8005f52:	f000 febf 	bl	8006cd4 <__aeabi_fsub>
        if (out - pid_data[heater].out > pid_data[heater].slew_rate) {
 8005f56:	6a26      	ldr	r6, [r4, #32]
 8005f58:	6964      	ldr	r4, [r4, #20]
 8005f5a:	1c31      	adds	r1, r6, #0
        out = pid_data[heater].k_p * error + pid_data[heater].integrator - pid_data[heater].dTerm;
 8005f5c:	1c05      	adds	r5, r0, #0
        if (out - pid_data[heater].out > pid_data[heater].slew_rate) {
 8005f5e:	f000 feb9 	bl	8006cd4 <__aeabi_fsub>
 8005f62:	1c21      	adds	r1, r4, #0
 8005f64:	f7fa faa2 	bl	80004ac <__aeabi_fcmpgt>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d022      	beq.n	8005fb2 <pid_controller_compute+0x106>
            out = pid_data[heater].out + pid_data[heater].slew_rate;
 8005f6c:	1c21      	adds	r1, r4, #0
 8005f6e:	1c30      	adds	r0, r6, #0
 8005f70:	f000 f982 	bl	8006278 <__aeabi_fadd>
            out = pid_data[heater].out - pid_data[heater].slew_rate;
 8005f74:	1c05      	adds	r5, r0, #0
        if (out > pid_data[heater].lim_max) {
 8005f76:	9901      	ldr	r1, [sp, #4]
 8005f78:	1c28      	adds	r0, r5, #0
 8005f7a:	f7fa fa97 	bl	80004ac <__aeabi_fcmpgt>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	d1b0      	bne.n	8005ee4 <pid_controller_compute+0x38>
        } else if (out < pid_data[heater].lim_min) {
 8005f82:	234c      	movs	r3, #76	@ 0x4c
 8005f84:	9a02      	ldr	r2, [sp, #8]
 8005f86:	1c29      	adds	r1, r5, #0
 8005f88:	4353      	muls	r3, r2
 8005f8a:	18fb      	adds	r3, r7, r3
 8005f8c:	691c      	ldr	r4, [r3, #16]
 8005f8e:	1c20      	adds	r0, r4, #0
 8005f90:	f7fa fa8c 	bl	80004ac <__aeabi_fcmpgt>
 8005f94:	2800      	cmp	r0, #0
 8005f96:	d100      	bne.n	8005f9a <pid_controller_compute+0xee>
 8005f98:	1c2c      	adds	r4, r5, #0
 8005f9a:	9401      	str	r4, [sp, #4]
 8005f9c:	e7a2      	b.n	8005ee4 <pid_controller_compute+0x38>
        } else if (pid_data[heater].integrator < pid_data[heater].lim_min) {
 8005f9e:	6927      	ldr	r7, [r4, #16]
 8005fa0:	1c28      	adds	r0, r5, #0
 8005fa2:	1c39      	adds	r1, r7, #0
 8005fa4:	f7fa fa6e 	bl	8000484 <__aeabi_fcmplt>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d0ba      	beq.n	8005f22 <pid_controller_compute+0x76>
            pid_data[heater].integrator = pid_data[heater].lim_min;
 8005fac:	61a7      	str	r7, [r4, #24]
 8005fae:	1c3d      	adds	r5, r7, #0
 8005fb0:	e7b7      	b.n	8005f22 <pid_controller_compute+0x76>
        } else if (pid_data[heater].out - out > pid_data[heater].slew_rate) {
 8005fb2:	1c29      	adds	r1, r5, #0
 8005fb4:	1c30      	adds	r0, r6, #0
 8005fb6:	f000 fe8d 	bl	8006cd4 <__aeabi_fsub>
 8005fba:	1c01      	adds	r1, r0, #0
 8005fbc:	1c20      	adds	r0, r4, #0
 8005fbe:	f7fa fa61 	bl	8000484 <__aeabi_fcmplt>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	d0d7      	beq.n	8005f76 <pid_controller_compute+0xca>
            out = pid_data[heater].out - pid_data[heater].slew_rate;
 8005fc6:	1c21      	adds	r1, r4, #0
 8005fc8:	1c30      	adds	r0, r6, #0
 8005fca:	f000 fe83 	bl	8006cd4 <__aeabi_fsub>
 8005fce:	e7d1      	b.n	8005f74 <pid_controller_compute+0xc8>
 8005fd0:	20000a30 	.word	0x20000a30
 8005fd4:	40c00000 	.word	0x40c00000

08005fd8 <TIMER_Init>:
uint8_t Registered_ISRTimers;

ISRTimerData_t ISRTimers[MAX_REGISTERED_TIMERS];

void TIMER_Init(void)
{
 8005fd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    SYS_tick_count = 0;
 8005fda:	2500      	movs	r5, #0
 8005fdc:	4b19      	ldr	r3, [pc, #100]	@ (8006044 <TIMER_Init+0x6c>)
    
    // HAL_SetTickFreq configures the HAL tick timer
    // This has a minimum frequency of 1 kHz, which is too low for our application
    // This is not currently used.
    HAL_SetTickFreq(1);     // set the tick timer to 1 KHz (1 msec per tick)    
 8005fde:	2001      	movs	r0, #1
    SYS_tick_count = 0;
 8005fe0:	601d      	str	r5, [r3, #0]
    HAL_SetTickFreq(1);     // set the tick timer to 1 KHz (1 msec per tick)    
 8005fe2:	f7fd fd79 	bl	8003ad8 <HAL_SetTickFreq>
    
    // Enable TIM3 clock
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005fe6:	2102      	movs	r1, #2
 8005fe8:	4b17      	ldr	r3, [pc, #92]	@ (8006048 <TIMER_Init+0x70>)
	
	tim3Handle.Instance = TIM3;                                //Timer 3 general purpose timer
 8005fea:	4c18      	ldr	r4, [pc, #96]	@ (800604c <TIMER_Init+0x74>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005fec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    tim3Handle.Init.Prescaler         = 800 - 1;              // 24 MHz / 800 = 30 KHz
    tim3Handle.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1; //Use full clock rate
    tim3Handle.Init.CounterMode       = TIM_COUNTERMODE_UP;
    tim3Handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

    if (HAL_TIM_Base_Init(&tim3Handle) != HAL_OK)
 8005fee:	0020      	movs	r0, r4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tim3Handle.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1; //Use full clock rate
 8005ff6:	6125      	str	r5, [r4, #16]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005ff8:	400b      	ands	r3, r1
 8005ffa:	9301      	str	r3, [sp, #4]
 8005ffc:	9b01      	ldr	r3, [sp, #4]
	tim3Handle.Instance = TIM3;                                //Timer 3 general purpose timer
 8005ffe:	4b14      	ldr	r3, [pc, #80]	@ (8006050 <TIMER_Init+0x78>)
    tim3Handle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8006000:	60a5      	str	r5, [r4, #8]
	tim3Handle.Instance = TIM3;                                //Timer 3 general purpose timer
 8006002:	6023      	str	r3, [r4, #0]
    tim3Handle.Init.Period            = 30 - 1;               //Timer count = (period+1)*(prescaler+1), Period of 30 = 1 msec
 8006004:	231d      	movs	r3, #29
 8006006:	60e3      	str	r3, [r4, #12]
    tim3Handle.Init.Prescaler         = 800 - 1;              // 24 MHz / 800 = 30 KHz
 8006008:	4b12      	ldr	r3, [pc, #72]	@ (8006054 <TIMER_Init+0x7c>)
    tim3Handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800600a:	61a5      	str	r5, [r4, #24]
    tim3Handle.Init.Prescaler         = 800 - 1;              // 24 MHz / 800 = 30 KHz
 800600c:	6063      	str	r3, [r4, #4]
    if (HAL_TIM_Base_Init(&tim3Handle) != HAL_OK)
 800600e:	f7fe fc11 	bl	8004834 <HAL_TIM_Base_Init>
 8006012:	42a8      	cmp	r0, r5
 8006014:	d002      	beq.n	800601c <TIMER_Init+0x44>
    {
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8006016:	2001      	movs	r0, #1
 8006018:	f7fd f8cc 	bl	80031b4 <APP_ErrorHandler>
    }

    if (HAL_TIM_Base_Start_IT(&tim3Handle) != HAL_OK)
 800601c:	0020      	movs	r0, r4
 800601e:	f7fe fb13 	bl	8004648 <HAL_TIM_Base_Start_IT>
 8006022:	2800      	cmp	r0, #0
 8006024:	d002      	beq.n	800602c <TIMER_Init+0x54>
    {
        APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 8006026:	2001      	movs	r0, #1
 8006028:	f7fd f8c4 	bl	80031b4 <APP_ErrorHandler>
    }
    
    Registered_ISRTimers = 0;
 800602c:	2300      	movs	r3, #0
    
    for (int i=0; i < MAX_REGISTERED_TIMERS; i++) {
        ISRTimers[i].enabled = false;
 800602e:	0019      	movs	r1, r3
    Registered_ISRTimers = 0;
 8006030:	4a09      	ldr	r2, [pc, #36]	@ (8006058 <TIMER_Init+0x80>)
 8006032:	7013      	strb	r3, [r2, #0]
    for (int i=0; i < MAX_REGISTERED_TIMERS; i++) {
 8006034:	4a09      	ldr	r2, [pc, #36]	@ (800605c <TIMER_Init+0x84>)
 8006036:	3301      	adds	r3, #1
        ISRTimers[i].enabled = false;
 8006038:	7011      	strb	r1, [r2, #0]
        ISRTimers[i].TimerCallbackFunc = (TimerCallback) 0;
 800603a:	6051      	str	r1, [r2, #4]
    for (int i=0; i < MAX_REGISTERED_TIMERS; i++) {
 800603c:	3214      	adds	r2, #20
 800603e:	2b0c      	cmp	r3, #12
 8006040:	d1f9      	bne.n	8006036 <TIMER_Init+0x5e>
    }
}
 8006042:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8006044:	20000bc0 	.word	0x20000bc0
 8006048:	40021000 	.word	0x40021000
 800604c:	20000bc4 	.word	0x20000bc4
 8006050:	40000400 	.word	0x40000400
 8006054:	0000031f 	.word	0x0000031f
 8006058:	20000bbc 	.word	0x20000bbc
 800605c:	20000acc 	.word	0x20000acc

08006060 <Register_timer>:

int8_t Register_timer(TimerCallback CallbackFunc, uint32_t TickInterval)
{
 8006060:	b570      	push	{r4, r5, r6, lr}
    if (Registered_ISRTimers >= MAX_REGISTERED_TIMERS) 
 8006062:	4d09      	ldr	r5, [pc, #36]	@ (8006088 <Register_timer+0x28>)
 8006064:	782b      	ldrb	r3, [r5, #0]
 8006066:	2b0b      	cmp	r3, #11
 8006068:	d80b      	bhi.n	8006082 <Register_timer+0x22>
        return -1;
     
    ISRTimers[Registered_ISRTimers].enabled = false;
 800606a:	2414      	movs	r4, #20
 800606c:	2600      	movs	r6, #0
 800606e:	435c      	muls	r4, r3
 8006070:	4a06      	ldr	r2, [pc, #24]	@ (800608c <Register_timer+0x2c>)
 8006072:	54a6      	strb	r6, [r4, r2]
    ISRTimers[Registered_ISRTimers].TimerCallbackFunc = CallbackFunc;
 8006074:	1912      	adds	r2, r2, r4
 8006076:	6050      	str	r0, [r2, #4]
    ISRTimers[Registered_ISRTimers].TimerTickInterval = TickInterval;
 8006078:	6091      	str	r1, [r2, #8]
    
    return Registered_ISRTimers++;     
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	702a      	strb	r2, [r5, #0]
 800607e:	b258      	sxtb	r0, r3
}
 8006080:	bd70      	pop	{r4, r5, r6, pc}
        return -1;
 8006082:	2001      	movs	r0, #1
 8006084:	4240      	negs	r0, r0
 8006086:	e7fb      	b.n	8006080 <Register_timer+0x20>
 8006088:	20000bbc 	.word	0x20000bbc
 800608c:	20000acc 	.word	0x20000acc

08006090 <Enable_timer>:

bool Enable_timer(int8_t TimerNumber) {
 8006090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006092:	0004      	movs	r4, r0
    if (TimerNumber < 0 || TimerNumber >= Registered_ISRTimers) return false;
 8006094:	2000      	movs	r0, #0
 8006096:	4284      	cmp	r4, r0
 8006098:	db1b      	blt.n	80060d2 <Enable_timer+0x42>
 800609a:	4b0e      	ldr	r3, [pc, #56]	@ (80060d4 <Enable_timer+0x44>)
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	429c      	cmp	r4, r3
 80060a0:	da17      	bge.n	80060d2 <Enable_timer+0x42>
    
    ISRTimers[TimerNumber].TimerLastTickTime = 0;
 80060a2:	2314      	movs	r3, #20
    
    // align timers >= 1 second on the 1 second boundary:
    if (ISRTimers[TimerNumber].TimerTickInterval >= TICKS_PER_SEC) {
 80060a4:	21fa      	movs	r1, #250	@ 0xfa
    ISRTimers[TimerNumber].TimerLastTickTime = 0;
 80060a6:	4363      	muls	r3, r4
 80060a8:	4d0b      	ldr	r5, [pc, #44]	@ (80060d8 <Enable_timer+0x48>)
    if (ISRTimers[TimerNumber].TimerTickInterval >= TICKS_PER_SEC) {
 80060aa:	0089      	lsls	r1, r1, #2
    ISRTimers[TimerNumber].TimerLastTickTime = 0;
 80060ac:	18eb      	adds	r3, r5, r3
    if (ISRTimers[TimerNumber].TimerTickInterval >= TICKS_PER_SEC) {
 80060ae:	689e      	ldr	r6, [r3, #8]
    ISRTimers[TimerNumber].TimerLastTickTime = 0;
 80060b0:	60d8      	str	r0, [r3, #12]
        ISRTimers[TimerNumber].TimerNextTickTime = SYS_tick_count + TICKS_PER_SEC - (SYS_tick_count%TICKS_PER_SEC) + ISRTimers[TimerNumber].TimerTickInterval;
 80060b2:	4b0a      	ldr	r3, [pc, #40]	@ (80060dc <Enable_timer+0x4c>)
 80060b4:	6818      	ldr	r0, [r3, #0]
    } else {
        ISRTimers[TimerNumber].TimerNextTickTime = SYS_tick_count + ISRTimers[TimerNumber].TimerTickInterval;
 80060b6:	1833      	adds	r3, r6, r0
    if (ISRTimers[TimerNumber].TimerTickInterval >= TICKS_PER_SEC) {
 80060b8:	428e      	cmp	r6, r1
 80060ba:	d304      	bcc.n	80060c6 <Enable_timer+0x36>
        ISRTimers[TimerNumber].TimerNextTickTime = SYS_tick_count + TICKS_PER_SEC - (SYS_tick_count%TICKS_PER_SEC) + ISRTimers[TimerNumber].TimerTickInterval;
 80060bc:	1847      	adds	r7, r0, r1
 80060be:	f7fa f8a1 	bl	8000204 <__aeabi_uidivmod>
 80060c2:	1a7b      	subs	r3, r7, r1
 80060c4:	199b      	adds	r3, r3, r6
 80060c6:	2214      	movs	r2, #20
    }
    ISRTimers[TimerNumber].enabled = true;
 80060c8:	2001      	movs	r0, #1
 80060ca:	4362      	muls	r2, r4
 80060cc:	18a9      	adds	r1, r5, r2
 80060ce:	610b      	str	r3, [r1, #16]
 80060d0:	54a8      	strb	r0, [r5, r2]
    return true;
}
 80060d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060d4:	20000bbc 	.word	0x20000bbc
 80060d8:	20000acc 	.word	0x20000acc
 80060dc:	20000bc0 	.word	0x20000bc0

080060e0 <Disable_timer>:

bool Disable_timer(int8_t TimerNumber) {
 80060e0:	0003      	movs	r3, r0
    if (TimerNumber < 0 || TimerNumber >= Registered_ISRTimers) return false;
 80060e2:	2000      	movs	r0, #0
 80060e4:	4283      	cmp	r3, r0
 80060e6:	db08      	blt.n	80060fa <Disable_timer+0x1a>
 80060e8:	4a04      	ldr	r2, [pc, #16]	@ (80060fc <Disable_timer+0x1c>)
 80060ea:	7812      	ldrb	r2, [r2, #0]
 80060ec:	4293      	cmp	r3, r2
 80060ee:	da04      	bge.n	80060fa <Disable_timer+0x1a>
    
    ISRTimers[TimerNumber].enabled = false;
 80060f0:	2114      	movs	r1, #20
 80060f2:	434b      	muls	r3, r1
 80060f4:	4a02      	ldr	r2, [pc, #8]	@ (8006100 <Disable_timer+0x20>)
 80060f6:	5498      	strb	r0, [r3, r2]
    return true;
 80060f8:	3001      	adds	r0, #1
}
 80060fa:	4770      	bx	lr
 80060fc:	20000bbc 	.word	0x20000bbc
 8006100:	20000acc 	.word	0x20000acc

08006104 <Update_TimerTickInterval>:

bool Update_TimerTickInterval(int8_t TimerNumber, uint32_t new_TimerTickInterval) {
 8006104:	0002      	movs	r2, r0
    if (TimerNumber < 0 || TimerNumber >= Registered_ISRTimers) return false;
 8006106:	2000      	movs	r0, #0
 8006108:	4282      	cmp	r2, r0
 800610a:	db09      	blt.n	8006120 <Update_TimerTickInterval+0x1c>
 800610c:	4b05      	ldr	r3, [pc, #20]	@ (8006124 <Update_TimerTickInterval+0x20>)
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	da05      	bge.n	8006120 <Update_TimerTickInterval+0x1c>
    
    ISRTimers[TimerNumber].TimerTickInterval = new_TimerTickInterval;
 8006114:	3014      	adds	r0, #20
 8006116:	4342      	muls	r2, r0
 8006118:	4b03      	ldr	r3, [pc, #12]	@ (8006128 <Update_TimerTickInterval+0x24>)
	  return true;
 800611a:	3813      	subs	r0, #19
    ISRTimers[TimerNumber].TimerTickInterval = new_TimerTickInterval;
 800611c:	189b      	adds	r3, r3, r2
 800611e:	6099      	str	r1, [r3, #8]
}
 8006120:	4770      	bx	lr
 8006122:	46c0      	nop			@ (mov r8, r8)
 8006124:	20000bbc 	.word	0x20000bbc
 8006128:	20000acc 	.word	0x20000acc

0800612c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{   
    static uint8_t msec_subcounter = 0;

    // Only process for TIM3
    if (htim->Instance == TIM3)
 800612c:	4b16      	ldr	r3, [pc, #88]	@ (8006188 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800612e:	6802      	ldr	r2, [r0, #0]
{   
 8006130:	b570      	push	{r4, r5, r6, lr}
    if (htim->Instance == TIM3)
 8006132:	429a      	cmp	r2, r3
 8006134:	d123      	bne.n	800617e <HAL_TIM_PeriodElapsedCallback+0x52>
    {
        SYS_tick_count++;
        
        // __disable_irq(); // Set PRIMASK
    
    for (int timer=0; timer < MAX_REGISTERED_TIMERS; timer++) {
 8006136:	2500      	movs	r5, #0
        SYS_tick_count++;
 8006138:	4e14      	ldr	r6, [pc, #80]	@ (800618c <HAL_TIM_PeriodElapsedCallback+0x60>)
 800613a:	4c15      	ldr	r4, [pc, #84]	@ (8006190 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800613c:	6833      	ldr	r3, [r6, #0]
 800613e:	3301      	adds	r3, #1
 8006140:	6033      	str	r3, [r6, #0]
        if (ISRTimers[timer].enabled) {
 8006142:	7823      	ldrb	r3, [r4, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00e      	beq.n	8006166 <HAL_TIM_PeriodElapsedCallback+0x3a>
            if (SYS_tick_count >= ISRTimers[timer].TimerNextTickTime) {
 8006148:	6923      	ldr	r3, [r4, #16]
 800614a:	6832      	ldr	r2, [r6, #0]
 800614c:	4293      	cmp	r3, r2
 800614e:	d80a      	bhi.n	8006166 <HAL_TIM_PeriodElapsedCallback+0x3a>
                ISRTimers[timer].TimerLastTickTime = ISRTimers[timer].TimerNextTickTime;
                ISRTimers[timer].TimerNextTickTime = ISRTimers[timer].TimerLastTickTime + ISRTimers[timer].TimerTickInterval;
 8006150:	68a1      	ldr	r1, [r4, #8]
                ISRTimers[timer].TimerLastTickTime = ISRTimers[timer].TimerNextTickTime;
 8006152:	60e3      	str	r3, [r4, #12]
                ISRTimers[timer].TimerNextTickTime = ISRTimers[timer].TimerLastTickTime + ISRTimers[timer].TimerTickInterval;
 8006154:	185b      	adds	r3, r3, r1
                
                // This means that we are not keeping up or that the timer has just been enabled:
                if (ISRTimers[timer].TimerNextTickTime <= SYS_tick_count) {        
 8006156:	429a      	cmp	r2, r3
 8006158:	d300      	bcc.n	800615c <HAL_TIM_PeriodElapsedCallback+0x30>
                    ISRTimers[timer].TimerNextTickTime = SYS_tick_count + ISRTimers[timer].TimerTickInterval;
 800615a:	1853      	adds	r3, r2, r1
                ISRTimers[timer].TimerNextTickTime = ISRTimers[timer].TimerLastTickTime + ISRTimers[timer].TimerTickInterval;
 800615c:	6123      	str	r3, [r4, #16]
                }
                
                if (ISRTimers[timer].TimerCallbackFunc)
 800615e:	6863      	ldr	r3, [r4, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d000      	beq.n	8006166 <HAL_TIM_PeriodElapsedCallback+0x3a>
                    ISRTimers[timer].TimerCallbackFunc();  // call the callback function
 8006164:	4798      	blx	r3
    for (int timer=0; timer < MAX_REGISTERED_TIMERS; timer++) {
 8006166:	3501      	adds	r5, #1
 8006168:	3414      	adds	r4, #20
 800616a:	2d0c      	cmp	r5, #12
 800616c:	d1e9      	bne.n	8006142 <HAL_TIM_PeriodElapsedCallback+0x16>
            }
        }
    }
    
    if (msec_subcounter == (TICKS_PER_MSEC - 1)) {
 800616e:	4a09      	ldr	r2, [pc, #36]	@ (8006194 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8006170:	7813      	ldrb	r3, [r2, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d104      	bne.n	8006180 <HAL_TIM_PeriodElapsedCallback+0x54>
        msec_subcounter = 0;
        data.msec_tick_count++;
 8006176:	4a08      	ldr	r2, [pc, #32]	@ (8006198 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8006178:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800617a:	3301      	adds	r3, #1
 800617c:	6353      	str	r3, [r2, #52]	@ 0x34
        msec_subcounter++;
    }
    
    // __enable_irq(); // Clear PRIMASK    
    }
}
 800617e:	bd70      	pop	{r4, r5, r6, pc}
        msec_subcounter++;
 8006180:	3301      	adds	r3, #1
 8006182:	7013      	strb	r3, [r2, #0]
}
 8006184:	e7fb      	b.n	800617e <HAL_TIM_PeriodElapsedCallback+0x52>
 8006186:	46c0      	nop			@ (mov r8, r8)
 8006188:	40000400 	.word	0x40000400
 800618c:	20000bc0 	.word	0x20000bc0
 8006190:	20000acc 	.word	0x20000acc
 8006194:	20000ac8 	.word	0x20000ac8
 8006198:	20000980 	.word	0x20000980

0800619c <APP_SystemClockConfig>:
void APP_SystemClockConfig(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI; /* ?????HSE,HSI,LSI */
 800619c:	230b      	movs	r3, #11
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;                          /* ??HSI */
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;                          /* HSI 1?? */
 800619e:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_24MHz;  /* Clock at 24MHz */
 80061a0:	2180      	movs	r1, #128	@ 0x80
{
 80061a2:	b500      	push	{lr}
 80061a4:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI; /* ?????HSE,HSI,LSI */
 80061a6:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;                          /* ??HSI */
 80061a8:	33f5      	adds	r3, #245	@ 0xf5
 80061aa:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_24MHz;  /* Clock at 24MHz */
 80061ac:	4b10      	ldr	r3, [pc, #64]	@ (80061f0 <APP_SystemClockConfig+0x54>)
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;                          /* HSI 1?? */
 80061ae:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_24MHz;  /* Clock at 24MHz */
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	0209      	lsls	r1, r1, #8
 80061b4:	04db      	lsls	r3, r3, #19
 80061b6:	0cdb      	lsrs	r3, r3, #19
 80061b8:	430b      	orrs	r3, r1
  RCC_OscInitStruct.HSEState = RCC_HSE_OFF;                         /* ??HSE */
  /*RCC_OscInitStruct.HSEFreq = RCC_HSE_16_32MHz;*/
  RCC_OscInitStruct.LSIState = RCC_LSI_OFF;                         /* ??LSI */

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80061ba:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_24MHz;  /* Clock at 24MHz */
 80061bc:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_OFF;                         /* ??HSE */
 80061be:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_OFF;                         /* ??LSI */
 80061c0:	920b      	str	r2, [sp, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80061c2:	f7fd ffcb 	bl	800415c <HAL_RCC_OscConfig>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d002      	beq.n	80061d0 <APP_SystemClockConfig+0x34>
  {
    APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80061ca:	2001      	movs	r0, #1
 80061cc:	f7fc fff2 	bl	80031b4 <APP_ErrorHandler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1; /* ?????? HCLK,SYSCLK,PCLK1 */
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI; /* ??HSI?????? */
 80061d0:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1; /* ?????? HCLK,SYSCLK,PCLK1 */
 80061d2:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;     /* AHB?? 1?? */
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;      /* APB?? 1?? */

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80061d4:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1; /* ?????? HCLK,SYSCLK,PCLK1 */
 80061d6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI; /* ??HSI?????? */
 80061d8:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;     /* AHB?? 1?? */
 80061da:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;      /* APB?? 1?? */
 80061dc:	9104      	str	r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80061de:	f7fe f8d7 	bl	8004390 <HAL_RCC_ClockConfig>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	d002      	beq.n	80061ec <APP_SystemClockConfig+0x50>
  {
    APP_ErrorHandler(ERR_FIRMWARE_CONFIG);
 80061e6:	2001      	movs	r0, #1
 80061e8:	f7fc ffe4 	bl	80031b4 <APP_ErrorHandler>
  }
}
 80061ec:	b00d      	add	sp, #52	@ 0x34
 80061ee:	bd00      	pop	{pc}
 80061f0:	1fff0f10 	.word	0x1fff0f10

080061f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80061f4:	480d      	ldr	r0, [pc, #52]	@ (800622c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80061f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80061f8:	480d      	ldr	r0, [pc, #52]	@ (8006230 <LoopForever+0x6>)
  ldr r1, =_edata
 80061fa:	490e      	ldr	r1, [pc, #56]	@ (8006234 <LoopForever+0xa>)
  ldr r2, =_sidata
 80061fc:	4a0e      	ldr	r2, [pc, #56]	@ (8006238 <LoopForever+0xe>)
  movs r3, #0
 80061fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006200:	e002      	b.n	8006208 <LoopCopyDataInit>

08006202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006206:	3304      	adds	r3, #4

08006208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800620a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800620c:	d3f9      	bcc.n	8006202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800620e:	4a0b      	ldr	r2, [pc, #44]	@ (800623c <LoopForever+0x12>)
  ldr r4, =_ebss
 8006210:	4c0b      	ldr	r4, [pc, #44]	@ (8006240 <LoopForever+0x16>)
  movs r3, #0
 8006212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006214:	e001      	b.n	800621a <LoopFillZerobss>

08006216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006218:	3204      	adds	r2, #4

0800621a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800621a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800621c:	d3fb      	bcc.n	8006216 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800621e:	f7fe fe61 	bl	8004ee4 <SystemInit>
/* Call static constructors. Remove this line if compile with `-nostartfiles` reports error */
  bl __libc_init_array
 8006222:	f7fb f81f 	bl	8001264 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006226:	f7ff fd99 	bl	8005d5c <main>

0800622a <LoopForever>:

LoopForever:
    b LoopForever
 800622a:	e7fe      	b.n	800622a <LoopForever>
  ldr   r0, =_estack
 800622c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8006230:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 8006234:	200004d4 	.word	0x200004d4
  ldr r2, =_sidata
 8006238:	0800b104 	.word	0x0800b104
  ldr r2, =_sbss
 800623c:	200004d4 	.word	0x200004d4
  ldr r4, =_ebss
 8006240:	20000c08 	.word	0x20000c08

08006244 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006244:	e7fe      	b.n	8006244 <ADC_COMP_IRQHandler>
	...

08006248 <__aeabi_f2uiz>:
 8006248:	219e      	movs	r1, #158	@ 0x9e
 800624a:	b510      	push	{r4, lr}
 800624c:	05c9      	lsls	r1, r1, #23
 800624e:	1c04      	adds	r4, r0, #0
 8006250:	f7fa f936 	bl	80004c0 <__aeabi_fcmpge>
 8006254:	2800      	cmp	r0, #0
 8006256:	d103      	bne.n	8006260 <__aeabi_f2uiz+0x18>
 8006258:	1c20      	adds	r0, r4, #0
 800625a:	f000 ff7d 	bl	8007158 <__aeabi_f2iz>
 800625e:	bd10      	pop	{r4, pc}
 8006260:	219e      	movs	r1, #158	@ 0x9e
 8006262:	1c20      	adds	r0, r4, #0
 8006264:	05c9      	lsls	r1, r1, #23
 8006266:	f000 fd35 	bl	8006cd4 <__aeabi_fsub>
 800626a:	f000 ff75 	bl	8007158 <__aeabi_f2iz>
 800626e:	2380      	movs	r3, #128	@ 0x80
 8006270:	061b      	lsls	r3, r3, #24
 8006272:	469c      	mov	ip, r3
 8006274:	4460      	add	r0, ip
 8006276:	e7f2      	b.n	800625e <__aeabi_f2uiz+0x16>

08006278 <__aeabi_fadd>:
 8006278:	024a      	lsls	r2, r1, #9
 800627a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627c:	0a53      	lsrs	r3, r2, #9
 800627e:	46ce      	mov	lr, r9
 8006280:	4699      	mov	r9, r3
 8006282:	004b      	lsls	r3, r1, #1
 8006284:	0fc9      	lsrs	r1, r1, #31
 8006286:	4647      	mov	r7, r8
 8006288:	4688      	mov	r8, r1
 800628a:	0046      	lsls	r6, r0, #1
 800628c:	0245      	lsls	r5, r0, #9
 800628e:	0e36      	lsrs	r6, r6, #24
 8006290:	0e1b      	lsrs	r3, r3, #24
 8006292:	b580      	push	{r7, lr}
 8006294:	0fc4      	lsrs	r4, r0, #31
 8006296:	0a6f      	lsrs	r7, r5, #9
 8006298:	0992      	lsrs	r2, r2, #6
 800629a:	09ad      	lsrs	r5, r5, #6
 800629c:	1af1      	subs	r1, r6, r3
 800629e:	4544      	cmp	r4, r8
 80062a0:	d04b      	beq.n	800633a <__aeabi_fadd+0xc2>
 80062a2:	2900      	cmp	r1, #0
 80062a4:	dd38      	ble.n	8006318 <__aeabi_fadd+0xa0>
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d100      	bne.n	80062ac <__aeabi_fadd+0x34>
 80062aa:	e074      	b.n	8006396 <__aeabi_fadd+0x11e>
 80062ac:	2eff      	cmp	r6, #255	@ 0xff
 80062ae:	d100      	bne.n	80062b2 <__aeabi_fadd+0x3a>
 80062b0:	e0be      	b.n	8006430 <__aeabi_fadd+0x1b8>
 80062b2:	2380      	movs	r3, #128	@ 0x80
 80062b4:	04db      	lsls	r3, r3, #19
 80062b6:	431a      	orrs	r2, r3
 80062b8:	291b      	cmp	r1, #27
 80062ba:	dc00      	bgt.n	80062be <__aeabi_fadd+0x46>
 80062bc:	e0fd      	b.n	80064ba <__aeabi_fadd+0x242>
 80062be:	3d01      	subs	r5, #1
 80062c0:	016b      	lsls	r3, r5, #5
 80062c2:	d400      	bmi.n	80062c6 <__aeabi_fadd+0x4e>
 80062c4:	e0af      	b.n	8006426 <__aeabi_fadd+0x1ae>
 80062c6:	2501      	movs	r5, #1
 80062c8:	426d      	negs	r5, r5
 80062ca:	01ad      	lsls	r5, r5, #6
 80062cc:	09af      	lsrs	r7, r5, #6
 80062ce:	0038      	movs	r0, r7
 80062d0:	f7fa f9a2 	bl	8000618 <__clzsi2>
 80062d4:	003b      	movs	r3, r7
 80062d6:	3805      	subs	r0, #5
 80062d8:	4083      	lsls	r3, r0
 80062da:	4286      	cmp	r6, r0
 80062dc:	dc00      	bgt.n	80062e0 <__aeabi_fadd+0x68>
 80062de:	e0d3      	b.n	8006488 <__aeabi_fadd+0x210>
 80062e0:	4db9      	ldr	r5, [pc, #740]	@ (80065c8 <__aeabi_fadd+0x350>)
 80062e2:	1a31      	subs	r1, r6, r0
 80062e4:	401d      	ands	r5, r3
 80062e6:	075a      	lsls	r2, r3, #29
 80062e8:	d100      	bne.n	80062ec <__aeabi_fadd+0x74>
 80062ea:	e09e      	b.n	800642a <__aeabi_fadd+0x1b2>
 80062ec:	220f      	movs	r2, #15
 80062ee:	4013      	ands	r3, r2
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d100      	bne.n	80062f6 <__aeabi_fadd+0x7e>
 80062f4:	e099      	b.n	800642a <__aeabi_fadd+0x1b2>
 80062f6:	3504      	adds	r5, #4
 80062f8:	016b      	lsls	r3, r5, #5
 80062fa:	d400      	bmi.n	80062fe <__aeabi_fadd+0x86>
 80062fc:	e095      	b.n	800642a <__aeabi_fadd+0x1b2>
 80062fe:	1c48      	adds	r0, r1, #1
 8006300:	29fe      	cmp	r1, #254	@ 0xfe
 8006302:	d151      	bne.n	80063a8 <__aeabi_fadd+0x130>
 8006304:	20ff      	movs	r0, #255	@ 0xff
 8006306:	2300      	movs	r3, #0
 8006308:	05c0      	lsls	r0, r0, #23
 800630a:	4318      	orrs	r0, r3
 800630c:	07e4      	lsls	r4, r4, #31
 800630e:	4320      	orrs	r0, r4
 8006310:	bcc0      	pop	{r6, r7}
 8006312:	46b9      	mov	r9, r7
 8006314:	46b0      	mov	r8, r6
 8006316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006318:	2900      	cmp	r1, #0
 800631a:	d049      	beq.n	80063b0 <__aeabi_fadd+0x138>
 800631c:	1b99      	subs	r1, r3, r6
 800631e:	2e00      	cmp	r6, #0
 8006320:	d172      	bne.n	8006408 <__aeabi_fadd+0x190>
 8006322:	2d00      	cmp	r5, #0
 8006324:	d100      	bne.n	8006328 <__aeabi_fadd+0xb0>
 8006326:	e133      	b.n	8006590 <__aeabi_fadd+0x318>
 8006328:	1e4c      	subs	r4, r1, #1
 800632a:	2901      	cmp	r1, #1
 800632c:	d100      	bne.n	8006330 <__aeabi_fadd+0xb8>
 800632e:	e159      	b.n	80065e4 <__aeabi_fadd+0x36c>
 8006330:	29ff      	cmp	r1, #255	@ 0xff
 8006332:	d100      	bne.n	8006336 <__aeabi_fadd+0xbe>
 8006334:	e14c      	b.n	80065d0 <__aeabi_fadd+0x358>
 8006336:	0021      	movs	r1, r4
 8006338:	e06c      	b.n	8006414 <__aeabi_fadd+0x19c>
 800633a:	2900      	cmp	r1, #0
 800633c:	dc00      	bgt.n	8006340 <__aeabi_fadd+0xc8>
 800633e:	e081      	b.n	8006444 <__aeabi_fadd+0x1cc>
 8006340:	2b00      	cmp	r3, #0
 8006342:	d155      	bne.n	80063f0 <__aeabi_fadd+0x178>
 8006344:	2a00      	cmp	r2, #0
 8006346:	d070      	beq.n	800642a <__aeabi_fadd+0x1b2>
 8006348:	1e4b      	subs	r3, r1, #1
 800634a:	2901      	cmp	r1, #1
 800634c:	d100      	bne.n	8006350 <__aeabi_fadd+0xd8>
 800634e:	e12b      	b.n	80065a8 <__aeabi_fadd+0x330>
 8006350:	29ff      	cmp	r1, #255	@ 0xff
 8006352:	d06d      	beq.n	8006430 <__aeabi_fadd+0x1b8>
 8006354:	2b1b      	cmp	r3, #27
 8006356:	dc50      	bgt.n	80063fa <__aeabi_fadd+0x182>
 8006358:	0019      	movs	r1, r3
 800635a:	2320      	movs	r3, #32
 800635c:	1a5b      	subs	r3, r3, r1
 800635e:	0010      	movs	r0, r2
 8006360:	409a      	lsls	r2, r3
 8006362:	40c8      	lsrs	r0, r1
 8006364:	1e53      	subs	r3, r2, #1
 8006366:	419a      	sbcs	r2, r3
 8006368:	4302      	orrs	r2, r0
 800636a:	18ad      	adds	r5, r5, r2
 800636c:	2380      	movs	r3, #128	@ 0x80
 800636e:	04db      	lsls	r3, r3, #19
 8006370:	421d      	tst	r5, r3
 8006372:	d100      	bne.n	8006376 <__aeabi_fadd+0xfe>
 8006374:	e0ad      	b.n	80064d2 <__aeabi_fadd+0x25a>
 8006376:	1c71      	adds	r1, r6, #1
 8006378:	2efe      	cmp	r6, #254	@ 0xfe
 800637a:	d0c3      	beq.n	8006304 <__aeabi_fadd+0x8c>
 800637c:	2001      	movs	r0, #1
 800637e:	086a      	lsrs	r2, r5, #1
 8006380:	4028      	ands	r0, r5
 8006382:	4d92      	ldr	r5, [pc, #584]	@ (80065cc <__aeabi_fadd+0x354>)
 8006384:	4015      	ands	r5, r2
 8006386:	4305      	orrs	r5, r0
 8006388:	076a      	lsls	r2, r5, #29
 800638a:	d000      	beq.n	800638e <__aeabi_fadd+0x116>
 800638c:	e08b      	b.n	80064a6 <__aeabi_fadd+0x22e>
 800638e:	421d      	tst	r5, r3
 8006390:	d1b5      	bne.n	80062fe <__aeabi_fadd+0x86>
 8006392:	08ef      	lsrs	r7, r5, #3
 8006394:	e034      	b.n	8006400 <__aeabi_fadd+0x188>
 8006396:	2a00      	cmp	r2, #0
 8006398:	d047      	beq.n	800642a <__aeabi_fadd+0x1b2>
 800639a:	1e4b      	subs	r3, r1, #1
 800639c:	2901      	cmp	r1, #1
 800639e:	d066      	beq.n	800646e <__aeabi_fadd+0x1f6>
 80063a0:	29ff      	cmp	r1, #255	@ 0xff
 80063a2:	d045      	beq.n	8006430 <__aeabi_fadd+0x1b8>
 80063a4:	0019      	movs	r1, r3
 80063a6:	e787      	b.n	80062b8 <__aeabi_fadd+0x40>
 80063a8:	b2c0      	uxtb	r0, r0
 80063aa:	01ab      	lsls	r3, r5, #6
 80063ac:	0a5b      	lsrs	r3, r3, #9
 80063ae:	e7ab      	b.n	8006308 <__aeabi_fadd+0x90>
 80063b0:	23fe      	movs	r3, #254	@ 0xfe
 80063b2:	469c      	mov	ip, r3
 80063b4:	1c70      	adds	r0, r6, #1
 80063b6:	0003      	movs	r3, r0
 80063b8:	4660      	mov	r0, ip
 80063ba:	4218      	tst	r0, r3
 80063bc:	d000      	beq.n	80063c0 <__aeabi_fadd+0x148>
 80063be:	e092      	b.n	80064e6 <__aeabi_fadd+0x26e>
 80063c0:	2e00      	cmp	r6, #0
 80063c2:	d000      	beq.n	80063c6 <__aeabi_fadd+0x14e>
 80063c4:	e0e7      	b.n	8006596 <__aeabi_fadd+0x31e>
 80063c6:	2d00      	cmp	r5, #0
 80063c8:	d100      	bne.n	80063cc <__aeabi_fadd+0x154>
 80063ca:	e119      	b.n	8006600 <__aeabi_fadd+0x388>
 80063cc:	2a00      	cmp	r2, #0
 80063ce:	d017      	beq.n	8006400 <__aeabi_fadd+0x188>
 80063d0:	2380      	movs	r3, #128	@ 0x80
 80063d2:	1aaf      	subs	r7, r5, r2
 80063d4:	04db      	lsls	r3, r3, #19
 80063d6:	421f      	tst	r7, r3
 80063d8:	d100      	bne.n	80063dc <__aeabi_fadd+0x164>
 80063da:	e142      	b.n	8006662 <__aeabi_fadd+0x3ea>
 80063dc:	4644      	mov	r4, r8
 80063de:	1b55      	subs	r5, r2, r5
 80063e0:	d100      	bne.n	80063e4 <__aeabi_fadd+0x16c>
 80063e2:	e087      	b.n	80064f4 <__aeabi_fadd+0x27c>
 80063e4:	2001      	movs	r0, #1
 80063e6:	421d      	tst	r5, r3
 80063e8:	d1df      	bne.n	80063aa <__aeabi_fadd+0x132>
 80063ea:	2100      	movs	r1, #0
 80063ec:	08ef      	lsrs	r7, r5, #3
 80063ee:	e007      	b.n	8006400 <__aeabi_fadd+0x188>
 80063f0:	2eff      	cmp	r6, #255	@ 0xff
 80063f2:	d01d      	beq.n	8006430 <__aeabi_fadd+0x1b8>
 80063f4:	291b      	cmp	r1, #27
 80063f6:	dc00      	bgt.n	80063fa <__aeabi_fadd+0x182>
 80063f8:	e094      	b.n	8006524 <__aeabi_fadd+0x2ac>
 80063fa:	0031      	movs	r1, r6
 80063fc:	3505      	adds	r5, #5
 80063fe:	08ef      	lsrs	r7, r5, #3
 8006400:	027b      	lsls	r3, r7, #9
 8006402:	0a5b      	lsrs	r3, r3, #9
 8006404:	b2c8      	uxtb	r0, r1
 8006406:	e77f      	b.n	8006308 <__aeabi_fadd+0x90>
 8006408:	2bff      	cmp	r3, #255	@ 0xff
 800640a:	d100      	bne.n	800640e <__aeabi_fadd+0x196>
 800640c:	e0e0      	b.n	80065d0 <__aeabi_fadd+0x358>
 800640e:	2080      	movs	r0, #128	@ 0x80
 8006410:	04c0      	lsls	r0, r0, #19
 8006412:	4305      	orrs	r5, r0
 8006414:	291b      	cmp	r1, #27
 8006416:	dc00      	bgt.n	800641a <__aeabi_fadd+0x1a2>
 8006418:	e088      	b.n	800652c <__aeabi_fadd+0x2b4>
 800641a:	1e55      	subs	r5, r2, #1
 800641c:	4644      	mov	r4, r8
 800641e:	001e      	movs	r6, r3
 8006420:	0169      	lsls	r1, r5, #5
 8006422:	d500      	bpl.n	8006426 <__aeabi_fadd+0x1ae>
 8006424:	e74f      	b.n	80062c6 <__aeabi_fadd+0x4e>
 8006426:	0031      	movs	r1, r6
 8006428:	3504      	adds	r5, #4
 800642a:	08ef      	lsrs	r7, r5, #3
 800642c:	29ff      	cmp	r1, #255	@ 0xff
 800642e:	d1e7      	bne.n	8006400 <__aeabi_fadd+0x188>
 8006430:	2f00      	cmp	r7, #0
 8006432:	d100      	bne.n	8006436 <__aeabi_fadd+0x1be>
 8006434:	e766      	b.n	8006304 <__aeabi_fadd+0x8c>
 8006436:	2380      	movs	r3, #128	@ 0x80
 8006438:	03db      	lsls	r3, r3, #15
 800643a:	433b      	orrs	r3, r7
 800643c:	025b      	lsls	r3, r3, #9
 800643e:	20ff      	movs	r0, #255	@ 0xff
 8006440:	0a5b      	lsrs	r3, r3, #9
 8006442:	e761      	b.n	8006308 <__aeabi_fadd+0x90>
 8006444:	2900      	cmp	r1, #0
 8006446:	d058      	beq.n	80064fa <__aeabi_fadd+0x282>
 8006448:	1b99      	subs	r1, r3, r6
 800644a:	2e00      	cmp	r6, #0
 800644c:	d000      	beq.n	8006450 <__aeabi_fadd+0x1d8>
 800644e:	e089      	b.n	8006564 <__aeabi_fadd+0x2ec>
 8006450:	2d00      	cmp	r5, #0
 8006452:	d100      	bne.n	8006456 <__aeabi_fadd+0x1de>
 8006454:	e09d      	b.n	8006592 <__aeabi_fadd+0x31a>
 8006456:	1e4e      	subs	r6, r1, #1
 8006458:	2901      	cmp	r1, #1
 800645a:	d100      	bne.n	800645e <__aeabi_fadd+0x1e6>
 800645c:	e0a4      	b.n	80065a8 <__aeabi_fadd+0x330>
 800645e:	29ff      	cmp	r1, #255	@ 0xff
 8006460:	d100      	bne.n	8006464 <__aeabi_fadd+0x1ec>
 8006462:	e0b6      	b.n	80065d2 <__aeabi_fadd+0x35a>
 8006464:	2e1b      	cmp	r6, #27
 8006466:	dd00      	ble.n	800646a <__aeabi_fadd+0x1f2>
 8006468:	e0b8      	b.n	80065dc <__aeabi_fadd+0x364>
 800646a:	0031      	movs	r1, r6
 800646c:	e081      	b.n	8006572 <__aeabi_fadd+0x2fa>
 800646e:	1aaa      	subs	r2, r5, r2
 8006470:	0153      	lsls	r3, r2, #5
 8006472:	d400      	bmi.n	8006476 <__aeabi_fadd+0x1fe>
 8006474:	e0af      	b.n	80065d6 <__aeabi_fadd+0x35e>
 8006476:	0197      	lsls	r7, r2, #6
 8006478:	09bf      	lsrs	r7, r7, #6
 800647a:	0038      	movs	r0, r7
 800647c:	f7fa f8cc 	bl	8000618 <__clzsi2>
 8006480:	003b      	movs	r3, r7
 8006482:	3805      	subs	r0, #5
 8006484:	4083      	lsls	r3, r0
 8006486:	2601      	movs	r6, #1
 8006488:	001d      	movs	r5, r3
 800648a:	1b81      	subs	r1, r0, r6
 800648c:	2020      	movs	r0, #32
 800648e:	3101      	adds	r1, #1
 8006490:	40cd      	lsrs	r5, r1
 8006492:	1a41      	subs	r1, r0, r1
 8006494:	408b      	lsls	r3, r1
 8006496:	1e59      	subs	r1, r3, #1
 8006498:	418b      	sbcs	r3, r1
 800649a:	431d      	orrs	r5, r3
 800649c:	d02a      	beq.n	80064f4 <__aeabi_fadd+0x27c>
 800649e:	2100      	movs	r1, #0
 80064a0:	076b      	lsls	r3, r5, #29
 80064a2:	d100      	bne.n	80064a6 <__aeabi_fadd+0x22e>
 80064a4:	e0f0      	b.n	8006688 <__aeabi_fadd+0x410>
 80064a6:	230f      	movs	r3, #15
 80064a8:	402b      	ands	r3, r5
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d000      	beq.n	80064b0 <__aeabi_fadd+0x238>
 80064ae:	e722      	b.n	80062f6 <__aeabi_fadd+0x7e>
 80064b0:	016b      	lsls	r3, r5, #5
 80064b2:	d500      	bpl.n	80064b6 <__aeabi_fadd+0x23e>
 80064b4:	e723      	b.n	80062fe <__aeabi_fadd+0x86>
 80064b6:	08ef      	lsrs	r7, r5, #3
 80064b8:	e7a2      	b.n	8006400 <__aeabi_fadd+0x188>
 80064ba:	2320      	movs	r3, #32
 80064bc:	1a5b      	subs	r3, r3, r1
 80064be:	0010      	movs	r0, r2
 80064c0:	409a      	lsls	r2, r3
 80064c2:	40c8      	lsrs	r0, r1
 80064c4:	1e53      	subs	r3, r2, #1
 80064c6:	419a      	sbcs	r2, r3
 80064c8:	4302      	orrs	r2, r0
 80064ca:	1aad      	subs	r5, r5, r2
 80064cc:	016b      	lsls	r3, r5, #5
 80064ce:	d500      	bpl.n	80064d2 <__aeabi_fadd+0x25a>
 80064d0:	e6fb      	b.n	80062ca <__aeabi_fadd+0x52>
 80064d2:	076b      	lsls	r3, r5, #29
 80064d4:	d100      	bne.n	80064d8 <__aeabi_fadd+0x260>
 80064d6:	e0d5      	b.n	8006684 <__aeabi_fadd+0x40c>
 80064d8:	230f      	movs	r3, #15
 80064da:	0031      	movs	r1, r6
 80064dc:	402b      	ands	r3, r5
 80064de:	2b04      	cmp	r3, #4
 80064e0:	d000      	beq.n	80064e4 <__aeabi_fadd+0x26c>
 80064e2:	e708      	b.n	80062f6 <__aeabi_fadd+0x7e>
 80064e4:	e7a1      	b.n	800642a <__aeabi_fadd+0x1b2>
 80064e6:	1aaf      	subs	r7, r5, r2
 80064e8:	017b      	lsls	r3, r7, #5
 80064ea:	d44e      	bmi.n	800658a <__aeabi_fadd+0x312>
 80064ec:	2f00      	cmp	r7, #0
 80064ee:	d000      	beq.n	80064f2 <__aeabi_fadd+0x27a>
 80064f0:	e6ed      	b.n	80062ce <__aeabi_fadd+0x56>
 80064f2:	2400      	movs	r4, #0
 80064f4:	2000      	movs	r0, #0
 80064f6:	2300      	movs	r3, #0
 80064f8:	e706      	b.n	8006308 <__aeabi_fadd+0x90>
 80064fa:	23fe      	movs	r3, #254	@ 0xfe
 80064fc:	1c71      	adds	r1, r6, #1
 80064fe:	420b      	tst	r3, r1
 8006500:	d121      	bne.n	8006546 <__aeabi_fadd+0x2ce>
 8006502:	2e00      	cmp	r6, #0
 8006504:	d000      	beq.n	8006508 <__aeabi_fadd+0x290>
 8006506:	e081      	b.n	800660c <__aeabi_fadd+0x394>
 8006508:	2d00      	cmp	r5, #0
 800650a:	d100      	bne.n	800650e <__aeabi_fadd+0x296>
 800650c:	e09f      	b.n	800664e <__aeabi_fadd+0x3d6>
 800650e:	2a00      	cmp	r2, #0
 8006510:	d100      	bne.n	8006514 <__aeabi_fadd+0x29c>
 8006512:	e0b2      	b.n	800667a <__aeabi_fadd+0x402>
 8006514:	18ab      	adds	r3, r5, r2
 8006516:	015a      	lsls	r2, r3, #5
 8006518:	d400      	bmi.n	800651c <__aeabi_fadd+0x2a4>
 800651a:	e0b0      	b.n	800667e <__aeabi_fadd+0x406>
 800651c:	019b      	lsls	r3, r3, #6
 800651e:	2001      	movs	r0, #1
 8006520:	0a5b      	lsrs	r3, r3, #9
 8006522:	e6f1      	b.n	8006308 <__aeabi_fadd+0x90>
 8006524:	2380      	movs	r3, #128	@ 0x80
 8006526:	04db      	lsls	r3, r3, #19
 8006528:	431a      	orrs	r2, r3
 800652a:	e716      	b.n	800635a <__aeabi_fadd+0xe2>
 800652c:	2420      	movs	r4, #32
 800652e:	0028      	movs	r0, r5
 8006530:	40c8      	lsrs	r0, r1
 8006532:	1a61      	subs	r1, r4, r1
 8006534:	408d      	lsls	r5, r1
 8006536:	0029      	movs	r1, r5
 8006538:	1e4c      	subs	r4, r1, #1
 800653a:	41a1      	sbcs	r1, r4
 800653c:	4301      	orrs	r1, r0
 800653e:	4644      	mov	r4, r8
 8006540:	001e      	movs	r6, r3
 8006542:	1a55      	subs	r5, r2, r1
 8006544:	e7c2      	b.n	80064cc <__aeabi_fadd+0x254>
 8006546:	29ff      	cmp	r1, #255	@ 0xff
 8006548:	d100      	bne.n	800654c <__aeabi_fadd+0x2d4>
 800654a:	e6db      	b.n	8006304 <__aeabi_fadd+0x8c>
 800654c:	18af      	adds	r7, r5, r2
 800654e:	087f      	lsrs	r7, r7, #1
 8006550:	077b      	lsls	r3, r7, #29
 8006552:	d005      	beq.n	8006560 <__aeabi_fadd+0x2e8>
 8006554:	230f      	movs	r3, #15
 8006556:	1d3d      	adds	r5, r7, #4
 8006558:	403b      	ands	r3, r7
 800655a:	2b04      	cmp	r3, #4
 800655c:	d000      	beq.n	8006560 <__aeabi_fadd+0x2e8>
 800655e:	e764      	b.n	800642a <__aeabi_fadd+0x1b2>
 8006560:	08ff      	lsrs	r7, r7, #3
 8006562:	e74d      	b.n	8006400 <__aeabi_fadd+0x188>
 8006564:	2bff      	cmp	r3, #255	@ 0xff
 8006566:	d034      	beq.n	80065d2 <__aeabi_fadd+0x35a>
 8006568:	291b      	cmp	r1, #27
 800656a:	dc37      	bgt.n	80065dc <__aeabi_fadd+0x364>
 800656c:	2080      	movs	r0, #128	@ 0x80
 800656e:	04c0      	lsls	r0, r0, #19
 8006570:	4305      	orrs	r5, r0
 8006572:	0028      	movs	r0, r5
 8006574:	2620      	movs	r6, #32
 8006576:	40c8      	lsrs	r0, r1
 8006578:	1a71      	subs	r1, r6, r1
 800657a:	408d      	lsls	r5, r1
 800657c:	0029      	movs	r1, r5
 800657e:	1e4d      	subs	r5, r1, #1
 8006580:	41a9      	sbcs	r1, r5
 8006582:	4301      	orrs	r1, r0
 8006584:	001e      	movs	r6, r3
 8006586:	188d      	adds	r5, r1, r2
 8006588:	e6f0      	b.n	800636c <__aeabi_fadd+0xf4>
 800658a:	4644      	mov	r4, r8
 800658c:	1b57      	subs	r7, r2, r5
 800658e:	e69e      	b.n	80062ce <__aeabi_fadd+0x56>
 8006590:	4644      	mov	r4, r8
 8006592:	0015      	movs	r5, r2
 8006594:	e749      	b.n	800642a <__aeabi_fadd+0x1b2>
 8006596:	2d00      	cmp	r5, #0
 8006598:	d146      	bne.n	8006628 <__aeabi_fadd+0x3b0>
 800659a:	2a00      	cmp	r2, #0
 800659c:	d166      	bne.n	800666c <__aeabi_fadd+0x3f4>
 800659e:	2380      	movs	r3, #128	@ 0x80
 80065a0:	2400      	movs	r4, #0
 80065a2:	20ff      	movs	r0, #255	@ 0xff
 80065a4:	03db      	lsls	r3, r3, #15
 80065a6:	e6af      	b.n	8006308 <__aeabi_fadd+0x90>
 80065a8:	18aa      	adds	r2, r5, r2
 80065aa:	0153      	lsls	r3, r2, #5
 80065ac:	d513      	bpl.n	80065d6 <__aeabi_fadd+0x35e>
 80065ae:	4f07      	ldr	r7, [pc, #28]	@ (80065cc <__aeabi_fadd+0x354>)
 80065b0:	0852      	lsrs	r2, r2, #1
 80065b2:	4017      	ands	r7, r2
 80065b4:	0753      	lsls	r3, r2, #29
 80065b6:	d044      	beq.n	8006642 <__aeabi_fadd+0x3ca>
 80065b8:	230f      	movs	r3, #15
 80065ba:	4013      	ands	r3, r2
 80065bc:	2b04      	cmp	r3, #4
 80065be:	d040      	beq.n	8006642 <__aeabi_fadd+0x3ca>
 80065c0:	2102      	movs	r1, #2
 80065c2:	1d3d      	adds	r5, r7, #4
 80065c4:	e731      	b.n	800642a <__aeabi_fadd+0x1b2>
 80065c6:	46c0      	nop			@ (mov r8, r8)
 80065c8:	fbffffff 	.word	0xfbffffff
 80065cc:	7dffffff 	.word	0x7dffffff
 80065d0:	4644      	mov	r4, r8
 80065d2:	464f      	mov	r7, r9
 80065d4:	e72c      	b.n	8006430 <__aeabi_fadd+0x1b8>
 80065d6:	2101      	movs	r1, #1
 80065d8:	08d7      	lsrs	r7, r2, #3
 80065da:	e711      	b.n	8006400 <__aeabi_fadd+0x188>
 80065dc:	3205      	adds	r2, #5
 80065de:	0019      	movs	r1, r3
 80065e0:	08d7      	lsrs	r7, r2, #3
 80065e2:	e70d      	b.n	8006400 <__aeabi_fadd+0x188>
 80065e4:	1b57      	subs	r7, r2, r5
 80065e6:	017b      	lsls	r3, r7, #5
 80065e8:	d537      	bpl.n	800665a <__aeabi_fadd+0x3e2>
 80065ea:	01bf      	lsls	r7, r7, #6
 80065ec:	09bf      	lsrs	r7, r7, #6
 80065ee:	0038      	movs	r0, r7
 80065f0:	f7fa f812 	bl	8000618 <__clzsi2>
 80065f4:	003b      	movs	r3, r7
 80065f6:	3805      	subs	r0, #5
 80065f8:	4083      	lsls	r3, r0
 80065fa:	4644      	mov	r4, r8
 80065fc:	3601      	adds	r6, #1
 80065fe:	e743      	b.n	8006488 <__aeabi_fadd+0x210>
 8006600:	2a00      	cmp	r2, #0
 8006602:	d100      	bne.n	8006606 <__aeabi_fadd+0x38e>
 8006604:	e775      	b.n	80064f2 <__aeabi_fadd+0x27a>
 8006606:	4644      	mov	r4, r8
 8006608:	464f      	mov	r7, r9
 800660a:	e6f9      	b.n	8006400 <__aeabi_fadd+0x188>
 800660c:	2d00      	cmp	r5, #0
 800660e:	d0e0      	beq.n	80065d2 <__aeabi_fadd+0x35a>
 8006610:	2380      	movs	r3, #128	@ 0x80
 8006612:	03db      	lsls	r3, r3, #15
 8006614:	2a00      	cmp	r2, #0
 8006616:	d017      	beq.n	8006648 <__aeabi_fadd+0x3d0>
 8006618:	429f      	cmp	r7, r3
 800661a:	d200      	bcs.n	800661e <__aeabi_fadd+0x3a6>
 800661c:	e70b      	b.n	8006436 <__aeabi_fadd+0x1be>
 800661e:	4599      	cmp	r9, r3
 8006620:	d300      	bcc.n	8006624 <__aeabi_fadd+0x3ac>
 8006622:	e708      	b.n	8006436 <__aeabi_fadd+0x1be>
 8006624:	464f      	mov	r7, r9
 8006626:	e706      	b.n	8006436 <__aeabi_fadd+0x1be>
 8006628:	2380      	movs	r3, #128	@ 0x80
 800662a:	03db      	lsls	r3, r3, #15
 800662c:	2a00      	cmp	r2, #0
 800662e:	d00b      	beq.n	8006648 <__aeabi_fadd+0x3d0>
 8006630:	429f      	cmp	r7, r3
 8006632:	d200      	bcs.n	8006636 <__aeabi_fadd+0x3be>
 8006634:	e6ff      	b.n	8006436 <__aeabi_fadd+0x1be>
 8006636:	4599      	cmp	r9, r3
 8006638:	d300      	bcc.n	800663c <__aeabi_fadd+0x3c4>
 800663a:	e6fc      	b.n	8006436 <__aeabi_fadd+0x1be>
 800663c:	4644      	mov	r4, r8
 800663e:	464f      	mov	r7, r9
 8006640:	e6f9      	b.n	8006436 <__aeabi_fadd+0x1be>
 8006642:	2102      	movs	r1, #2
 8006644:	08ff      	lsrs	r7, r7, #3
 8006646:	e6db      	b.n	8006400 <__aeabi_fadd+0x188>
 8006648:	20ff      	movs	r0, #255	@ 0xff
 800664a:	433b      	orrs	r3, r7
 800664c:	e65c      	b.n	8006308 <__aeabi_fadd+0x90>
 800664e:	2a00      	cmp	r2, #0
 8006650:	d100      	bne.n	8006654 <__aeabi_fadd+0x3dc>
 8006652:	e74f      	b.n	80064f4 <__aeabi_fadd+0x27c>
 8006654:	2100      	movs	r1, #0
 8006656:	08d7      	lsrs	r7, r2, #3
 8006658:	e6d2      	b.n	8006400 <__aeabi_fadd+0x188>
 800665a:	4644      	mov	r4, r8
 800665c:	2101      	movs	r1, #1
 800665e:	08ff      	lsrs	r7, r7, #3
 8006660:	e6ce      	b.n	8006400 <__aeabi_fadd+0x188>
 8006662:	2f00      	cmp	r7, #0
 8006664:	d000      	beq.n	8006668 <__aeabi_fadd+0x3f0>
 8006666:	e77b      	b.n	8006560 <__aeabi_fadd+0x2e8>
 8006668:	2400      	movs	r4, #0
 800666a:	e743      	b.n	80064f4 <__aeabi_fadd+0x27c>
 800666c:	2380      	movs	r3, #128	@ 0x80
 800666e:	464a      	mov	r2, r9
 8006670:	03db      	lsls	r3, r3, #15
 8006672:	4644      	mov	r4, r8
 8006674:	20ff      	movs	r0, #255	@ 0xff
 8006676:	4313      	orrs	r3, r2
 8006678:	e646      	b.n	8006308 <__aeabi_fadd+0x90>
 800667a:	2100      	movs	r1, #0
 800667c:	e6c0      	b.n	8006400 <__aeabi_fadd+0x188>
 800667e:	2100      	movs	r1, #0
 8006680:	08df      	lsrs	r7, r3, #3
 8006682:	e6bd      	b.n	8006400 <__aeabi_fadd+0x188>
 8006684:	0031      	movs	r1, r6
 8006686:	e6d0      	b.n	800642a <__aeabi_fadd+0x1b2>
 8006688:	2001      	movs	r0, #1
 800668a:	016a      	lsls	r2, r5, #5
 800668c:	d500      	bpl.n	8006690 <__aeabi_fadd+0x418>
 800668e:	e68b      	b.n	80063a8 <__aeabi_fadd+0x130>
 8006690:	002a      	movs	r2, r5
 8006692:	e7df      	b.n	8006654 <__aeabi_fadd+0x3dc>

08006694 <__aeabi_fdiv>:
 8006694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006696:	4646      	mov	r6, r8
 8006698:	464f      	mov	r7, r9
 800669a:	46d6      	mov	lr, sl
 800669c:	0245      	lsls	r5, r0, #9
 800669e:	b5c0      	push	{r6, r7, lr}
 80066a0:	0fc3      	lsrs	r3, r0, #31
 80066a2:	0047      	lsls	r7, r0, #1
 80066a4:	4698      	mov	r8, r3
 80066a6:	1c0e      	adds	r6, r1, #0
 80066a8:	0a6d      	lsrs	r5, r5, #9
 80066aa:	0e3f      	lsrs	r7, r7, #24
 80066ac:	d05b      	beq.n	8006766 <__aeabi_fdiv+0xd2>
 80066ae:	2fff      	cmp	r7, #255	@ 0xff
 80066b0:	d021      	beq.n	80066f6 <__aeabi_fdiv+0x62>
 80066b2:	2380      	movs	r3, #128	@ 0x80
 80066b4:	00ed      	lsls	r5, r5, #3
 80066b6:	04db      	lsls	r3, r3, #19
 80066b8:	431d      	orrs	r5, r3
 80066ba:	2300      	movs	r3, #0
 80066bc:	4699      	mov	r9, r3
 80066be:	469a      	mov	sl, r3
 80066c0:	3f7f      	subs	r7, #127	@ 0x7f
 80066c2:	0274      	lsls	r4, r6, #9
 80066c4:	0073      	lsls	r3, r6, #1
 80066c6:	0a64      	lsrs	r4, r4, #9
 80066c8:	0e1b      	lsrs	r3, r3, #24
 80066ca:	0ff6      	lsrs	r6, r6, #31
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d020      	beq.n	8006712 <__aeabi_fdiv+0x7e>
 80066d0:	2bff      	cmp	r3, #255	@ 0xff
 80066d2:	d043      	beq.n	800675c <__aeabi_fdiv+0xc8>
 80066d4:	2280      	movs	r2, #128	@ 0x80
 80066d6:	2000      	movs	r0, #0
 80066d8:	00e4      	lsls	r4, r4, #3
 80066da:	04d2      	lsls	r2, r2, #19
 80066dc:	4314      	orrs	r4, r2
 80066de:	3b7f      	subs	r3, #127	@ 0x7f
 80066e0:	4642      	mov	r2, r8
 80066e2:	1aff      	subs	r7, r7, r3
 80066e4:	464b      	mov	r3, r9
 80066e6:	4072      	eors	r2, r6
 80066e8:	2b0f      	cmp	r3, #15
 80066ea:	d900      	bls.n	80066ee <__aeabi_fdiv+0x5a>
 80066ec:	e09d      	b.n	800682a <__aeabi_fdiv+0x196>
 80066ee:	4971      	ldr	r1, [pc, #452]	@ (80068b4 <__aeabi_fdiv+0x220>)
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	58cb      	ldr	r3, [r1, r3]
 80066f4:	469f      	mov	pc, r3
 80066f6:	2d00      	cmp	r5, #0
 80066f8:	d15a      	bne.n	80067b0 <__aeabi_fdiv+0x11c>
 80066fa:	2308      	movs	r3, #8
 80066fc:	4699      	mov	r9, r3
 80066fe:	3b06      	subs	r3, #6
 8006700:	0274      	lsls	r4, r6, #9
 8006702:	469a      	mov	sl, r3
 8006704:	0073      	lsls	r3, r6, #1
 8006706:	27ff      	movs	r7, #255	@ 0xff
 8006708:	0a64      	lsrs	r4, r4, #9
 800670a:	0e1b      	lsrs	r3, r3, #24
 800670c:	0ff6      	lsrs	r6, r6, #31
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1de      	bne.n	80066d0 <__aeabi_fdiv+0x3c>
 8006712:	2c00      	cmp	r4, #0
 8006714:	d13b      	bne.n	800678e <__aeabi_fdiv+0xfa>
 8006716:	2301      	movs	r3, #1
 8006718:	4642      	mov	r2, r8
 800671a:	4649      	mov	r1, r9
 800671c:	4072      	eors	r2, r6
 800671e:	4319      	orrs	r1, r3
 8006720:	290e      	cmp	r1, #14
 8006722:	d818      	bhi.n	8006756 <__aeabi_fdiv+0xc2>
 8006724:	4864      	ldr	r0, [pc, #400]	@ (80068b8 <__aeabi_fdiv+0x224>)
 8006726:	0089      	lsls	r1, r1, #2
 8006728:	5841      	ldr	r1, [r0, r1]
 800672a:	468f      	mov	pc, r1
 800672c:	4653      	mov	r3, sl
 800672e:	2b02      	cmp	r3, #2
 8006730:	d100      	bne.n	8006734 <__aeabi_fdiv+0xa0>
 8006732:	e0b8      	b.n	80068a6 <__aeabi_fdiv+0x212>
 8006734:	2b03      	cmp	r3, #3
 8006736:	d06e      	beq.n	8006816 <__aeabi_fdiv+0x182>
 8006738:	4642      	mov	r2, r8
 800673a:	002c      	movs	r4, r5
 800673c:	2b01      	cmp	r3, #1
 800673e:	d140      	bne.n	80067c2 <__aeabi_fdiv+0x12e>
 8006740:	2000      	movs	r0, #0
 8006742:	2400      	movs	r4, #0
 8006744:	05c0      	lsls	r0, r0, #23
 8006746:	4320      	orrs	r0, r4
 8006748:	07d2      	lsls	r2, r2, #31
 800674a:	4310      	orrs	r0, r2
 800674c:	bce0      	pop	{r5, r6, r7}
 800674e:	46ba      	mov	sl, r7
 8006750:	46b1      	mov	r9, r6
 8006752:	46a8      	mov	r8, r5
 8006754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006756:	20ff      	movs	r0, #255	@ 0xff
 8006758:	2400      	movs	r4, #0
 800675a:	e7f3      	b.n	8006744 <__aeabi_fdiv+0xb0>
 800675c:	2c00      	cmp	r4, #0
 800675e:	d120      	bne.n	80067a2 <__aeabi_fdiv+0x10e>
 8006760:	2302      	movs	r3, #2
 8006762:	3fff      	subs	r7, #255	@ 0xff
 8006764:	e7d8      	b.n	8006718 <__aeabi_fdiv+0x84>
 8006766:	2d00      	cmp	r5, #0
 8006768:	d105      	bne.n	8006776 <__aeabi_fdiv+0xe2>
 800676a:	2304      	movs	r3, #4
 800676c:	4699      	mov	r9, r3
 800676e:	3b03      	subs	r3, #3
 8006770:	2700      	movs	r7, #0
 8006772:	469a      	mov	sl, r3
 8006774:	e7a5      	b.n	80066c2 <__aeabi_fdiv+0x2e>
 8006776:	0028      	movs	r0, r5
 8006778:	f7f9 ff4e 	bl	8000618 <__clzsi2>
 800677c:	2776      	movs	r7, #118	@ 0x76
 800677e:	1f43      	subs	r3, r0, #5
 8006780:	409d      	lsls	r5, r3
 8006782:	2300      	movs	r3, #0
 8006784:	427f      	negs	r7, r7
 8006786:	4699      	mov	r9, r3
 8006788:	469a      	mov	sl, r3
 800678a:	1a3f      	subs	r7, r7, r0
 800678c:	e799      	b.n	80066c2 <__aeabi_fdiv+0x2e>
 800678e:	0020      	movs	r0, r4
 8006790:	f7f9 ff42 	bl	8000618 <__clzsi2>
 8006794:	1f43      	subs	r3, r0, #5
 8006796:	409c      	lsls	r4, r3
 8006798:	2376      	movs	r3, #118	@ 0x76
 800679a:	425b      	negs	r3, r3
 800679c:	1a1b      	subs	r3, r3, r0
 800679e:	2000      	movs	r0, #0
 80067a0:	e79e      	b.n	80066e0 <__aeabi_fdiv+0x4c>
 80067a2:	2303      	movs	r3, #3
 80067a4:	464a      	mov	r2, r9
 80067a6:	431a      	orrs	r2, r3
 80067a8:	4691      	mov	r9, r2
 80067aa:	2003      	movs	r0, #3
 80067ac:	33fc      	adds	r3, #252	@ 0xfc
 80067ae:	e797      	b.n	80066e0 <__aeabi_fdiv+0x4c>
 80067b0:	230c      	movs	r3, #12
 80067b2:	4699      	mov	r9, r3
 80067b4:	3b09      	subs	r3, #9
 80067b6:	27ff      	movs	r7, #255	@ 0xff
 80067b8:	469a      	mov	sl, r3
 80067ba:	e782      	b.n	80066c2 <__aeabi_fdiv+0x2e>
 80067bc:	2803      	cmp	r0, #3
 80067be:	d02c      	beq.n	800681a <__aeabi_fdiv+0x186>
 80067c0:	0032      	movs	r2, r6
 80067c2:	0038      	movs	r0, r7
 80067c4:	307f      	adds	r0, #127	@ 0x7f
 80067c6:	2800      	cmp	r0, #0
 80067c8:	dd47      	ble.n	800685a <__aeabi_fdiv+0x1c6>
 80067ca:	0763      	lsls	r3, r4, #29
 80067cc:	d004      	beq.n	80067d8 <__aeabi_fdiv+0x144>
 80067ce:	230f      	movs	r3, #15
 80067d0:	4023      	ands	r3, r4
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d000      	beq.n	80067d8 <__aeabi_fdiv+0x144>
 80067d6:	3404      	adds	r4, #4
 80067d8:	0123      	lsls	r3, r4, #4
 80067da:	d503      	bpl.n	80067e4 <__aeabi_fdiv+0x150>
 80067dc:	0038      	movs	r0, r7
 80067de:	4b37      	ldr	r3, [pc, #220]	@ (80068bc <__aeabi_fdiv+0x228>)
 80067e0:	3080      	adds	r0, #128	@ 0x80
 80067e2:	401c      	ands	r4, r3
 80067e4:	28fe      	cmp	r0, #254	@ 0xfe
 80067e6:	dcb6      	bgt.n	8006756 <__aeabi_fdiv+0xc2>
 80067e8:	01a4      	lsls	r4, r4, #6
 80067ea:	0a64      	lsrs	r4, r4, #9
 80067ec:	b2c0      	uxtb	r0, r0
 80067ee:	e7a9      	b.n	8006744 <__aeabi_fdiv+0xb0>
 80067f0:	2480      	movs	r4, #128	@ 0x80
 80067f2:	2200      	movs	r2, #0
 80067f4:	20ff      	movs	r0, #255	@ 0xff
 80067f6:	03e4      	lsls	r4, r4, #15
 80067f8:	e7a4      	b.n	8006744 <__aeabi_fdiv+0xb0>
 80067fa:	2380      	movs	r3, #128	@ 0x80
 80067fc:	03db      	lsls	r3, r3, #15
 80067fe:	421d      	tst	r5, r3
 8006800:	d001      	beq.n	8006806 <__aeabi_fdiv+0x172>
 8006802:	421c      	tst	r4, r3
 8006804:	d00b      	beq.n	800681e <__aeabi_fdiv+0x18a>
 8006806:	2480      	movs	r4, #128	@ 0x80
 8006808:	03e4      	lsls	r4, r4, #15
 800680a:	432c      	orrs	r4, r5
 800680c:	0264      	lsls	r4, r4, #9
 800680e:	4642      	mov	r2, r8
 8006810:	20ff      	movs	r0, #255	@ 0xff
 8006812:	0a64      	lsrs	r4, r4, #9
 8006814:	e796      	b.n	8006744 <__aeabi_fdiv+0xb0>
 8006816:	4646      	mov	r6, r8
 8006818:	002c      	movs	r4, r5
 800681a:	2380      	movs	r3, #128	@ 0x80
 800681c:	03db      	lsls	r3, r3, #15
 800681e:	431c      	orrs	r4, r3
 8006820:	0264      	lsls	r4, r4, #9
 8006822:	0032      	movs	r2, r6
 8006824:	20ff      	movs	r0, #255	@ 0xff
 8006826:	0a64      	lsrs	r4, r4, #9
 8006828:	e78c      	b.n	8006744 <__aeabi_fdiv+0xb0>
 800682a:	016d      	lsls	r5, r5, #5
 800682c:	0160      	lsls	r0, r4, #5
 800682e:	4285      	cmp	r5, r0
 8006830:	d22d      	bcs.n	800688e <__aeabi_fdiv+0x1fa>
 8006832:	231b      	movs	r3, #27
 8006834:	2400      	movs	r4, #0
 8006836:	3f01      	subs	r7, #1
 8006838:	2601      	movs	r6, #1
 800683a:	0029      	movs	r1, r5
 800683c:	0064      	lsls	r4, r4, #1
 800683e:	006d      	lsls	r5, r5, #1
 8006840:	2900      	cmp	r1, #0
 8006842:	db01      	blt.n	8006848 <__aeabi_fdiv+0x1b4>
 8006844:	4285      	cmp	r5, r0
 8006846:	d301      	bcc.n	800684c <__aeabi_fdiv+0x1b8>
 8006848:	1a2d      	subs	r5, r5, r0
 800684a:	4334      	orrs	r4, r6
 800684c:	3b01      	subs	r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f3      	bne.n	800683a <__aeabi_fdiv+0x1a6>
 8006852:	1e6b      	subs	r3, r5, #1
 8006854:	419d      	sbcs	r5, r3
 8006856:	432c      	orrs	r4, r5
 8006858:	e7b3      	b.n	80067c2 <__aeabi_fdiv+0x12e>
 800685a:	2301      	movs	r3, #1
 800685c:	1a1b      	subs	r3, r3, r0
 800685e:	2b1b      	cmp	r3, #27
 8006860:	dd00      	ble.n	8006864 <__aeabi_fdiv+0x1d0>
 8006862:	e76d      	b.n	8006740 <__aeabi_fdiv+0xac>
 8006864:	0021      	movs	r1, r4
 8006866:	379e      	adds	r7, #158	@ 0x9e
 8006868:	40d9      	lsrs	r1, r3
 800686a:	40bc      	lsls	r4, r7
 800686c:	000b      	movs	r3, r1
 800686e:	1e61      	subs	r1, r4, #1
 8006870:	418c      	sbcs	r4, r1
 8006872:	4323      	orrs	r3, r4
 8006874:	0759      	lsls	r1, r3, #29
 8006876:	d004      	beq.n	8006882 <__aeabi_fdiv+0x1ee>
 8006878:	210f      	movs	r1, #15
 800687a:	4019      	ands	r1, r3
 800687c:	2904      	cmp	r1, #4
 800687e:	d000      	beq.n	8006882 <__aeabi_fdiv+0x1ee>
 8006880:	3304      	adds	r3, #4
 8006882:	0159      	lsls	r1, r3, #5
 8006884:	d413      	bmi.n	80068ae <__aeabi_fdiv+0x21a>
 8006886:	019b      	lsls	r3, r3, #6
 8006888:	2000      	movs	r0, #0
 800688a:	0a5c      	lsrs	r4, r3, #9
 800688c:	e75a      	b.n	8006744 <__aeabi_fdiv+0xb0>
 800688e:	231a      	movs	r3, #26
 8006890:	2401      	movs	r4, #1
 8006892:	1a2d      	subs	r5, r5, r0
 8006894:	e7d0      	b.n	8006838 <__aeabi_fdiv+0x1a4>
 8006896:	1e98      	subs	r0, r3, #2
 8006898:	4243      	negs	r3, r0
 800689a:	4158      	adcs	r0, r3
 800689c:	4240      	negs	r0, r0
 800689e:	0032      	movs	r2, r6
 80068a0:	2400      	movs	r4, #0
 80068a2:	b2c0      	uxtb	r0, r0
 80068a4:	e74e      	b.n	8006744 <__aeabi_fdiv+0xb0>
 80068a6:	4642      	mov	r2, r8
 80068a8:	20ff      	movs	r0, #255	@ 0xff
 80068aa:	2400      	movs	r4, #0
 80068ac:	e74a      	b.n	8006744 <__aeabi_fdiv+0xb0>
 80068ae:	2001      	movs	r0, #1
 80068b0:	2400      	movs	r4, #0
 80068b2:	e747      	b.n	8006744 <__aeabi_fdiv+0xb0>
 80068b4:	0800ae8c 	.word	0x0800ae8c
 80068b8:	0800aecc 	.word	0x0800aecc
 80068bc:	f7ffffff 	.word	0xf7ffffff

080068c0 <__eqsf2>:
 80068c0:	b570      	push	{r4, r5, r6, lr}
 80068c2:	0042      	lsls	r2, r0, #1
 80068c4:	024e      	lsls	r6, r1, #9
 80068c6:	004c      	lsls	r4, r1, #1
 80068c8:	0245      	lsls	r5, r0, #9
 80068ca:	0a6d      	lsrs	r5, r5, #9
 80068cc:	0e12      	lsrs	r2, r2, #24
 80068ce:	0fc3      	lsrs	r3, r0, #31
 80068d0:	0a76      	lsrs	r6, r6, #9
 80068d2:	0e24      	lsrs	r4, r4, #24
 80068d4:	0fc9      	lsrs	r1, r1, #31
 80068d6:	2aff      	cmp	r2, #255	@ 0xff
 80068d8:	d010      	beq.n	80068fc <__eqsf2+0x3c>
 80068da:	2cff      	cmp	r4, #255	@ 0xff
 80068dc:	d00c      	beq.n	80068f8 <__eqsf2+0x38>
 80068de:	2001      	movs	r0, #1
 80068e0:	42a2      	cmp	r2, r4
 80068e2:	d10a      	bne.n	80068fa <__eqsf2+0x3a>
 80068e4:	42b5      	cmp	r5, r6
 80068e6:	d108      	bne.n	80068fa <__eqsf2+0x3a>
 80068e8:	428b      	cmp	r3, r1
 80068ea:	d00f      	beq.n	800690c <__eqsf2+0x4c>
 80068ec:	2a00      	cmp	r2, #0
 80068ee:	d104      	bne.n	80068fa <__eqsf2+0x3a>
 80068f0:	0028      	movs	r0, r5
 80068f2:	1e43      	subs	r3, r0, #1
 80068f4:	4198      	sbcs	r0, r3
 80068f6:	e000      	b.n	80068fa <__eqsf2+0x3a>
 80068f8:	2001      	movs	r0, #1
 80068fa:	bd70      	pop	{r4, r5, r6, pc}
 80068fc:	2001      	movs	r0, #1
 80068fe:	2cff      	cmp	r4, #255	@ 0xff
 8006900:	d1fb      	bne.n	80068fa <__eqsf2+0x3a>
 8006902:	4335      	orrs	r5, r6
 8006904:	d1f9      	bne.n	80068fa <__eqsf2+0x3a>
 8006906:	404b      	eors	r3, r1
 8006908:	0018      	movs	r0, r3
 800690a:	e7f6      	b.n	80068fa <__eqsf2+0x3a>
 800690c:	2000      	movs	r0, #0
 800690e:	e7f4      	b.n	80068fa <__eqsf2+0x3a>

08006910 <__gesf2>:
 8006910:	b530      	push	{r4, r5, lr}
 8006912:	0042      	lsls	r2, r0, #1
 8006914:	0244      	lsls	r4, r0, #9
 8006916:	024d      	lsls	r5, r1, #9
 8006918:	0fc3      	lsrs	r3, r0, #31
 800691a:	0048      	lsls	r0, r1, #1
 800691c:	0a64      	lsrs	r4, r4, #9
 800691e:	0e12      	lsrs	r2, r2, #24
 8006920:	0a6d      	lsrs	r5, r5, #9
 8006922:	0e00      	lsrs	r0, r0, #24
 8006924:	0fc9      	lsrs	r1, r1, #31
 8006926:	2aff      	cmp	r2, #255	@ 0xff
 8006928:	d018      	beq.n	800695c <__gesf2+0x4c>
 800692a:	28ff      	cmp	r0, #255	@ 0xff
 800692c:	d00a      	beq.n	8006944 <__gesf2+0x34>
 800692e:	2a00      	cmp	r2, #0
 8006930:	d11e      	bne.n	8006970 <__gesf2+0x60>
 8006932:	2800      	cmp	r0, #0
 8006934:	d10a      	bne.n	800694c <__gesf2+0x3c>
 8006936:	2d00      	cmp	r5, #0
 8006938:	d029      	beq.n	800698e <__gesf2+0x7e>
 800693a:	2c00      	cmp	r4, #0
 800693c:	d12d      	bne.n	800699a <__gesf2+0x8a>
 800693e:	0048      	lsls	r0, r1, #1
 8006940:	3801      	subs	r0, #1
 8006942:	bd30      	pop	{r4, r5, pc}
 8006944:	2d00      	cmp	r5, #0
 8006946:	d125      	bne.n	8006994 <__gesf2+0x84>
 8006948:	2a00      	cmp	r2, #0
 800694a:	d101      	bne.n	8006950 <__gesf2+0x40>
 800694c:	2c00      	cmp	r4, #0
 800694e:	d0f6      	beq.n	800693e <__gesf2+0x2e>
 8006950:	428b      	cmp	r3, r1
 8006952:	d019      	beq.n	8006988 <__gesf2+0x78>
 8006954:	2001      	movs	r0, #1
 8006956:	425b      	negs	r3, r3
 8006958:	4318      	orrs	r0, r3
 800695a:	e7f2      	b.n	8006942 <__gesf2+0x32>
 800695c:	2c00      	cmp	r4, #0
 800695e:	d119      	bne.n	8006994 <__gesf2+0x84>
 8006960:	28ff      	cmp	r0, #255	@ 0xff
 8006962:	d1f7      	bne.n	8006954 <__gesf2+0x44>
 8006964:	2d00      	cmp	r5, #0
 8006966:	d115      	bne.n	8006994 <__gesf2+0x84>
 8006968:	2000      	movs	r0, #0
 800696a:	428b      	cmp	r3, r1
 800696c:	d1f2      	bne.n	8006954 <__gesf2+0x44>
 800696e:	e7e8      	b.n	8006942 <__gesf2+0x32>
 8006970:	2800      	cmp	r0, #0
 8006972:	d0ef      	beq.n	8006954 <__gesf2+0x44>
 8006974:	428b      	cmp	r3, r1
 8006976:	d1ed      	bne.n	8006954 <__gesf2+0x44>
 8006978:	4282      	cmp	r2, r0
 800697a:	dceb      	bgt.n	8006954 <__gesf2+0x44>
 800697c:	db04      	blt.n	8006988 <__gesf2+0x78>
 800697e:	42ac      	cmp	r4, r5
 8006980:	d8e8      	bhi.n	8006954 <__gesf2+0x44>
 8006982:	2000      	movs	r0, #0
 8006984:	42ac      	cmp	r4, r5
 8006986:	d2dc      	bcs.n	8006942 <__gesf2+0x32>
 8006988:	0058      	lsls	r0, r3, #1
 800698a:	3801      	subs	r0, #1
 800698c:	e7d9      	b.n	8006942 <__gesf2+0x32>
 800698e:	2c00      	cmp	r4, #0
 8006990:	d0d7      	beq.n	8006942 <__gesf2+0x32>
 8006992:	e7df      	b.n	8006954 <__gesf2+0x44>
 8006994:	2002      	movs	r0, #2
 8006996:	4240      	negs	r0, r0
 8006998:	e7d3      	b.n	8006942 <__gesf2+0x32>
 800699a:	428b      	cmp	r3, r1
 800699c:	d1da      	bne.n	8006954 <__gesf2+0x44>
 800699e:	e7ee      	b.n	800697e <__gesf2+0x6e>

080069a0 <__lesf2>:
 80069a0:	b530      	push	{r4, r5, lr}
 80069a2:	0042      	lsls	r2, r0, #1
 80069a4:	0244      	lsls	r4, r0, #9
 80069a6:	024d      	lsls	r5, r1, #9
 80069a8:	0fc3      	lsrs	r3, r0, #31
 80069aa:	0048      	lsls	r0, r1, #1
 80069ac:	0a64      	lsrs	r4, r4, #9
 80069ae:	0e12      	lsrs	r2, r2, #24
 80069b0:	0a6d      	lsrs	r5, r5, #9
 80069b2:	0e00      	lsrs	r0, r0, #24
 80069b4:	0fc9      	lsrs	r1, r1, #31
 80069b6:	2aff      	cmp	r2, #255	@ 0xff
 80069b8:	d017      	beq.n	80069ea <__lesf2+0x4a>
 80069ba:	28ff      	cmp	r0, #255	@ 0xff
 80069bc:	d00a      	beq.n	80069d4 <__lesf2+0x34>
 80069be:	2a00      	cmp	r2, #0
 80069c0:	d11b      	bne.n	80069fa <__lesf2+0x5a>
 80069c2:	2800      	cmp	r0, #0
 80069c4:	d10a      	bne.n	80069dc <__lesf2+0x3c>
 80069c6:	2d00      	cmp	r5, #0
 80069c8:	d01d      	beq.n	8006a06 <__lesf2+0x66>
 80069ca:	2c00      	cmp	r4, #0
 80069cc:	d12d      	bne.n	8006a2a <__lesf2+0x8a>
 80069ce:	0048      	lsls	r0, r1, #1
 80069d0:	3801      	subs	r0, #1
 80069d2:	e011      	b.n	80069f8 <__lesf2+0x58>
 80069d4:	2d00      	cmp	r5, #0
 80069d6:	d10e      	bne.n	80069f6 <__lesf2+0x56>
 80069d8:	2a00      	cmp	r2, #0
 80069da:	d101      	bne.n	80069e0 <__lesf2+0x40>
 80069dc:	2c00      	cmp	r4, #0
 80069de:	d0f6      	beq.n	80069ce <__lesf2+0x2e>
 80069e0:	428b      	cmp	r3, r1
 80069e2:	d10c      	bne.n	80069fe <__lesf2+0x5e>
 80069e4:	0058      	lsls	r0, r3, #1
 80069e6:	3801      	subs	r0, #1
 80069e8:	e006      	b.n	80069f8 <__lesf2+0x58>
 80069ea:	2c00      	cmp	r4, #0
 80069ec:	d103      	bne.n	80069f6 <__lesf2+0x56>
 80069ee:	28ff      	cmp	r0, #255	@ 0xff
 80069f0:	d105      	bne.n	80069fe <__lesf2+0x5e>
 80069f2:	2d00      	cmp	r5, #0
 80069f4:	d015      	beq.n	8006a22 <__lesf2+0x82>
 80069f6:	2002      	movs	r0, #2
 80069f8:	bd30      	pop	{r4, r5, pc}
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d106      	bne.n	8006a0c <__lesf2+0x6c>
 80069fe:	2001      	movs	r0, #1
 8006a00:	425b      	negs	r3, r3
 8006a02:	4318      	orrs	r0, r3
 8006a04:	e7f8      	b.n	80069f8 <__lesf2+0x58>
 8006a06:	2c00      	cmp	r4, #0
 8006a08:	d0f6      	beq.n	80069f8 <__lesf2+0x58>
 8006a0a:	e7f8      	b.n	80069fe <__lesf2+0x5e>
 8006a0c:	428b      	cmp	r3, r1
 8006a0e:	d1f6      	bne.n	80069fe <__lesf2+0x5e>
 8006a10:	4282      	cmp	r2, r0
 8006a12:	dcf4      	bgt.n	80069fe <__lesf2+0x5e>
 8006a14:	dbe6      	blt.n	80069e4 <__lesf2+0x44>
 8006a16:	42ac      	cmp	r4, r5
 8006a18:	d8f1      	bhi.n	80069fe <__lesf2+0x5e>
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	42ac      	cmp	r4, r5
 8006a1e:	d2eb      	bcs.n	80069f8 <__lesf2+0x58>
 8006a20:	e7e0      	b.n	80069e4 <__lesf2+0x44>
 8006a22:	2000      	movs	r0, #0
 8006a24:	428b      	cmp	r3, r1
 8006a26:	d1ea      	bne.n	80069fe <__lesf2+0x5e>
 8006a28:	e7e6      	b.n	80069f8 <__lesf2+0x58>
 8006a2a:	428b      	cmp	r3, r1
 8006a2c:	d1e7      	bne.n	80069fe <__lesf2+0x5e>
 8006a2e:	e7f2      	b.n	8006a16 <__lesf2+0x76>

08006a30 <__aeabi_fmul>:
 8006a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a32:	464f      	mov	r7, r9
 8006a34:	4646      	mov	r6, r8
 8006a36:	46d6      	mov	lr, sl
 8006a38:	0245      	lsls	r5, r0, #9
 8006a3a:	b5c0      	push	{r6, r7, lr}
 8006a3c:	0046      	lsls	r6, r0, #1
 8006a3e:	1c0f      	adds	r7, r1, #0
 8006a40:	0a6d      	lsrs	r5, r5, #9
 8006a42:	0e36      	lsrs	r6, r6, #24
 8006a44:	0fc4      	lsrs	r4, r0, #31
 8006a46:	2e00      	cmp	r6, #0
 8006a48:	d100      	bne.n	8006a4c <__aeabi_fmul+0x1c>
 8006a4a:	e0cd      	b.n	8006be8 <__aeabi_fmul+0x1b8>
 8006a4c:	2eff      	cmp	r6, #255	@ 0xff
 8006a4e:	d072      	beq.n	8006b36 <__aeabi_fmul+0x106>
 8006a50:	2380      	movs	r3, #128	@ 0x80
 8006a52:	00ed      	lsls	r5, r5, #3
 8006a54:	04db      	lsls	r3, r3, #19
 8006a56:	431d      	orrs	r5, r3
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4699      	mov	r9, r3
 8006a5c:	469a      	mov	sl, r3
 8006a5e:	3e7f      	subs	r6, #127	@ 0x7f
 8006a60:	027b      	lsls	r3, r7, #9
 8006a62:	0a5b      	lsrs	r3, r3, #9
 8006a64:	4698      	mov	r8, r3
 8006a66:	007b      	lsls	r3, r7, #1
 8006a68:	0e1b      	lsrs	r3, r3, #24
 8006a6a:	0fff      	lsrs	r7, r7, #31
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d072      	beq.n	8006b56 <__aeabi_fmul+0x126>
 8006a70:	2bff      	cmp	r3, #255	@ 0xff
 8006a72:	d100      	bne.n	8006a76 <__aeabi_fmul+0x46>
 8006a74:	e0a9      	b.n	8006bca <__aeabi_fmul+0x19a>
 8006a76:	3b7f      	subs	r3, #127	@ 0x7f
 8006a78:	18f6      	adds	r6, r6, r3
 8006a7a:	464b      	mov	r3, r9
 8006a7c:	2b0a      	cmp	r3, #10
 8006a7e:	dd00      	ble.n	8006a82 <__aeabi_fmul+0x52>
 8006a80:	e085      	b.n	8006b8e <__aeabi_fmul+0x15e>
 8006a82:	4643      	mov	r3, r8
 8006a84:	2280      	movs	r2, #128	@ 0x80
 8006a86:	00db      	lsls	r3, r3, #3
 8006a88:	04d2      	lsls	r2, r2, #19
 8006a8a:	431a      	orrs	r2, r3
 8006a8c:	464b      	mov	r3, r9
 8006a8e:	4690      	mov	r8, r2
 8006a90:	407c      	eors	r4, r7
 8006a92:	2200      	movs	r2, #0
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	dd0f      	ble.n	8006ab8 <__aeabi_fmul+0x88>
 8006a98:	4649      	mov	r1, r9
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	408b      	lsls	r3, r1
 8006a9e:	21a6      	movs	r1, #166	@ 0xa6
 8006aa0:	00c9      	lsls	r1, r1, #3
 8006aa2:	420b      	tst	r3, r1
 8006aa4:	d000      	beq.n	8006aa8 <__aeabi_fmul+0x78>
 8006aa6:	e072      	b.n	8006b8e <__aeabi_fmul+0x15e>
 8006aa8:	2190      	movs	r1, #144	@ 0x90
 8006aaa:	0089      	lsls	r1, r1, #2
 8006aac:	420b      	tst	r3, r1
 8006aae:	d000      	beq.n	8006ab2 <__aeabi_fmul+0x82>
 8006ab0:	e0da      	b.n	8006c68 <__aeabi_fmul+0x238>
 8006ab2:	2188      	movs	r1, #136	@ 0x88
 8006ab4:	4219      	tst	r1, r3
 8006ab6:	d167      	bne.n	8006b88 <__aeabi_fmul+0x158>
 8006ab8:	0c28      	lsrs	r0, r5, #16
 8006aba:	4642      	mov	r2, r8
 8006abc:	042d      	lsls	r5, r5, #16
 8006abe:	0c2d      	lsrs	r5, r5, #16
 8006ac0:	4643      	mov	r3, r8
 8006ac2:	0029      	movs	r1, r5
 8006ac4:	0412      	lsls	r2, r2, #16
 8006ac6:	0c1b      	lsrs	r3, r3, #16
 8006ac8:	0c12      	lsrs	r2, r2, #16
 8006aca:	4351      	muls	r1, r2
 8006acc:	435d      	muls	r5, r3
 8006ace:	4342      	muls	r2, r0
 8006ad0:	4358      	muls	r0, r3
 8006ad2:	18ad      	adds	r5, r5, r2
 8006ad4:	0c0b      	lsrs	r3, r1, #16
 8006ad6:	195b      	adds	r3, r3, r5
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d903      	bls.n	8006ae4 <__aeabi_fmul+0xb4>
 8006adc:	2280      	movs	r2, #128	@ 0x80
 8006ade:	0252      	lsls	r2, r2, #9
 8006ae0:	4694      	mov	ip, r2
 8006ae2:	4460      	add	r0, ip
 8006ae4:	0409      	lsls	r1, r1, #16
 8006ae6:	041a      	lsls	r2, r3, #16
 8006ae8:	0c09      	lsrs	r1, r1, #16
 8006aea:	1852      	adds	r2, r2, r1
 8006aec:	0195      	lsls	r5, r2, #6
 8006aee:	1e69      	subs	r1, r5, #1
 8006af0:	418d      	sbcs	r5, r1
 8006af2:	0c1b      	lsrs	r3, r3, #16
 8006af4:	0e92      	lsrs	r2, r2, #26
 8006af6:	181b      	adds	r3, r3, r0
 8006af8:	4315      	orrs	r5, r2
 8006afa:	019b      	lsls	r3, r3, #6
 8006afc:	431d      	orrs	r5, r3
 8006afe:	011b      	lsls	r3, r3, #4
 8006b00:	d500      	bpl.n	8006b04 <__aeabi_fmul+0xd4>
 8006b02:	e0cf      	b.n	8006ca4 <__aeabi_fmul+0x274>
 8006b04:	0030      	movs	r0, r6
 8006b06:	307f      	adds	r0, #127	@ 0x7f
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	dc00      	bgt.n	8006b0e <__aeabi_fmul+0xde>
 8006b0c:	e0b1      	b.n	8006c72 <__aeabi_fmul+0x242>
 8006b0e:	076b      	lsls	r3, r5, #29
 8006b10:	d00b      	beq.n	8006b2a <__aeabi_fmul+0xfa>
 8006b12:	230f      	movs	r3, #15
 8006b14:	0032      	movs	r2, r6
 8006b16:	402b      	ands	r3, r5
 8006b18:	2b04      	cmp	r3, #4
 8006b1a:	d006      	beq.n	8006b2a <__aeabi_fmul+0xfa>
 8006b1c:	3504      	adds	r5, #4
 8006b1e:	012b      	lsls	r3, r5, #4
 8006b20:	d503      	bpl.n	8006b2a <__aeabi_fmul+0xfa>
 8006b22:	3280      	adds	r2, #128	@ 0x80
 8006b24:	0010      	movs	r0, r2
 8006b26:	4b6a      	ldr	r3, [pc, #424]	@ (8006cd0 <__aeabi_fmul+0x2a0>)
 8006b28:	401d      	ands	r5, r3
 8006b2a:	28fe      	cmp	r0, #254	@ 0xfe
 8006b2c:	dc64      	bgt.n	8006bf8 <__aeabi_fmul+0x1c8>
 8006b2e:	01ab      	lsls	r3, r5, #6
 8006b30:	0a5b      	lsrs	r3, r3, #9
 8006b32:	b2c0      	uxtb	r0, r0
 8006b34:	e01f      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006b36:	2d00      	cmp	r5, #0
 8006b38:	d000      	beq.n	8006b3c <__aeabi_fmul+0x10c>
 8006b3a:	e08f      	b.n	8006c5c <__aeabi_fmul+0x22c>
 8006b3c:	2308      	movs	r3, #8
 8006b3e:	4699      	mov	r9, r3
 8006b40:	3b06      	subs	r3, #6
 8006b42:	469a      	mov	sl, r3
 8006b44:	027b      	lsls	r3, r7, #9
 8006b46:	0a5b      	lsrs	r3, r3, #9
 8006b48:	4698      	mov	r8, r3
 8006b4a:	007b      	lsls	r3, r7, #1
 8006b4c:	26ff      	movs	r6, #255	@ 0xff
 8006b4e:	0e1b      	lsrs	r3, r3, #24
 8006b50:	0fff      	lsrs	r7, r7, #31
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d18c      	bne.n	8006a70 <__aeabi_fmul+0x40>
 8006b56:	4643      	mov	r3, r8
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d15c      	bne.n	8006c16 <__aeabi_fmul+0x1e6>
 8006b5c:	464a      	mov	r2, r9
 8006b5e:	3301      	adds	r3, #1
 8006b60:	431a      	orrs	r2, r3
 8006b62:	4691      	mov	r9, r2
 8006b64:	0013      	movs	r3, r2
 8006b66:	2a0a      	cmp	r2, #10
 8006b68:	dc11      	bgt.n	8006b8e <__aeabi_fmul+0x15e>
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	407c      	eors	r4, r7
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	dc92      	bgt.n	8006a98 <__aeabi_fmul+0x68>
 8006b72:	2000      	movs	r0, #0
 8006b74:	2300      	movs	r3, #0
 8006b76:	05c0      	lsls	r0, r0, #23
 8006b78:	4318      	orrs	r0, r3
 8006b7a:	07e4      	lsls	r4, r4, #31
 8006b7c:	4320      	orrs	r0, r4
 8006b7e:	bce0      	pop	{r5, r6, r7}
 8006b80:	46ba      	mov	sl, r7
 8006b82:	46b1      	mov	r9, r6
 8006b84:	46a8      	mov	r8, r5
 8006b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b88:	003c      	movs	r4, r7
 8006b8a:	4645      	mov	r5, r8
 8006b8c:	4692      	mov	sl, r2
 8006b8e:	4653      	mov	r3, sl
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d031      	beq.n	8006bf8 <__aeabi_fmul+0x1c8>
 8006b94:	2b03      	cmp	r3, #3
 8006b96:	d011      	beq.n	8006bbc <__aeabi_fmul+0x18c>
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d0ea      	beq.n	8006b72 <__aeabi_fmul+0x142>
 8006b9c:	0030      	movs	r0, r6
 8006b9e:	3080      	adds	r0, #128	@ 0x80
 8006ba0:	1c72      	adds	r2, r6, #1
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	dd66      	ble.n	8006c74 <__aeabi_fmul+0x244>
 8006ba6:	076b      	lsls	r3, r5, #29
 8006ba8:	d0b9      	beq.n	8006b1e <__aeabi_fmul+0xee>
 8006baa:	230f      	movs	r3, #15
 8006bac:	402b      	ands	r3, r5
 8006bae:	2b04      	cmp	r3, #4
 8006bb0:	d1b4      	bne.n	8006b1c <__aeabi_fmul+0xec>
 8006bb2:	e7b4      	b.n	8006b1e <__aeabi_fmul+0xee>
 8006bb4:	2a0f      	cmp	r2, #15
 8006bb6:	d07a      	beq.n	8006cae <__aeabi_fmul+0x27e>
 8006bb8:	003c      	movs	r4, r7
 8006bba:	4645      	mov	r5, r8
 8006bbc:	2380      	movs	r3, #128	@ 0x80
 8006bbe:	03db      	lsls	r3, r3, #15
 8006bc0:	432b      	orrs	r3, r5
 8006bc2:	025b      	lsls	r3, r3, #9
 8006bc4:	20ff      	movs	r0, #255	@ 0xff
 8006bc6:	0a5b      	lsrs	r3, r3, #9
 8006bc8:	e7d5      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006bca:	4643      	mov	r3, r8
 8006bcc:	36ff      	adds	r6, #255	@ 0xff
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d134      	bne.n	8006c3c <__aeabi_fmul+0x20c>
 8006bd2:	464a      	mov	r2, r9
 8006bd4:	3302      	adds	r3, #2
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	2b0a      	cmp	r3, #10
 8006bda:	dcd8      	bgt.n	8006b8e <__aeabi_fmul+0x15e>
 8006bdc:	407c      	eors	r4, r7
 8006bde:	2a00      	cmp	r2, #0
 8006be0:	d00a      	beq.n	8006bf8 <__aeabi_fmul+0x1c8>
 8006be2:	4699      	mov	r9, r3
 8006be4:	2202      	movs	r2, #2
 8006be6:	e757      	b.n	8006a98 <__aeabi_fmul+0x68>
 8006be8:	2d00      	cmp	r5, #0
 8006bea:	d108      	bne.n	8006bfe <__aeabi_fmul+0x1ce>
 8006bec:	2304      	movs	r3, #4
 8006bee:	4699      	mov	r9, r3
 8006bf0:	3b03      	subs	r3, #3
 8006bf2:	2600      	movs	r6, #0
 8006bf4:	469a      	mov	sl, r3
 8006bf6:	e733      	b.n	8006a60 <__aeabi_fmul+0x30>
 8006bf8:	20ff      	movs	r0, #255	@ 0xff
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	e7bb      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006bfe:	0028      	movs	r0, r5
 8006c00:	f7f9 fd0a 	bl	8000618 <__clzsi2>
 8006c04:	2676      	movs	r6, #118	@ 0x76
 8006c06:	1f43      	subs	r3, r0, #5
 8006c08:	409d      	lsls	r5, r3
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	4276      	negs	r6, r6
 8006c0e:	4699      	mov	r9, r3
 8006c10:	469a      	mov	sl, r3
 8006c12:	1a36      	subs	r6, r6, r0
 8006c14:	e724      	b.n	8006a60 <__aeabi_fmul+0x30>
 8006c16:	4640      	mov	r0, r8
 8006c18:	f7f9 fcfe 	bl	8000618 <__clzsi2>
 8006c1c:	464b      	mov	r3, r9
 8006c1e:	1a36      	subs	r6, r6, r0
 8006c20:	3e76      	subs	r6, #118	@ 0x76
 8006c22:	2b0a      	cmp	r3, #10
 8006c24:	dcb3      	bgt.n	8006b8e <__aeabi_fmul+0x15e>
 8006c26:	4643      	mov	r3, r8
 8006c28:	3805      	subs	r0, #5
 8006c2a:	4083      	lsls	r3, r0
 8006c2c:	4698      	mov	r8, r3
 8006c2e:	464b      	mov	r3, r9
 8006c30:	2200      	movs	r2, #0
 8006c32:	407c      	eors	r4, r7
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	dd00      	ble.n	8006c3a <__aeabi_fmul+0x20a>
 8006c38:	e72e      	b.n	8006a98 <__aeabi_fmul+0x68>
 8006c3a:	e73d      	b.n	8006ab8 <__aeabi_fmul+0x88>
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	464a      	mov	r2, r9
 8006c40:	431a      	orrs	r2, r3
 8006c42:	0013      	movs	r3, r2
 8006c44:	2a0a      	cmp	r2, #10
 8006c46:	dcb5      	bgt.n	8006bb4 <__aeabi_fmul+0x184>
 8006c48:	2201      	movs	r2, #1
 8006c4a:	409a      	lsls	r2, r3
 8006c4c:	2188      	movs	r1, #136	@ 0x88
 8006c4e:	0013      	movs	r3, r2
 8006c50:	407c      	eors	r4, r7
 8006c52:	2203      	movs	r2, #3
 8006c54:	4219      	tst	r1, r3
 8006c56:	d100      	bne.n	8006c5a <__aeabi_fmul+0x22a>
 8006c58:	e72e      	b.n	8006ab8 <__aeabi_fmul+0x88>
 8006c5a:	e795      	b.n	8006b88 <__aeabi_fmul+0x158>
 8006c5c:	230c      	movs	r3, #12
 8006c5e:	4699      	mov	r9, r3
 8006c60:	3b09      	subs	r3, #9
 8006c62:	26ff      	movs	r6, #255	@ 0xff
 8006c64:	469a      	mov	sl, r3
 8006c66:	e6fb      	b.n	8006a60 <__aeabi_fmul+0x30>
 8006c68:	2380      	movs	r3, #128	@ 0x80
 8006c6a:	2400      	movs	r4, #0
 8006c6c:	20ff      	movs	r0, #255	@ 0xff
 8006c6e:	03db      	lsls	r3, r3, #15
 8006c70:	e781      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006c72:	0032      	movs	r2, r6
 8006c74:	2301      	movs	r3, #1
 8006c76:	1a1b      	subs	r3, r3, r0
 8006c78:	2b1b      	cmp	r3, #27
 8006c7a:	dd00      	ble.n	8006c7e <__aeabi_fmul+0x24e>
 8006c7c:	e779      	b.n	8006b72 <__aeabi_fmul+0x142>
 8006c7e:	329e      	adds	r2, #158	@ 0x9e
 8006c80:	0029      	movs	r1, r5
 8006c82:	4095      	lsls	r5, r2
 8006c84:	40d9      	lsrs	r1, r3
 8006c86:	1e6a      	subs	r2, r5, #1
 8006c88:	4195      	sbcs	r5, r2
 8006c8a:	430d      	orrs	r5, r1
 8006c8c:	076b      	lsls	r3, r5, #29
 8006c8e:	d004      	beq.n	8006c9a <__aeabi_fmul+0x26a>
 8006c90:	230f      	movs	r3, #15
 8006c92:	402b      	ands	r3, r5
 8006c94:	2b04      	cmp	r3, #4
 8006c96:	d000      	beq.n	8006c9a <__aeabi_fmul+0x26a>
 8006c98:	3504      	adds	r5, #4
 8006c9a:	016b      	lsls	r3, r5, #5
 8006c9c:	d513      	bpl.n	8006cc6 <__aeabi_fmul+0x296>
 8006c9e:	2001      	movs	r0, #1
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	e768      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	086a      	lsrs	r2, r5, #1
 8006ca8:	401d      	ands	r5, r3
 8006caa:	4315      	orrs	r5, r2
 8006cac:	e776      	b.n	8006b9c <__aeabi_fmul+0x16c>
 8006cae:	2380      	movs	r3, #128	@ 0x80
 8006cb0:	03db      	lsls	r3, r3, #15
 8006cb2:	421d      	tst	r5, r3
 8006cb4:	d082      	beq.n	8006bbc <__aeabi_fmul+0x18c>
 8006cb6:	4642      	mov	r2, r8
 8006cb8:	421a      	tst	r2, r3
 8006cba:	d000      	beq.n	8006cbe <__aeabi_fmul+0x28e>
 8006cbc:	e77e      	b.n	8006bbc <__aeabi_fmul+0x18c>
 8006cbe:	003c      	movs	r4, r7
 8006cc0:	20ff      	movs	r0, #255	@ 0xff
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	e757      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006cc6:	01ab      	lsls	r3, r5, #6
 8006cc8:	2000      	movs	r0, #0
 8006cca:	0a5b      	lsrs	r3, r3, #9
 8006ccc:	e753      	b.n	8006b76 <__aeabi_fmul+0x146>
 8006cce:	46c0      	nop			@ (mov r8, r8)
 8006cd0:	f7ffffff 	.word	0xf7ffffff

08006cd4 <__aeabi_fsub>:
 8006cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cd6:	4647      	mov	r7, r8
 8006cd8:	46ce      	mov	lr, r9
 8006cda:	024b      	lsls	r3, r1, #9
 8006cdc:	0046      	lsls	r6, r0, #1
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	0fc4      	lsrs	r4, r0, #31
 8006ce2:	0247      	lsls	r7, r0, #9
 8006ce4:	0a58      	lsrs	r0, r3, #9
 8006ce6:	4684      	mov	ip, r0
 8006ce8:	0048      	lsls	r0, r1, #1
 8006cea:	0a7a      	lsrs	r2, r7, #9
 8006cec:	0e36      	lsrs	r6, r6, #24
 8006cee:	09bf      	lsrs	r7, r7, #6
 8006cf0:	0e00      	lsrs	r0, r0, #24
 8006cf2:	0fcd      	lsrs	r5, r1, #31
 8006cf4:	099b      	lsrs	r3, r3, #6
 8006cf6:	28ff      	cmp	r0, #255	@ 0xff
 8006cf8:	d06d      	beq.n	8006dd6 <__aeabi_fsub+0x102>
 8006cfa:	2101      	movs	r1, #1
 8006cfc:	404d      	eors	r5, r1
 8006cfe:	1a31      	subs	r1, r6, r0
 8006d00:	42ac      	cmp	r4, r5
 8006d02:	d03a      	beq.n	8006d7a <__aeabi_fsub+0xa6>
 8006d04:	2900      	cmp	r1, #0
 8006d06:	dc00      	bgt.n	8006d0a <__aeabi_fsub+0x36>
 8006d08:	e19c      	b.n	8007044 <__aeabi_fsub+0x370>
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	d100      	bne.n	8006d10 <__aeabi_fsub+0x3c>
 8006d0e:	e09e      	b.n	8006e4e <__aeabi_fsub+0x17a>
 8006d10:	2eff      	cmp	r6, #255	@ 0xff
 8006d12:	d100      	bne.n	8006d16 <__aeabi_fsub+0x42>
 8006d14:	e088      	b.n	8006e28 <__aeabi_fsub+0x154>
 8006d16:	2280      	movs	r2, #128	@ 0x80
 8006d18:	04d2      	lsls	r2, r2, #19
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	291b      	cmp	r1, #27
 8006d1e:	dc00      	bgt.n	8006d22 <__aeabi_fsub+0x4e>
 8006d20:	e0f6      	b.n	8006f10 <__aeabi_fsub+0x23c>
 8006d22:	3f01      	subs	r7, #1
 8006d24:	017a      	lsls	r2, r7, #5
 8006d26:	d400      	bmi.n	8006d2a <__aeabi_fsub+0x56>
 8006d28:	e079      	b.n	8006e1e <__aeabi_fsub+0x14a>
 8006d2a:	2701      	movs	r7, #1
 8006d2c:	427f      	negs	r7, r7
 8006d2e:	01bf      	lsls	r7, r7, #6
 8006d30:	09bb      	lsrs	r3, r7, #6
 8006d32:	4698      	mov	r8, r3
 8006d34:	4640      	mov	r0, r8
 8006d36:	f7f9 fc6f 	bl	8000618 <__clzsi2>
 8006d3a:	4643      	mov	r3, r8
 8006d3c:	3805      	subs	r0, #5
 8006d3e:	4083      	lsls	r3, r0
 8006d40:	4286      	cmp	r6, r0
 8006d42:	dc00      	bgt.n	8006d46 <__aeabi_fsub+0x72>
 8006d44:	e0cc      	b.n	8006ee0 <__aeabi_fsub+0x20c>
 8006d46:	4fb4      	ldr	r7, [pc, #720]	@ (8007018 <__aeabi_fsub+0x344>)
 8006d48:	1a31      	subs	r1, r6, r0
 8006d4a:	401f      	ands	r7, r3
 8006d4c:	075a      	lsls	r2, r3, #29
 8006d4e:	d068      	beq.n	8006e22 <__aeabi_fsub+0x14e>
 8006d50:	220f      	movs	r2, #15
 8006d52:	4013      	ands	r3, r2
 8006d54:	2b04      	cmp	r3, #4
 8006d56:	d064      	beq.n	8006e22 <__aeabi_fsub+0x14e>
 8006d58:	3704      	adds	r7, #4
 8006d5a:	017b      	lsls	r3, r7, #5
 8006d5c:	d561      	bpl.n	8006e22 <__aeabi_fsub+0x14e>
 8006d5e:	1c48      	adds	r0, r1, #1
 8006d60:	29fe      	cmp	r1, #254	@ 0xfe
 8006d62:	d000      	beq.n	8006d66 <__aeabi_fsub+0x92>
 8006d64:	e081      	b.n	8006e6a <__aeabi_fsub+0x196>
 8006d66:	20ff      	movs	r0, #255	@ 0xff
 8006d68:	2300      	movs	r3, #0
 8006d6a:	05c0      	lsls	r0, r0, #23
 8006d6c:	4318      	orrs	r0, r3
 8006d6e:	07e4      	lsls	r4, r4, #31
 8006d70:	4320      	orrs	r0, r4
 8006d72:	bcc0      	pop	{r6, r7}
 8006d74:	46b9      	mov	r9, r7
 8006d76:	46b0      	mov	r8, r6
 8006d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d7a:	2900      	cmp	r1, #0
 8006d7c:	dc00      	bgt.n	8006d80 <__aeabi_fsub+0xac>
 8006d7e:	e179      	b.n	8007074 <__aeabi_fsub+0x3a0>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d176      	bne.n	8006e72 <__aeabi_fsub+0x19e>
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d04c      	beq.n	8006e22 <__aeabi_fsub+0x14e>
 8006d88:	1e48      	subs	r0, r1, #1
 8006d8a:	2901      	cmp	r1, #1
 8006d8c:	d100      	bne.n	8006d90 <__aeabi_fsub+0xbc>
 8006d8e:	e147      	b.n	8007020 <__aeabi_fsub+0x34c>
 8006d90:	29ff      	cmp	r1, #255	@ 0xff
 8006d92:	d049      	beq.n	8006e28 <__aeabi_fsub+0x154>
 8006d94:	281b      	cmp	r0, #27
 8006d96:	dc71      	bgt.n	8006e7c <__aeabi_fsub+0x1a8>
 8006d98:	0001      	movs	r1, r0
 8006d9a:	001a      	movs	r2, r3
 8006d9c:	2020      	movs	r0, #32
 8006d9e:	40ca      	lsrs	r2, r1
 8006da0:	1a41      	subs	r1, r0, r1
 8006da2:	408b      	lsls	r3, r1
 8006da4:	1e59      	subs	r1, r3, #1
 8006da6:	418b      	sbcs	r3, r1
 8006da8:	4313      	orrs	r3, r2
 8006daa:	18ff      	adds	r7, r7, r3
 8006dac:	2380      	movs	r3, #128	@ 0x80
 8006dae:	04db      	lsls	r3, r3, #19
 8006db0:	421f      	tst	r7, r3
 8006db2:	d100      	bne.n	8006db6 <__aeabi_fsub+0xe2>
 8006db4:	e0b8      	b.n	8006f28 <__aeabi_fsub+0x254>
 8006db6:	1c71      	adds	r1, r6, #1
 8006db8:	2efe      	cmp	r6, #254	@ 0xfe
 8006dba:	d0d4      	beq.n	8006d66 <__aeabi_fsub+0x92>
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	4897      	ldr	r0, [pc, #604]	@ (800701c <__aeabi_fsub+0x348>)
 8006dc0:	403a      	ands	r2, r7
 8006dc2:	087f      	lsrs	r7, r7, #1
 8006dc4:	4007      	ands	r7, r0
 8006dc6:	4317      	orrs	r7, r2
 8006dc8:	077a      	lsls	r2, r7, #29
 8006dca:	d000      	beq.n	8006dce <__aeabi_fsub+0xfa>
 8006dcc:	e096      	b.n	8006efc <__aeabi_fsub+0x228>
 8006dce:	421f      	tst	r7, r3
 8006dd0:	d1c5      	bne.n	8006d5e <__aeabi_fsub+0x8a>
 8006dd2:	08fa      	lsrs	r2, r7, #3
 8006dd4:	e055      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8006dd6:	0031      	movs	r1, r6
 8006dd8:	39ff      	subs	r1, #255	@ 0xff
 8006dda:	4689      	mov	r9, r1
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d12c      	bne.n	8006e3a <__aeabi_fsub+0x166>
 8006de0:	2101      	movs	r1, #1
 8006de2:	404d      	eors	r5, r1
 8006de4:	42ac      	cmp	r4, r5
 8006de6:	d100      	bne.n	8006dea <__aeabi_fsub+0x116>
 8006de8:	e0b4      	b.n	8006f54 <__aeabi_fsub+0x280>
 8006dea:	4649      	mov	r1, r9
 8006dec:	2900      	cmp	r1, #0
 8006dee:	d04c      	beq.n	8006e8a <__aeabi_fsub+0x1b6>
 8006df0:	2e00      	cmp	r6, #0
 8006df2:	d000      	beq.n	8006df6 <__aeabi_fsub+0x122>
 8006df4:	e0f9      	b.n	8006fea <__aeabi_fsub+0x316>
 8006df6:	21ff      	movs	r1, #255	@ 0xff
 8006df8:	2f00      	cmp	r7, #0
 8006dfa:	d100      	bne.n	8006dfe <__aeabi_fsub+0x12a>
 8006dfc:	e108      	b.n	8007010 <__aeabi_fsub+0x33c>
 8006dfe:	1e4a      	subs	r2, r1, #1
 8006e00:	2901      	cmp	r1, #1
 8006e02:	d100      	bne.n	8006e06 <__aeabi_fsub+0x132>
 8006e04:	e156      	b.n	80070b4 <__aeabi_fsub+0x3e0>
 8006e06:	29ff      	cmp	r1, #255	@ 0xff
 8006e08:	d100      	bne.n	8006e0c <__aeabi_fsub+0x138>
 8006e0a:	e142      	b.n	8007092 <__aeabi_fsub+0x3be>
 8006e0c:	2a1b      	cmp	r2, #27
 8006e0e:	dc00      	bgt.n	8006e12 <__aeabi_fsub+0x13e>
 8006e10:	e124      	b.n	800705c <__aeabi_fsub+0x388>
 8006e12:	1e5f      	subs	r7, r3, #1
 8006e14:	002c      	movs	r4, r5
 8006e16:	0006      	movs	r6, r0
 8006e18:	017a      	lsls	r2, r7, #5
 8006e1a:	d500      	bpl.n	8006e1e <__aeabi_fsub+0x14a>
 8006e1c:	e785      	b.n	8006d2a <__aeabi_fsub+0x56>
 8006e1e:	0031      	movs	r1, r6
 8006e20:	3704      	adds	r7, #4
 8006e22:	08fa      	lsrs	r2, r7, #3
 8006e24:	29ff      	cmp	r1, #255	@ 0xff
 8006e26:	d12c      	bne.n	8006e82 <__aeabi_fsub+0x1ae>
 8006e28:	2a00      	cmp	r2, #0
 8006e2a:	d09c      	beq.n	8006d66 <__aeabi_fsub+0x92>
 8006e2c:	2380      	movs	r3, #128	@ 0x80
 8006e2e:	03db      	lsls	r3, r3, #15
 8006e30:	4313      	orrs	r3, r2
 8006e32:	025b      	lsls	r3, r3, #9
 8006e34:	20ff      	movs	r0, #255	@ 0xff
 8006e36:	0a5b      	lsrs	r3, r3, #9
 8006e38:	e797      	b.n	8006d6a <__aeabi_fsub+0x96>
 8006e3a:	42ac      	cmp	r4, r5
 8006e3c:	d100      	bne.n	8006e40 <__aeabi_fsub+0x16c>
 8006e3e:	e0a7      	b.n	8006f90 <__aeabi_fsub+0x2bc>
 8006e40:	2900      	cmp	r1, #0
 8006e42:	d022      	beq.n	8006e8a <__aeabi_fsub+0x1b6>
 8006e44:	2e00      	cmp	r6, #0
 8006e46:	d0d6      	beq.n	8006df6 <__aeabi_fsub+0x122>
 8006e48:	4662      	mov	r2, ip
 8006e4a:	002c      	movs	r4, r5
 8006e4c:	e7ee      	b.n	8006e2c <__aeabi_fsub+0x158>
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d0e7      	beq.n	8006e22 <__aeabi_fsub+0x14e>
 8006e52:	1e48      	subs	r0, r1, #1
 8006e54:	2901      	cmp	r1, #1
 8006e56:	d036      	beq.n	8006ec6 <__aeabi_fsub+0x1f2>
 8006e58:	29ff      	cmp	r1, #255	@ 0xff
 8006e5a:	d0e5      	beq.n	8006e28 <__aeabi_fsub+0x154>
 8006e5c:	0001      	movs	r1, r0
 8006e5e:	e75d      	b.n	8006d1c <__aeabi_fsub+0x48>
 8006e60:	2001      	movs	r0, #1
 8006e62:	003b      	movs	r3, r7
 8006e64:	017a      	lsls	r2, r7, #5
 8006e66:	d400      	bmi.n	8006e6a <__aeabi_fsub+0x196>
 8006e68:	e157      	b.n	800711a <__aeabi_fsub+0x446>
 8006e6a:	b2c0      	uxtb	r0, r0
 8006e6c:	01bb      	lsls	r3, r7, #6
 8006e6e:	0a5b      	lsrs	r3, r3, #9
 8006e70:	e77b      	b.n	8006d6a <__aeabi_fsub+0x96>
 8006e72:	2eff      	cmp	r6, #255	@ 0xff
 8006e74:	d0d8      	beq.n	8006e28 <__aeabi_fsub+0x154>
 8006e76:	291b      	cmp	r1, #27
 8006e78:	dc00      	bgt.n	8006e7c <__aeabi_fsub+0x1a8>
 8006e7a:	e09f      	b.n	8006fbc <__aeabi_fsub+0x2e8>
 8006e7c:	0031      	movs	r1, r6
 8006e7e:	3705      	adds	r7, #5
 8006e80:	08fa      	lsrs	r2, r7, #3
 8006e82:	0253      	lsls	r3, r2, #9
 8006e84:	0a5b      	lsrs	r3, r3, #9
 8006e86:	b2c8      	uxtb	r0, r1
 8006e88:	e76f      	b.n	8006d6a <__aeabi_fsub+0x96>
 8006e8a:	20fe      	movs	r0, #254	@ 0xfe
 8006e8c:	1c71      	adds	r1, r6, #1
 8006e8e:	4208      	tst	r0, r1
 8006e90:	d154      	bne.n	8006f3c <__aeabi_fsub+0x268>
 8006e92:	2e00      	cmp	r6, #0
 8006e94:	d000      	beq.n	8006e98 <__aeabi_fsub+0x1c4>
 8006e96:	e0b1      	b.n	8006ffc <__aeabi_fsub+0x328>
 8006e98:	2f00      	cmp	r7, #0
 8006e9a:	d100      	bne.n	8006e9e <__aeabi_fsub+0x1ca>
 8006e9c:	e102      	b.n	80070a4 <__aeabi_fsub+0x3d0>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d100      	bne.n	8006ea4 <__aeabi_fsub+0x1d0>
 8006ea2:	e0f9      	b.n	8007098 <__aeabi_fsub+0x3c4>
 8006ea4:	2180      	movs	r1, #128	@ 0x80
 8006ea6:	1afa      	subs	r2, r7, r3
 8006ea8:	04c9      	lsls	r1, r1, #19
 8006eaa:	420a      	tst	r2, r1
 8006eac:	d100      	bne.n	8006eb0 <__aeabi_fsub+0x1dc>
 8006eae:	e13b      	b.n	8007128 <__aeabi_fsub+0x454>
 8006eb0:	2401      	movs	r4, #1
 8006eb2:	1bdf      	subs	r7, r3, r7
 8006eb4:	402c      	ands	r4, r5
 8006eb6:	2f00      	cmp	r7, #0
 8006eb8:	d049      	beq.n	8006f4e <__aeabi_fsub+0x27a>
 8006eba:	2001      	movs	r0, #1
 8006ebc:	420f      	tst	r7, r1
 8006ebe:	d1d5      	bne.n	8006e6c <__aeabi_fsub+0x198>
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	08fa      	lsrs	r2, r7, #3
 8006ec4:	e7dd      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8006ec6:	1aff      	subs	r7, r7, r3
 8006ec8:	017b      	lsls	r3, r7, #5
 8006eca:	d400      	bmi.n	8006ece <__aeabi_fsub+0x1fa>
 8006ecc:	e0de      	b.n	800708c <__aeabi_fsub+0x3b8>
 8006ece:	01bd      	lsls	r5, r7, #6
 8006ed0:	09ad      	lsrs	r5, r5, #6
 8006ed2:	0028      	movs	r0, r5
 8006ed4:	f7f9 fba0 	bl	8000618 <__clzsi2>
 8006ed8:	002b      	movs	r3, r5
 8006eda:	3805      	subs	r0, #5
 8006edc:	4083      	lsls	r3, r0
 8006ede:	2601      	movs	r6, #1
 8006ee0:	2220      	movs	r2, #32
 8006ee2:	1b81      	subs	r1, r0, r6
 8006ee4:	3101      	adds	r1, #1
 8006ee6:	1a52      	subs	r2, r2, r1
 8006ee8:	001f      	movs	r7, r3
 8006eea:	4093      	lsls	r3, r2
 8006eec:	40cf      	lsrs	r7, r1
 8006eee:	1e5a      	subs	r2, r3, #1
 8006ef0:	4193      	sbcs	r3, r2
 8006ef2:	431f      	orrs	r7, r3
 8006ef4:	d02b      	beq.n	8006f4e <__aeabi_fsub+0x27a>
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	077b      	lsls	r3, r7, #29
 8006efa:	d0b1      	beq.n	8006e60 <__aeabi_fsub+0x18c>
 8006efc:	230f      	movs	r3, #15
 8006efe:	403b      	ands	r3, r7
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d000      	beq.n	8006f06 <__aeabi_fsub+0x232>
 8006f04:	e728      	b.n	8006d58 <__aeabi_fsub+0x84>
 8006f06:	017b      	lsls	r3, r7, #5
 8006f08:	d500      	bpl.n	8006f0c <__aeabi_fsub+0x238>
 8006f0a:	e728      	b.n	8006d5e <__aeabi_fsub+0x8a>
 8006f0c:	08fa      	lsrs	r2, r7, #3
 8006f0e:	e7b8      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8006f10:	001a      	movs	r2, r3
 8006f12:	2020      	movs	r0, #32
 8006f14:	40ca      	lsrs	r2, r1
 8006f16:	1a41      	subs	r1, r0, r1
 8006f18:	408b      	lsls	r3, r1
 8006f1a:	1e59      	subs	r1, r3, #1
 8006f1c:	418b      	sbcs	r3, r1
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	1aff      	subs	r7, r7, r3
 8006f22:	017b      	lsls	r3, r7, #5
 8006f24:	d500      	bpl.n	8006f28 <__aeabi_fsub+0x254>
 8006f26:	e702      	b.n	8006d2e <__aeabi_fsub+0x5a>
 8006f28:	077b      	lsls	r3, r7, #29
 8006f2a:	d100      	bne.n	8006f2e <__aeabi_fsub+0x25a>
 8006f2c:	e10d      	b.n	800714a <__aeabi_fsub+0x476>
 8006f2e:	230f      	movs	r3, #15
 8006f30:	0031      	movs	r1, r6
 8006f32:	403b      	ands	r3, r7
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d000      	beq.n	8006f3a <__aeabi_fsub+0x266>
 8006f38:	e70e      	b.n	8006d58 <__aeabi_fsub+0x84>
 8006f3a:	e772      	b.n	8006e22 <__aeabi_fsub+0x14e>
 8006f3c:	1afa      	subs	r2, r7, r3
 8006f3e:	4690      	mov	r8, r2
 8006f40:	0152      	lsls	r2, r2, #5
 8006f42:	d456      	bmi.n	8006ff2 <__aeabi_fsub+0x31e>
 8006f44:	4643      	mov	r3, r8
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d000      	beq.n	8006f4c <__aeabi_fsub+0x278>
 8006f4a:	e6f3      	b.n	8006d34 <__aeabi_fsub+0x60>
 8006f4c:	2400      	movs	r4, #0
 8006f4e:	2000      	movs	r0, #0
 8006f50:	2300      	movs	r3, #0
 8006f52:	e70a      	b.n	8006d6a <__aeabi_fsub+0x96>
 8006f54:	4649      	mov	r1, r9
 8006f56:	2900      	cmp	r1, #0
 8006f58:	d01c      	beq.n	8006f94 <__aeabi_fsub+0x2c0>
 8006f5a:	2e00      	cmp	r6, #0
 8006f5c:	d000      	beq.n	8006f60 <__aeabi_fsub+0x28c>
 8006f5e:	e702      	b.n	8006d66 <__aeabi_fsub+0x92>
 8006f60:	21ff      	movs	r1, #255	@ 0xff
 8006f62:	2f00      	cmp	r7, #0
 8006f64:	d055      	beq.n	8007012 <__aeabi_fsub+0x33e>
 8006f66:	1e4a      	subs	r2, r1, #1
 8006f68:	2901      	cmp	r1, #1
 8006f6a:	d059      	beq.n	8007020 <__aeabi_fsub+0x34c>
 8006f6c:	29ff      	cmp	r1, #255	@ 0xff
 8006f6e:	d100      	bne.n	8006f72 <__aeabi_fsub+0x29e>
 8006f70:	e090      	b.n	8007094 <__aeabi_fsub+0x3c0>
 8006f72:	2a1b      	cmp	r2, #27
 8006f74:	dd00      	ble.n	8006f78 <__aeabi_fsub+0x2a4>
 8006f76:	e091      	b.n	800709c <__aeabi_fsub+0x3c8>
 8006f78:	0011      	movs	r1, r2
 8006f7a:	003a      	movs	r2, r7
 8006f7c:	2520      	movs	r5, #32
 8006f7e:	40ca      	lsrs	r2, r1
 8006f80:	1a69      	subs	r1, r5, r1
 8006f82:	408f      	lsls	r7, r1
 8006f84:	1e79      	subs	r1, r7, #1
 8006f86:	418f      	sbcs	r7, r1
 8006f88:	4317      	orrs	r7, r2
 8006f8a:	0006      	movs	r6, r0
 8006f8c:	18ff      	adds	r7, r7, r3
 8006f8e:	e70d      	b.n	8006dac <__aeabi_fsub+0xd8>
 8006f90:	2900      	cmp	r1, #0
 8006f92:	d126      	bne.n	8006fe2 <__aeabi_fsub+0x30e>
 8006f94:	20fe      	movs	r0, #254	@ 0xfe
 8006f96:	1c71      	adds	r1, r6, #1
 8006f98:	4208      	tst	r0, r1
 8006f9a:	d113      	bne.n	8006fc4 <__aeabi_fsub+0x2f0>
 8006f9c:	2e00      	cmp	r6, #0
 8006f9e:	d000      	beq.n	8006fa2 <__aeabi_fsub+0x2ce>
 8006fa0:	e096      	b.n	80070d0 <__aeabi_fsub+0x3fc>
 8006fa2:	2f00      	cmp	r7, #0
 8006fa4:	d100      	bne.n	8006fa8 <__aeabi_fsub+0x2d4>
 8006fa6:	e0b4      	b.n	8007112 <__aeabi_fsub+0x43e>
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d075      	beq.n	8007098 <__aeabi_fsub+0x3c4>
 8006fac:	18fb      	adds	r3, r7, r3
 8006fae:	015a      	lsls	r2, r3, #5
 8006fb0:	d400      	bmi.n	8006fb4 <__aeabi_fsub+0x2e0>
 8006fb2:	e0b2      	b.n	800711a <__aeabi_fsub+0x446>
 8006fb4:	019b      	lsls	r3, r3, #6
 8006fb6:	0a5b      	lsrs	r3, r3, #9
 8006fb8:	38fd      	subs	r0, #253	@ 0xfd
 8006fba:	e6d6      	b.n	8006d6a <__aeabi_fsub+0x96>
 8006fbc:	2280      	movs	r2, #128	@ 0x80
 8006fbe:	04d2      	lsls	r2, r2, #19
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	e6ea      	b.n	8006d9a <__aeabi_fsub+0xc6>
 8006fc4:	29ff      	cmp	r1, #255	@ 0xff
 8006fc6:	d100      	bne.n	8006fca <__aeabi_fsub+0x2f6>
 8006fc8:	e6cd      	b.n	8006d66 <__aeabi_fsub+0x92>
 8006fca:	18fa      	adds	r2, r7, r3
 8006fcc:	0852      	lsrs	r2, r2, #1
 8006fce:	0753      	lsls	r3, r2, #29
 8006fd0:	d005      	beq.n	8006fde <__aeabi_fsub+0x30a>
 8006fd2:	230f      	movs	r3, #15
 8006fd4:	1d17      	adds	r7, r2, #4
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	d000      	beq.n	8006fde <__aeabi_fsub+0x30a>
 8006fdc:	e721      	b.n	8006e22 <__aeabi_fsub+0x14e>
 8006fde:	08d2      	lsrs	r2, r2, #3
 8006fe0:	e74f      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8006fe2:	2e00      	cmp	r6, #0
 8006fe4:	d0bc      	beq.n	8006f60 <__aeabi_fsub+0x28c>
 8006fe6:	4662      	mov	r2, ip
 8006fe8:	e720      	b.n	8006e2c <__aeabi_fsub+0x158>
 8006fea:	002c      	movs	r4, r5
 8006fec:	20ff      	movs	r0, #255	@ 0xff
 8006fee:	2300      	movs	r3, #0
 8006ff0:	e6bb      	b.n	8006d6a <__aeabi_fsub+0x96>
 8006ff2:	2401      	movs	r4, #1
 8006ff4:	1bdb      	subs	r3, r3, r7
 8006ff6:	4698      	mov	r8, r3
 8006ff8:	402c      	ands	r4, r5
 8006ffa:	e69b      	b.n	8006d34 <__aeabi_fsub+0x60>
 8006ffc:	2f00      	cmp	r7, #0
 8006ffe:	d175      	bne.n	80070ec <__aeabi_fsub+0x418>
 8007000:	2b00      	cmp	r3, #0
 8007002:	d000      	beq.n	8007006 <__aeabi_fsub+0x332>
 8007004:	e096      	b.n	8007134 <__aeabi_fsub+0x460>
 8007006:	2380      	movs	r3, #128	@ 0x80
 8007008:	2400      	movs	r4, #0
 800700a:	20ff      	movs	r0, #255	@ 0xff
 800700c:	03db      	lsls	r3, r3, #15
 800700e:	e6ac      	b.n	8006d6a <__aeabi_fsub+0x96>
 8007010:	002c      	movs	r4, r5
 8007012:	001f      	movs	r7, r3
 8007014:	e705      	b.n	8006e22 <__aeabi_fsub+0x14e>
 8007016:	46c0      	nop			@ (mov r8, r8)
 8007018:	fbffffff 	.word	0xfbffffff
 800701c:	7dffffff 	.word	0x7dffffff
 8007020:	18fb      	adds	r3, r7, r3
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	d400      	bmi.n	8007028 <__aeabi_fsub+0x354>
 8007026:	e08d      	b.n	8007144 <__aeabi_fsub+0x470>
 8007028:	4a4a      	ldr	r2, [pc, #296]	@ (8007154 <__aeabi_fsub+0x480>)
 800702a:	085b      	lsrs	r3, r3, #1
 800702c:	401a      	ands	r2, r3
 800702e:	0759      	lsls	r1, r3, #29
 8007030:	d100      	bne.n	8007034 <__aeabi_fsub+0x360>
 8007032:	e08c      	b.n	800714e <__aeabi_fsub+0x47a>
 8007034:	210f      	movs	r1, #15
 8007036:	400b      	ands	r3, r1
 8007038:	390d      	subs	r1, #13
 800703a:	2b04      	cmp	r3, #4
 800703c:	d0cf      	beq.n	8006fde <__aeabi_fsub+0x30a>
 800703e:	2102      	movs	r1, #2
 8007040:	1d17      	adds	r7, r2, #4
 8007042:	e6ee      	b.n	8006e22 <__aeabi_fsub+0x14e>
 8007044:	2900      	cmp	r1, #0
 8007046:	d100      	bne.n	800704a <__aeabi_fsub+0x376>
 8007048:	e71f      	b.n	8006e8a <__aeabi_fsub+0x1b6>
 800704a:	1b82      	subs	r2, r0, r6
 800704c:	0011      	movs	r1, r2
 800704e:	2e00      	cmp	r6, #0
 8007050:	d100      	bne.n	8007054 <__aeabi_fsub+0x380>
 8007052:	e6d1      	b.n	8006df8 <__aeabi_fsub+0x124>
 8007054:	2180      	movs	r1, #128	@ 0x80
 8007056:	04c9      	lsls	r1, r1, #19
 8007058:	430f      	orrs	r7, r1
 800705a:	e6d7      	b.n	8006e0c <__aeabi_fsub+0x138>
 800705c:	0039      	movs	r1, r7
 800705e:	2420      	movs	r4, #32
 8007060:	40d1      	lsrs	r1, r2
 8007062:	1aa2      	subs	r2, r4, r2
 8007064:	4097      	lsls	r7, r2
 8007066:	1e7a      	subs	r2, r7, #1
 8007068:	4197      	sbcs	r7, r2
 800706a:	430f      	orrs	r7, r1
 800706c:	002c      	movs	r4, r5
 800706e:	0006      	movs	r6, r0
 8007070:	1bdf      	subs	r7, r3, r7
 8007072:	e756      	b.n	8006f22 <__aeabi_fsub+0x24e>
 8007074:	2900      	cmp	r1, #0
 8007076:	d08d      	beq.n	8006f94 <__aeabi_fsub+0x2c0>
 8007078:	1b81      	subs	r1, r0, r6
 800707a:	2e00      	cmp	r6, #0
 800707c:	d100      	bne.n	8007080 <__aeabi_fsub+0x3ac>
 800707e:	e770      	b.n	8006f62 <__aeabi_fsub+0x28e>
 8007080:	291b      	cmp	r1, #27
 8007082:	dc0b      	bgt.n	800709c <__aeabi_fsub+0x3c8>
 8007084:	2280      	movs	r2, #128	@ 0x80
 8007086:	04d2      	lsls	r2, r2, #19
 8007088:	4317      	orrs	r7, r2
 800708a:	e776      	b.n	8006f7a <__aeabi_fsub+0x2a6>
 800708c:	2101      	movs	r1, #1
 800708e:	08fa      	lsrs	r2, r7, #3
 8007090:	e6f7      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8007092:	002c      	movs	r4, r5
 8007094:	4662      	mov	r2, ip
 8007096:	e6c7      	b.n	8006e28 <__aeabi_fsub+0x154>
 8007098:	2100      	movs	r1, #0
 800709a:	e6f2      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 800709c:	3305      	adds	r3, #5
 800709e:	0001      	movs	r1, r0
 80070a0:	08da      	lsrs	r2, r3, #3
 80070a2:	e6ee      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d100      	bne.n	80070aa <__aeabi_fsub+0x3d6>
 80070a8:	e750      	b.n	8006f4c <__aeabi_fsub+0x278>
 80070aa:	2401      	movs	r4, #1
 80070ac:	2100      	movs	r1, #0
 80070ae:	4662      	mov	r2, ip
 80070b0:	402c      	ands	r4, r5
 80070b2:	e6e6      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 80070b4:	1bda      	subs	r2, r3, r7
 80070b6:	0153      	lsls	r3, r2, #5
 80070b8:	d532      	bpl.n	8007120 <__aeabi_fsub+0x44c>
 80070ba:	0192      	lsls	r2, r2, #6
 80070bc:	0994      	lsrs	r4, r2, #6
 80070be:	0020      	movs	r0, r4
 80070c0:	f7f9 faaa 	bl	8000618 <__clzsi2>
 80070c4:	0023      	movs	r3, r4
 80070c6:	3805      	subs	r0, #5
 80070c8:	4083      	lsls	r3, r0
 80070ca:	002c      	movs	r4, r5
 80070cc:	2601      	movs	r6, #1
 80070ce:	e707      	b.n	8006ee0 <__aeabi_fsub+0x20c>
 80070d0:	2f00      	cmp	r7, #0
 80070d2:	d0df      	beq.n	8007094 <__aeabi_fsub+0x3c0>
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d017      	beq.n	8007108 <__aeabi_fsub+0x434>
 80070d8:	2380      	movs	r3, #128	@ 0x80
 80070da:	03db      	lsls	r3, r3, #15
 80070dc:	429a      	cmp	r2, r3
 80070de:	d200      	bcs.n	80070e2 <__aeabi_fsub+0x40e>
 80070e0:	e6a4      	b.n	8006e2c <__aeabi_fsub+0x158>
 80070e2:	459c      	cmp	ip, r3
 80070e4:	d300      	bcc.n	80070e8 <__aeabi_fsub+0x414>
 80070e6:	e6a1      	b.n	8006e2c <__aeabi_fsub+0x158>
 80070e8:	4662      	mov	r2, ip
 80070ea:	e69f      	b.n	8006e2c <__aeabi_fsub+0x158>
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d00b      	beq.n	8007108 <__aeabi_fsub+0x434>
 80070f0:	2380      	movs	r3, #128	@ 0x80
 80070f2:	03db      	lsls	r3, r3, #15
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d200      	bcs.n	80070fa <__aeabi_fsub+0x426>
 80070f8:	e698      	b.n	8006e2c <__aeabi_fsub+0x158>
 80070fa:	459c      	cmp	ip, r3
 80070fc:	d300      	bcc.n	8007100 <__aeabi_fsub+0x42c>
 80070fe:	e695      	b.n	8006e2c <__aeabi_fsub+0x158>
 8007100:	2401      	movs	r4, #1
 8007102:	4662      	mov	r2, ip
 8007104:	402c      	ands	r4, r5
 8007106:	e691      	b.n	8006e2c <__aeabi_fsub+0x158>
 8007108:	2380      	movs	r3, #128	@ 0x80
 800710a:	03db      	lsls	r3, r3, #15
 800710c:	20ff      	movs	r0, #255	@ 0xff
 800710e:	4313      	orrs	r3, r2
 8007110:	e62b      	b.n	8006d6a <__aeabi_fsub+0x96>
 8007112:	2000      	movs	r0, #0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d100      	bne.n	800711a <__aeabi_fsub+0x446>
 8007118:	e627      	b.n	8006d6a <__aeabi_fsub+0x96>
 800711a:	2100      	movs	r1, #0
 800711c:	08da      	lsrs	r2, r3, #3
 800711e:	e6b0      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8007120:	002c      	movs	r4, r5
 8007122:	2101      	movs	r1, #1
 8007124:	08d2      	lsrs	r2, r2, #3
 8007126:	e6ac      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8007128:	2a00      	cmp	r2, #0
 800712a:	d100      	bne.n	800712e <__aeabi_fsub+0x45a>
 800712c:	e70e      	b.n	8006f4c <__aeabi_fsub+0x278>
 800712e:	2100      	movs	r1, #0
 8007130:	08d2      	lsrs	r2, r2, #3
 8007132:	e6a6      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8007134:	2380      	movs	r3, #128	@ 0x80
 8007136:	4662      	mov	r2, ip
 8007138:	2401      	movs	r4, #1
 800713a:	03db      	lsls	r3, r3, #15
 800713c:	20ff      	movs	r0, #255	@ 0xff
 800713e:	4313      	orrs	r3, r2
 8007140:	402c      	ands	r4, r5
 8007142:	e612      	b.n	8006d6a <__aeabi_fsub+0x96>
 8007144:	2101      	movs	r1, #1
 8007146:	08da      	lsrs	r2, r3, #3
 8007148:	e69b      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 800714a:	0031      	movs	r1, r6
 800714c:	e669      	b.n	8006e22 <__aeabi_fsub+0x14e>
 800714e:	2102      	movs	r1, #2
 8007150:	08d2      	lsrs	r2, r2, #3
 8007152:	e696      	b.n	8006e82 <__aeabi_fsub+0x1ae>
 8007154:	7dffffff 	.word	0x7dffffff

08007158 <__aeabi_f2iz>:
 8007158:	0241      	lsls	r1, r0, #9
 800715a:	0042      	lsls	r2, r0, #1
 800715c:	0fc3      	lsrs	r3, r0, #31
 800715e:	0a49      	lsrs	r1, r1, #9
 8007160:	2000      	movs	r0, #0
 8007162:	0e12      	lsrs	r2, r2, #24
 8007164:	2a7e      	cmp	r2, #126	@ 0x7e
 8007166:	dd03      	ble.n	8007170 <__aeabi_f2iz+0x18>
 8007168:	2a9d      	cmp	r2, #157	@ 0x9d
 800716a:	dd02      	ble.n	8007172 <__aeabi_f2iz+0x1a>
 800716c:	4a09      	ldr	r2, [pc, #36]	@ (8007194 <__aeabi_f2iz+0x3c>)
 800716e:	1898      	adds	r0, r3, r2
 8007170:	4770      	bx	lr
 8007172:	2080      	movs	r0, #128	@ 0x80
 8007174:	0400      	lsls	r0, r0, #16
 8007176:	4301      	orrs	r1, r0
 8007178:	2a95      	cmp	r2, #149	@ 0x95
 800717a:	dc07      	bgt.n	800718c <__aeabi_f2iz+0x34>
 800717c:	2096      	movs	r0, #150	@ 0x96
 800717e:	1a82      	subs	r2, r0, r2
 8007180:	40d1      	lsrs	r1, r2
 8007182:	4248      	negs	r0, r1
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1f3      	bne.n	8007170 <__aeabi_f2iz+0x18>
 8007188:	0008      	movs	r0, r1
 800718a:	e7f1      	b.n	8007170 <__aeabi_f2iz+0x18>
 800718c:	3a96      	subs	r2, #150	@ 0x96
 800718e:	4091      	lsls	r1, r2
 8007190:	e7f7      	b.n	8007182 <__aeabi_f2iz+0x2a>
 8007192:	46c0      	nop			@ (mov r8, r8)
 8007194:	7fffffff 	.word	0x7fffffff

08007198 <__aeabi_i2f>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	2800      	cmp	r0, #0
 800719c:	d012      	beq.n	80071c4 <__aeabi_i2f+0x2c>
 800719e:	17c3      	asrs	r3, r0, #31
 80071a0:	18c5      	adds	r5, r0, r3
 80071a2:	405d      	eors	r5, r3
 80071a4:	0fc4      	lsrs	r4, r0, #31
 80071a6:	0028      	movs	r0, r5
 80071a8:	f7f9 fa36 	bl	8000618 <__clzsi2>
 80071ac:	239e      	movs	r3, #158	@ 0x9e
 80071ae:	1a1b      	subs	r3, r3, r0
 80071b0:	2b96      	cmp	r3, #150	@ 0x96
 80071b2:	dc0f      	bgt.n	80071d4 <__aeabi_i2f+0x3c>
 80071b4:	2808      	cmp	r0, #8
 80071b6:	d038      	beq.n	800722a <__aeabi_i2f+0x92>
 80071b8:	3808      	subs	r0, #8
 80071ba:	4085      	lsls	r5, r0
 80071bc:	026d      	lsls	r5, r5, #9
 80071be:	0a6d      	lsrs	r5, r5, #9
 80071c0:	b2d8      	uxtb	r0, r3
 80071c2:	e002      	b.n	80071ca <__aeabi_i2f+0x32>
 80071c4:	2400      	movs	r4, #0
 80071c6:	2000      	movs	r0, #0
 80071c8:	2500      	movs	r5, #0
 80071ca:	05c0      	lsls	r0, r0, #23
 80071cc:	4328      	orrs	r0, r5
 80071ce:	07e4      	lsls	r4, r4, #31
 80071d0:	4320      	orrs	r0, r4
 80071d2:	bd70      	pop	{r4, r5, r6, pc}
 80071d4:	2b99      	cmp	r3, #153	@ 0x99
 80071d6:	dc14      	bgt.n	8007202 <__aeabi_i2f+0x6a>
 80071d8:	1f42      	subs	r2, r0, #5
 80071da:	4095      	lsls	r5, r2
 80071dc:	002a      	movs	r2, r5
 80071de:	4915      	ldr	r1, [pc, #84]	@ (8007234 <__aeabi_i2f+0x9c>)
 80071e0:	4011      	ands	r1, r2
 80071e2:	0755      	lsls	r5, r2, #29
 80071e4:	d01c      	beq.n	8007220 <__aeabi_i2f+0x88>
 80071e6:	250f      	movs	r5, #15
 80071e8:	402a      	ands	r2, r5
 80071ea:	2a04      	cmp	r2, #4
 80071ec:	d018      	beq.n	8007220 <__aeabi_i2f+0x88>
 80071ee:	3104      	adds	r1, #4
 80071f0:	08ca      	lsrs	r2, r1, #3
 80071f2:	0149      	lsls	r1, r1, #5
 80071f4:	d515      	bpl.n	8007222 <__aeabi_i2f+0x8a>
 80071f6:	239f      	movs	r3, #159	@ 0x9f
 80071f8:	0252      	lsls	r2, r2, #9
 80071fa:	1a18      	subs	r0, r3, r0
 80071fc:	0a55      	lsrs	r5, r2, #9
 80071fe:	b2c0      	uxtb	r0, r0
 8007200:	e7e3      	b.n	80071ca <__aeabi_i2f+0x32>
 8007202:	0002      	movs	r2, r0
 8007204:	0029      	movs	r1, r5
 8007206:	321b      	adds	r2, #27
 8007208:	4091      	lsls	r1, r2
 800720a:	1e4a      	subs	r2, r1, #1
 800720c:	4191      	sbcs	r1, r2
 800720e:	2205      	movs	r2, #5
 8007210:	1a12      	subs	r2, r2, r0
 8007212:	40d5      	lsrs	r5, r2
 8007214:	002a      	movs	r2, r5
 8007216:	430a      	orrs	r2, r1
 8007218:	4906      	ldr	r1, [pc, #24]	@ (8007234 <__aeabi_i2f+0x9c>)
 800721a:	4011      	ands	r1, r2
 800721c:	0755      	lsls	r5, r2, #29
 800721e:	d1e2      	bne.n	80071e6 <__aeabi_i2f+0x4e>
 8007220:	08ca      	lsrs	r2, r1, #3
 8007222:	0252      	lsls	r2, r2, #9
 8007224:	0a55      	lsrs	r5, r2, #9
 8007226:	b2d8      	uxtb	r0, r3
 8007228:	e7cf      	b.n	80071ca <__aeabi_i2f+0x32>
 800722a:	026d      	lsls	r5, r5, #9
 800722c:	0a6d      	lsrs	r5, r5, #9
 800722e:	308e      	adds	r0, #142	@ 0x8e
 8007230:	e7cb      	b.n	80071ca <__aeabi_i2f+0x32>
 8007232:	46c0      	nop			@ (mov r8, r8)
 8007234:	fbffffff 	.word	0xfbffffff

08007238 <__aeabi_ui2f>:
 8007238:	b510      	push	{r4, lr}
 800723a:	1e04      	subs	r4, r0, #0
 800723c:	d00d      	beq.n	800725a <__aeabi_ui2f+0x22>
 800723e:	f7f9 f9eb 	bl	8000618 <__clzsi2>
 8007242:	239e      	movs	r3, #158	@ 0x9e
 8007244:	1a1b      	subs	r3, r3, r0
 8007246:	2b96      	cmp	r3, #150	@ 0x96
 8007248:	dc0c      	bgt.n	8007264 <__aeabi_ui2f+0x2c>
 800724a:	2808      	cmp	r0, #8
 800724c:	d034      	beq.n	80072b8 <__aeabi_ui2f+0x80>
 800724e:	3808      	subs	r0, #8
 8007250:	4084      	lsls	r4, r0
 8007252:	0264      	lsls	r4, r4, #9
 8007254:	0a64      	lsrs	r4, r4, #9
 8007256:	b2d8      	uxtb	r0, r3
 8007258:	e001      	b.n	800725e <__aeabi_ui2f+0x26>
 800725a:	2000      	movs	r0, #0
 800725c:	2400      	movs	r4, #0
 800725e:	05c0      	lsls	r0, r0, #23
 8007260:	4320      	orrs	r0, r4
 8007262:	bd10      	pop	{r4, pc}
 8007264:	2b99      	cmp	r3, #153	@ 0x99
 8007266:	dc13      	bgt.n	8007290 <__aeabi_ui2f+0x58>
 8007268:	1f42      	subs	r2, r0, #5
 800726a:	4094      	lsls	r4, r2
 800726c:	4a14      	ldr	r2, [pc, #80]	@ (80072c0 <__aeabi_ui2f+0x88>)
 800726e:	4022      	ands	r2, r4
 8007270:	0761      	lsls	r1, r4, #29
 8007272:	d01c      	beq.n	80072ae <__aeabi_ui2f+0x76>
 8007274:	210f      	movs	r1, #15
 8007276:	4021      	ands	r1, r4
 8007278:	2904      	cmp	r1, #4
 800727a:	d018      	beq.n	80072ae <__aeabi_ui2f+0x76>
 800727c:	3204      	adds	r2, #4
 800727e:	08d4      	lsrs	r4, r2, #3
 8007280:	0152      	lsls	r2, r2, #5
 8007282:	d515      	bpl.n	80072b0 <__aeabi_ui2f+0x78>
 8007284:	239f      	movs	r3, #159	@ 0x9f
 8007286:	0264      	lsls	r4, r4, #9
 8007288:	1a18      	subs	r0, r3, r0
 800728a:	0a64      	lsrs	r4, r4, #9
 800728c:	b2c0      	uxtb	r0, r0
 800728e:	e7e6      	b.n	800725e <__aeabi_ui2f+0x26>
 8007290:	0002      	movs	r2, r0
 8007292:	0021      	movs	r1, r4
 8007294:	321b      	adds	r2, #27
 8007296:	4091      	lsls	r1, r2
 8007298:	000a      	movs	r2, r1
 800729a:	1e51      	subs	r1, r2, #1
 800729c:	418a      	sbcs	r2, r1
 800729e:	2105      	movs	r1, #5
 80072a0:	1a09      	subs	r1, r1, r0
 80072a2:	40cc      	lsrs	r4, r1
 80072a4:	4314      	orrs	r4, r2
 80072a6:	4a06      	ldr	r2, [pc, #24]	@ (80072c0 <__aeabi_ui2f+0x88>)
 80072a8:	4022      	ands	r2, r4
 80072aa:	0761      	lsls	r1, r4, #29
 80072ac:	d1e2      	bne.n	8007274 <__aeabi_ui2f+0x3c>
 80072ae:	08d4      	lsrs	r4, r2, #3
 80072b0:	0264      	lsls	r4, r4, #9
 80072b2:	0a64      	lsrs	r4, r4, #9
 80072b4:	b2d8      	uxtb	r0, r3
 80072b6:	e7d2      	b.n	800725e <__aeabi_ui2f+0x26>
 80072b8:	0264      	lsls	r4, r4, #9
 80072ba:	0a64      	lsrs	r4, r4, #9
 80072bc:	308e      	adds	r0, #142	@ 0x8e
 80072be:	e7ce      	b.n	800725e <__aeabi_ui2f+0x26>
 80072c0:	fbffffff 	.word	0xfbffffff

080072c4 <__aeabi_dadd>:
 80072c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072c6:	464f      	mov	r7, r9
 80072c8:	4646      	mov	r6, r8
 80072ca:	46d6      	mov	lr, sl
 80072cc:	b5c0      	push	{r6, r7, lr}
 80072ce:	030d      	lsls	r5, r1, #12
 80072d0:	b082      	sub	sp, #8
 80072d2:	9200      	str	r2, [sp, #0]
 80072d4:	9301      	str	r3, [sp, #4]
 80072d6:	004e      	lsls	r6, r1, #1
 80072d8:	00c3      	lsls	r3, r0, #3
 80072da:	0fcc      	lsrs	r4, r1, #31
 80072dc:	0a69      	lsrs	r1, r5, #9
 80072de:	0f45      	lsrs	r5, r0, #29
 80072e0:	469c      	mov	ip, r3
 80072e2:	9a00      	ldr	r2, [sp, #0]
 80072e4:	9b01      	ldr	r3, [sp, #4]
 80072e6:	430d      	orrs	r5, r1
 80072e8:	005f      	lsls	r7, r3, #1
 80072ea:	0319      	lsls	r1, r3, #12
 80072ec:	0fd8      	lsrs	r0, r3, #31
 80072ee:	9b00      	ldr	r3, [sp, #0]
 80072f0:	0a49      	lsrs	r1, r1, #9
 80072f2:	0f5b      	lsrs	r3, r3, #29
 80072f4:	4319      	orrs	r1, r3
 80072f6:	9b00      	ldr	r3, [sp, #0]
 80072f8:	0d76      	lsrs	r6, r6, #21
 80072fa:	0d7f      	lsrs	r7, r7, #21
 80072fc:	00da      	lsls	r2, r3, #3
 80072fe:	1bf3      	subs	r3, r6, r7
 8007300:	4284      	cmp	r4, r0
 8007302:	d058      	beq.n	80073b6 <__aeabi_dadd+0xf2>
 8007304:	2b00      	cmp	r3, #0
 8007306:	dd13      	ble.n	8007330 <__aeabi_dadd+0x6c>
 8007308:	2f00      	cmp	r7, #0
 800730a:	d000      	beq.n	800730e <__aeabi_dadd+0x4a>
 800730c:	e088      	b.n	8007420 <__aeabi_dadd+0x15c>
 800730e:	0008      	movs	r0, r1
 8007310:	4310      	orrs	r0, r2
 8007312:	d100      	bne.n	8007316 <__aeabi_dadd+0x52>
 8007314:	e159      	b.n	80075ca <__aeabi_dadd+0x306>
 8007316:	1e58      	subs	r0, r3, #1
 8007318:	2b01      	cmp	r3, #1
 800731a:	d100      	bne.n	800731e <__aeabi_dadd+0x5a>
 800731c:	e2c2      	b.n	80078a4 <__aeabi_dadd+0x5e0>
 800731e:	4fb1      	ldr	r7, [pc, #708]	@ (80075e4 <__aeabi_dadd+0x320>)
 8007320:	42bb      	cmp	r3, r7
 8007322:	d100      	bne.n	8007326 <__aeabi_dadd+0x62>
 8007324:	e141      	b.n	80075aa <__aeabi_dadd+0x2e6>
 8007326:	2838      	cmp	r0, #56	@ 0x38
 8007328:	dd00      	ble.n	800732c <__aeabi_dadd+0x68>
 800732a:	e26a      	b.n	8007802 <__aeabi_dadd+0x53e>
 800732c:	0003      	movs	r3, r0
 800732e:	e164      	b.n	80075fa <__aeabi_dadd+0x336>
 8007330:	2b00      	cmp	r3, #0
 8007332:	d100      	bne.n	8007336 <__aeabi_dadd+0x72>
 8007334:	e0b1      	b.n	800749a <__aeabi_dadd+0x1d6>
 8007336:	1bbb      	subs	r3, r7, r6
 8007338:	2e00      	cmp	r6, #0
 800733a:	d000      	beq.n	800733e <__aeabi_dadd+0x7a>
 800733c:	e1e1      	b.n	8007702 <__aeabi_dadd+0x43e>
 800733e:	4664      	mov	r4, ip
 8007340:	432c      	orrs	r4, r5
 8007342:	d100      	bne.n	8007346 <__aeabi_dadd+0x82>
 8007344:	e276      	b.n	8007834 <__aeabi_dadd+0x570>
 8007346:	1e5c      	subs	r4, r3, #1
 8007348:	2b01      	cmp	r3, #1
 800734a:	d100      	bne.n	800734e <__aeabi_dadd+0x8a>
 800734c:	e2e8      	b.n	8007920 <__aeabi_dadd+0x65c>
 800734e:	4ea5      	ldr	r6, [pc, #660]	@ (80075e4 <__aeabi_dadd+0x320>)
 8007350:	42b3      	cmp	r3, r6
 8007352:	d100      	bne.n	8007356 <__aeabi_dadd+0x92>
 8007354:	e2b7      	b.n	80078c6 <__aeabi_dadd+0x602>
 8007356:	2c38      	cmp	r4, #56	@ 0x38
 8007358:	dc00      	bgt.n	800735c <__aeabi_dadd+0x98>
 800735a:	e36b      	b.n	8007a34 <__aeabi_dadd+0x770>
 800735c:	1e54      	subs	r4, r2, #1
 800735e:	42a2      	cmp	r2, r4
 8007360:	4192      	sbcs	r2, r2
 8007362:	4252      	negs	r2, r2
 8007364:	1a8d      	subs	r5, r1, r2
 8007366:	46a0      	mov	r8, r4
 8007368:	001e      	movs	r6, r3
 800736a:	0004      	movs	r4, r0
 800736c:	022a      	lsls	r2, r5, #8
 800736e:	d468      	bmi.n	8007442 <__aeabi_dadd+0x17e>
 8007370:	4643      	mov	r3, r8
 8007372:	1d1f      	adds	r7, r3, #4
 8007374:	4547      	cmp	r7, r8
 8007376:	419b      	sbcs	r3, r3
 8007378:	425b      	negs	r3, r3
 800737a:	18ed      	adds	r5, r5, r3
 800737c:	022b      	lsls	r3, r5, #8
 800737e:	d400      	bmi.n	8007382 <__aeabi_dadd+0xbe>
 8007380:	e39d      	b.n	8007abe <__aeabi_dadd+0x7fa>
 8007382:	4a98      	ldr	r2, [pc, #608]	@ (80075e4 <__aeabi_dadd+0x320>)
 8007384:	3601      	adds	r6, #1
 8007386:	4296      	cmp	r6, r2
 8007388:	d100      	bne.n	800738c <__aeabi_dadd+0xc8>
 800738a:	e0eb      	b.n	8007564 <__aeabi_dadd+0x2a0>
 800738c:	4a96      	ldr	r2, [pc, #600]	@ (80075e8 <__aeabi_dadd+0x324>)
 800738e:	0573      	lsls	r3, r6, #21
 8007390:	402a      	ands	r2, r5
 8007392:	0d5b      	lsrs	r3, r3, #21
 8007394:	0751      	lsls	r1, r2, #29
 8007396:	08ff      	lsrs	r7, r7, #3
 8007398:	0252      	lsls	r2, r2, #9
 800739a:	430f      	orrs	r7, r1
 800739c:	0b12      	lsrs	r2, r2, #12
 800739e:	051b      	lsls	r3, r3, #20
 80073a0:	4313      	orrs	r3, r2
 80073a2:	07e4      	lsls	r4, r4, #31
 80073a4:	4323      	orrs	r3, r4
 80073a6:	0038      	movs	r0, r7
 80073a8:	0019      	movs	r1, r3
 80073aa:	b002      	add	sp, #8
 80073ac:	bce0      	pop	{r5, r6, r7}
 80073ae:	46ba      	mov	sl, r7
 80073b0:	46b1      	mov	r9, r6
 80073b2:	46a8      	mov	r8, r5
 80073b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	dc00      	bgt.n	80073bc <__aeabi_dadd+0xf8>
 80073ba:	e0d7      	b.n	800756c <__aeabi_dadd+0x2a8>
 80073bc:	2f00      	cmp	r7, #0
 80073be:	d000      	beq.n	80073c2 <__aeabi_dadd+0xfe>
 80073c0:	e09a      	b.n	80074f8 <__aeabi_dadd+0x234>
 80073c2:	0008      	movs	r0, r1
 80073c4:	4310      	orrs	r0, r2
 80073c6:	d100      	bne.n	80073ca <__aeabi_dadd+0x106>
 80073c8:	e0ff      	b.n	80075ca <__aeabi_dadd+0x306>
 80073ca:	1e58      	subs	r0, r3, #1
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d100      	bne.n	80073d2 <__aeabi_dadd+0x10e>
 80073d0:	e248      	b.n	8007864 <__aeabi_dadd+0x5a0>
 80073d2:	4f84      	ldr	r7, [pc, #528]	@ (80075e4 <__aeabi_dadd+0x320>)
 80073d4:	42bb      	cmp	r3, r7
 80073d6:	d100      	bne.n	80073da <__aeabi_dadd+0x116>
 80073d8:	e0e7      	b.n	80075aa <__aeabi_dadd+0x2e6>
 80073da:	2838      	cmp	r0, #56	@ 0x38
 80073dc:	dc00      	bgt.n	80073e0 <__aeabi_dadd+0x11c>
 80073de:	e2b8      	b.n	8007952 <__aeabi_dadd+0x68e>
 80073e0:	2280      	movs	r2, #128	@ 0x80
 80073e2:	0412      	lsls	r2, r2, #16
 80073e4:	4215      	tst	r5, r2
 80073e6:	d100      	bne.n	80073ea <__aeabi_dadd+0x126>
 80073e8:	e349      	b.n	8007a7e <__aeabi_dadd+0x7ba>
 80073ea:	001e      	movs	r6, r3
 80073ec:	2300      	movs	r3, #0
 80073ee:	0015      	movs	r5, r2
 80073f0:	4698      	mov	r8, r3
 80073f2:	4b7c      	ldr	r3, [pc, #496]	@ (80075e4 <__aeabi_dadd+0x320>)
 80073f4:	3601      	adds	r6, #1
 80073f6:	429e      	cmp	r6, r3
 80073f8:	d100      	bne.n	80073fc <__aeabi_dadd+0x138>
 80073fa:	e0b3      	b.n	8007564 <__aeabi_dadd+0x2a0>
 80073fc:	4b7a      	ldr	r3, [pc, #488]	@ (80075e8 <__aeabi_dadd+0x324>)
 80073fe:	2101      	movs	r1, #1
 8007400:	401d      	ands	r5, r3
 8007402:	4643      	mov	r3, r8
 8007404:	085a      	lsrs	r2, r3, #1
 8007406:	4019      	ands	r1, r3
 8007408:	07ef      	lsls	r7, r5, #31
 800740a:	430a      	orrs	r2, r1
 800740c:	4317      	orrs	r7, r2
 800740e:	086d      	lsrs	r5, r5, #1
 8007410:	077b      	lsls	r3, r7, #29
 8007412:	d0b3      	beq.n	800737c <__aeabi_dadd+0xb8>
 8007414:	230f      	movs	r3, #15
 8007416:	403b      	ands	r3, r7
 8007418:	2b04      	cmp	r3, #4
 800741a:	d0af      	beq.n	800737c <__aeabi_dadd+0xb8>
 800741c:	46b8      	mov	r8, r7
 800741e:	e7a7      	b.n	8007370 <__aeabi_dadd+0xac>
 8007420:	4870      	ldr	r0, [pc, #448]	@ (80075e4 <__aeabi_dadd+0x320>)
 8007422:	4286      	cmp	r6, r0
 8007424:	d100      	bne.n	8007428 <__aeabi_dadd+0x164>
 8007426:	e0c0      	b.n	80075aa <__aeabi_dadd+0x2e6>
 8007428:	2b38      	cmp	r3, #56	@ 0x38
 800742a:	dc00      	bgt.n	800742e <__aeabi_dadd+0x16a>
 800742c:	e0e2      	b.n	80075f4 <__aeabi_dadd+0x330>
 800742e:	2301      	movs	r3, #1
 8007430:	425b      	negs	r3, r3
 8007432:	4463      	add	r3, ip
 8007434:	459c      	cmp	ip, r3
 8007436:	4180      	sbcs	r0, r0
 8007438:	4240      	negs	r0, r0
 800743a:	1a2d      	subs	r5, r5, r0
 800743c:	4698      	mov	r8, r3
 800743e:	022b      	lsls	r3, r5, #8
 8007440:	d596      	bpl.n	8007370 <__aeabi_dadd+0xac>
 8007442:	2301      	movs	r3, #1
 8007444:	425b      	negs	r3, r3
 8007446:	4698      	mov	r8, r3
 8007448:	4d68      	ldr	r5, [pc, #416]	@ (80075ec <__aeabi_dadd+0x328>)
 800744a:	0028      	movs	r0, r5
 800744c:	f7f9 f8e4 	bl	8000618 <__clzsi2>
 8007450:	0003      	movs	r3, r0
 8007452:	3b08      	subs	r3, #8
 8007454:	2120      	movs	r1, #32
 8007456:	4640      	mov	r0, r8
 8007458:	1aca      	subs	r2, r1, r3
 800745a:	40d0      	lsrs	r0, r2
 800745c:	0002      	movs	r2, r0
 800745e:	4640      	mov	r0, r8
 8007460:	409d      	lsls	r5, r3
 8007462:	4098      	lsls	r0, r3
 8007464:	432a      	orrs	r2, r5
 8007466:	4680      	mov	r8, r0
 8007468:	42b3      	cmp	r3, r6
 800746a:	da00      	bge.n	800746e <__aeabi_dadd+0x1aa>
 800746c:	e172      	b.n	8007754 <__aeabi_dadd+0x490>
 800746e:	1b98      	subs	r0, r3, r6
 8007470:	4643      	mov	r3, r8
 8007472:	3001      	adds	r0, #1
 8007474:	1a09      	subs	r1, r1, r0
 8007476:	4645      	mov	r5, r8
 8007478:	408b      	lsls	r3, r1
 800747a:	40c5      	lsrs	r5, r0
 800747c:	1e5e      	subs	r6, r3, #1
 800747e:	41b3      	sbcs	r3, r6
 8007480:	0017      	movs	r7, r2
 8007482:	408f      	lsls	r7, r1
 8007484:	432b      	orrs	r3, r5
 8007486:	431f      	orrs	r7, r3
 8007488:	40c2      	lsrs	r2, r0
 800748a:	003b      	movs	r3, r7
 800748c:	0015      	movs	r5, r2
 800748e:	2600      	movs	r6, #0
 8007490:	4313      	orrs	r3, r2
 8007492:	d1bd      	bne.n	8007410 <__aeabi_dadd+0x14c>
 8007494:	2700      	movs	r7, #0
 8007496:	2200      	movs	r2, #0
 8007498:	e781      	b.n	800739e <__aeabi_dadd+0xda>
 800749a:	4f55      	ldr	r7, [pc, #340]	@ (80075f0 <__aeabi_dadd+0x32c>)
 800749c:	1c73      	adds	r3, r6, #1
 800749e:	423b      	tst	r3, r7
 80074a0:	d000      	beq.n	80074a4 <__aeabi_dadd+0x1e0>
 80074a2:	e11b      	b.n	80076dc <__aeabi_dadd+0x418>
 80074a4:	4663      	mov	r3, ip
 80074a6:	000f      	movs	r7, r1
 80074a8:	432b      	orrs	r3, r5
 80074aa:	4317      	orrs	r7, r2
 80074ac:	2e00      	cmp	r6, #0
 80074ae:	d000      	beq.n	80074b2 <__aeabi_dadd+0x1ee>
 80074b0:	e1c4      	b.n	800783c <__aeabi_dadd+0x578>
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d100      	bne.n	80074b8 <__aeabi_dadd+0x1f4>
 80074b6:	e245      	b.n	8007944 <__aeabi_dadd+0x680>
 80074b8:	2f00      	cmp	r7, #0
 80074ba:	d100      	bne.n	80074be <__aeabi_dadd+0x1fa>
 80074bc:	e107      	b.n	80076ce <__aeabi_dadd+0x40a>
 80074be:	4663      	mov	r3, ip
 80074c0:	1a9b      	subs	r3, r3, r2
 80074c2:	4698      	mov	r8, r3
 80074c4:	45c4      	cmp	ip, r8
 80074c6:	41b6      	sbcs	r6, r6
 80074c8:	1a6b      	subs	r3, r5, r1
 80074ca:	4276      	negs	r6, r6
 80074cc:	1b9b      	subs	r3, r3, r6
 80074ce:	2680      	movs	r6, #128	@ 0x80
 80074d0:	0436      	lsls	r6, r6, #16
 80074d2:	4233      	tst	r3, r6
 80074d4:	d100      	bne.n	80074d8 <__aeabi_dadd+0x214>
 80074d6:	e2cb      	b.n	8007a70 <__aeabi_dadd+0x7ac>
 80074d8:	4663      	mov	r3, ip
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	429a      	cmp	r2, r3
 80074de:	4192      	sbcs	r2, r2
 80074e0:	001f      	movs	r7, r3
 80074e2:	1b49      	subs	r1, r1, r5
 80074e4:	4252      	negs	r2, r2
 80074e6:	1a8a      	subs	r2, r1, r2
 80074e8:	469c      	mov	ip, r3
 80074ea:	4317      	orrs	r7, r2
 80074ec:	d000      	beq.n	80074f0 <__aeabi_dadd+0x22c>
 80074ee:	e2ed      	b.n	8007acc <__aeabi_dadd+0x808>
 80074f0:	0004      	movs	r4, r0
 80074f2:	2300      	movs	r3, #0
 80074f4:	2200      	movs	r2, #0
 80074f6:	e752      	b.n	800739e <__aeabi_dadd+0xda>
 80074f8:	483a      	ldr	r0, [pc, #232]	@ (80075e4 <__aeabi_dadd+0x320>)
 80074fa:	4286      	cmp	r6, r0
 80074fc:	d055      	beq.n	80075aa <__aeabi_dadd+0x2e6>
 80074fe:	2b38      	cmp	r3, #56	@ 0x38
 8007500:	dd00      	ble.n	8007504 <__aeabi_dadd+0x240>
 8007502:	e148      	b.n	8007796 <__aeabi_dadd+0x4d2>
 8007504:	2080      	movs	r0, #128	@ 0x80
 8007506:	0400      	lsls	r0, r0, #16
 8007508:	4301      	orrs	r1, r0
 800750a:	2b1f      	cmp	r3, #31
 800750c:	dd00      	ble.n	8007510 <__aeabi_dadd+0x24c>
 800750e:	e1e3      	b.n	80078d8 <__aeabi_dadd+0x614>
 8007510:	2720      	movs	r7, #32
 8007512:	1af8      	subs	r0, r7, r3
 8007514:	4682      	mov	sl, r0
 8007516:	0008      	movs	r0, r1
 8007518:	4657      	mov	r7, sl
 800751a:	40b8      	lsls	r0, r7
 800751c:	4681      	mov	r9, r0
 800751e:	0010      	movs	r0, r2
 8007520:	464f      	mov	r7, r9
 8007522:	40d8      	lsrs	r0, r3
 8007524:	4307      	orrs	r7, r0
 8007526:	0038      	movs	r0, r7
 8007528:	4657      	mov	r7, sl
 800752a:	40ba      	lsls	r2, r7
 800752c:	40d9      	lsrs	r1, r3
 800752e:	1e57      	subs	r7, r2, #1
 8007530:	41ba      	sbcs	r2, r7
 8007532:	186d      	adds	r5, r5, r1
 8007534:	4310      	orrs	r0, r2
 8007536:	4460      	add	r0, ip
 8007538:	4680      	mov	r8, r0
 800753a:	45e0      	cmp	r8, ip
 800753c:	4180      	sbcs	r0, r0
 800753e:	4240      	negs	r0, r0
 8007540:	182d      	adds	r5, r5, r0
 8007542:	022b      	lsls	r3, r5, #8
 8007544:	d500      	bpl.n	8007548 <__aeabi_dadd+0x284>
 8007546:	e754      	b.n	80073f2 <__aeabi_dadd+0x12e>
 8007548:	4643      	mov	r3, r8
 800754a:	075b      	lsls	r3, r3, #29
 800754c:	d100      	bne.n	8007550 <__aeabi_dadd+0x28c>
 800754e:	e2b9      	b.n	8007ac4 <__aeabi_dadd+0x800>
 8007550:	230f      	movs	r3, #15
 8007552:	4642      	mov	r2, r8
 8007554:	4013      	ands	r3, r2
 8007556:	2b04      	cmp	r3, #4
 8007558:	d000      	beq.n	800755c <__aeabi_dadd+0x298>
 800755a:	e709      	b.n	8007370 <__aeabi_dadd+0xac>
 800755c:	0033      	movs	r3, r6
 800755e:	4642      	mov	r2, r8
 8007560:	08d2      	lsrs	r2, r2, #3
 8007562:	e034      	b.n	80075ce <__aeabi_dadd+0x30a>
 8007564:	0033      	movs	r3, r6
 8007566:	2200      	movs	r2, #0
 8007568:	2700      	movs	r7, #0
 800756a:	e718      	b.n	800739e <__aeabi_dadd+0xda>
 800756c:	2b00      	cmp	r3, #0
 800756e:	d100      	bne.n	8007572 <__aeabi_dadd+0x2ae>
 8007570:	e08f      	b.n	8007692 <__aeabi_dadd+0x3ce>
 8007572:	1bbb      	subs	r3, r7, r6
 8007574:	2e00      	cmp	r6, #0
 8007576:	d000      	beq.n	800757a <__aeabi_dadd+0x2b6>
 8007578:	e133      	b.n	80077e2 <__aeabi_dadd+0x51e>
 800757a:	4660      	mov	r0, ip
 800757c:	4328      	orrs	r0, r5
 800757e:	d100      	bne.n	8007582 <__aeabi_dadd+0x2be>
 8007580:	e240      	b.n	8007a04 <__aeabi_dadd+0x740>
 8007582:	1e58      	subs	r0, r3, #1
 8007584:	2b01      	cmp	r3, #1
 8007586:	d100      	bne.n	800758a <__aeabi_dadd+0x2c6>
 8007588:	e20a      	b.n	80079a0 <__aeabi_dadd+0x6dc>
 800758a:	4e16      	ldr	r6, [pc, #88]	@ (80075e4 <__aeabi_dadd+0x320>)
 800758c:	42b3      	cmp	r3, r6
 800758e:	d100      	bne.n	8007592 <__aeabi_dadd+0x2ce>
 8007590:	e285      	b.n	8007a9e <__aeabi_dadd+0x7da>
 8007592:	2838      	cmp	r0, #56	@ 0x38
 8007594:	dc00      	bgt.n	8007598 <__aeabi_dadd+0x2d4>
 8007596:	e287      	b.n	8007aa8 <__aeabi_dadd+0x7e4>
 8007598:	2580      	movs	r5, #128	@ 0x80
 800759a:	042d      	lsls	r5, r5, #16
 800759c:	4229      	tst	r1, r5
 800759e:	d100      	bne.n	80075a2 <__aeabi_dadd+0x2de>
 80075a0:	e29c      	b.n	8007adc <__aeabi_dadd+0x818>
 80075a2:	001e      	movs	r6, r3
 80075a4:	2300      	movs	r3, #0
 80075a6:	4698      	mov	r8, r3
 80075a8:	e723      	b.n	80073f2 <__aeabi_dadd+0x12e>
 80075aa:	4663      	mov	r3, ip
 80075ac:	076e      	lsls	r6, r5, #29
 80075ae:	08d8      	lsrs	r0, r3, #3
 80075b0:	4306      	orrs	r6, r0
 80075b2:	08ed      	lsrs	r5, r5, #3
 80075b4:	0037      	movs	r7, r6
 80075b6:	432f      	orrs	r7, r5
 80075b8:	d011      	beq.n	80075de <__aeabi_dadd+0x31a>
 80075ba:	2280      	movs	r2, #128	@ 0x80
 80075bc:	0312      	lsls	r2, r2, #12
 80075be:	432a      	orrs	r2, r5
 80075c0:	0312      	lsls	r2, r2, #12
 80075c2:	0037      	movs	r7, r6
 80075c4:	4b07      	ldr	r3, [pc, #28]	@ (80075e4 <__aeabi_dadd+0x320>)
 80075c6:	0b12      	lsrs	r2, r2, #12
 80075c8:	e6e9      	b.n	800739e <__aeabi_dadd+0xda>
 80075ca:	4662      	mov	r2, ip
 80075cc:	08d2      	lsrs	r2, r2, #3
 80075ce:	076e      	lsls	r6, r5, #29
 80075d0:	4316      	orrs	r6, r2
 80075d2:	4a04      	ldr	r2, [pc, #16]	@ (80075e4 <__aeabi_dadd+0x320>)
 80075d4:	08ed      	lsrs	r5, r5, #3
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d0ec      	beq.n	80075b4 <__aeabi_dadd+0x2f0>
 80075da:	0037      	movs	r7, r6
 80075dc:	e0d6      	b.n	800778c <__aeabi_dadd+0x4c8>
 80075de:	4b01      	ldr	r3, [pc, #4]	@ (80075e4 <__aeabi_dadd+0x320>)
 80075e0:	2200      	movs	r2, #0
 80075e2:	e6dc      	b.n	800739e <__aeabi_dadd+0xda>
 80075e4:	000007ff 	.word	0x000007ff
 80075e8:	ff7fffff 	.word	0xff7fffff
 80075ec:	007fffff 	.word	0x007fffff
 80075f0:	000007fe 	.word	0x000007fe
 80075f4:	2080      	movs	r0, #128	@ 0x80
 80075f6:	0400      	lsls	r0, r0, #16
 80075f8:	4301      	orrs	r1, r0
 80075fa:	2b1f      	cmp	r3, #31
 80075fc:	dd00      	ble.n	8007600 <__aeabi_dadd+0x33c>
 80075fe:	e0b1      	b.n	8007764 <__aeabi_dadd+0x4a0>
 8007600:	2720      	movs	r7, #32
 8007602:	1af8      	subs	r0, r7, r3
 8007604:	4682      	mov	sl, r0
 8007606:	0008      	movs	r0, r1
 8007608:	4657      	mov	r7, sl
 800760a:	40b8      	lsls	r0, r7
 800760c:	4681      	mov	r9, r0
 800760e:	0010      	movs	r0, r2
 8007610:	464f      	mov	r7, r9
 8007612:	40d8      	lsrs	r0, r3
 8007614:	4307      	orrs	r7, r0
 8007616:	0038      	movs	r0, r7
 8007618:	4657      	mov	r7, sl
 800761a:	40ba      	lsls	r2, r7
 800761c:	40d9      	lsrs	r1, r3
 800761e:	1e57      	subs	r7, r2, #1
 8007620:	41ba      	sbcs	r2, r7
 8007622:	1a6d      	subs	r5, r5, r1
 8007624:	4310      	orrs	r0, r2
 8007626:	4663      	mov	r3, ip
 8007628:	1a1b      	subs	r3, r3, r0
 800762a:	459c      	cmp	ip, r3
 800762c:	4180      	sbcs	r0, r0
 800762e:	4698      	mov	r8, r3
 8007630:	4240      	negs	r0, r0
 8007632:	1a2d      	subs	r5, r5, r0
 8007634:	022b      	lsls	r3, r5, #8
 8007636:	d587      	bpl.n	8007548 <__aeabi_dadd+0x284>
 8007638:	026d      	lsls	r5, r5, #9
 800763a:	0a6d      	lsrs	r5, r5, #9
 800763c:	2d00      	cmp	r5, #0
 800763e:	d000      	beq.n	8007642 <__aeabi_dadd+0x37e>
 8007640:	e703      	b.n	800744a <__aeabi_dadd+0x186>
 8007642:	4640      	mov	r0, r8
 8007644:	f7f8 ffe8 	bl	8000618 <__clzsi2>
 8007648:	0003      	movs	r3, r0
 800764a:	3318      	adds	r3, #24
 800764c:	2b1f      	cmp	r3, #31
 800764e:	dc00      	bgt.n	8007652 <__aeabi_dadd+0x38e>
 8007650:	e700      	b.n	8007454 <__aeabi_dadd+0x190>
 8007652:	4642      	mov	r2, r8
 8007654:	3808      	subs	r0, #8
 8007656:	4082      	lsls	r2, r0
 8007658:	429e      	cmp	r6, r3
 800765a:	dd00      	ble.n	800765e <__aeabi_dadd+0x39a>
 800765c:	e091      	b.n	8007782 <__aeabi_dadd+0x4be>
 800765e:	1b9b      	subs	r3, r3, r6
 8007660:	1c58      	adds	r0, r3, #1
 8007662:	281f      	cmp	r0, #31
 8007664:	dc00      	bgt.n	8007668 <__aeabi_dadd+0x3a4>
 8007666:	e1f8      	b.n	8007a5a <__aeabi_dadd+0x796>
 8007668:	0017      	movs	r7, r2
 800766a:	3b1f      	subs	r3, #31
 800766c:	40df      	lsrs	r7, r3
 800766e:	2820      	cmp	r0, #32
 8007670:	d005      	beq.n	800767e <__aeabi_dadd+0x3ba>
 8007672:	2340      	movs	r3, #64	@ 0x40
 8007674:	1a1b      	subs	r3, r3, r0
 8007676:	409a      	lsls	r2, r3
 8007678:	1e53      	subs	r3, r2, #1
 800767a:	419a      	sbcs	r2, r3
 800767c:	4317      	orrs	r7, r2
 800767e:	2f00      	cmp	r7, #0
 8007680:	d03c      	beq.n	80076fc <__aeabi_dadd+0x438>
 8007682:	2600      	movs	r6, #0
 8007684:	077b      	lsls	r3, r7, #29
 8007686:	d000      	beq.n	800768a <__aeabi_dadd+0x3c6>
 8007688:	e6c4      	b.n	8007414 <__aeabi_dadd+0x150>
 800768a:	0035      	movs	r5, r6
 800768c:	46b8      	mov	r8, r7
 800768e:	0033      	movs	r3, r6
 8007690:	e765      	b.n	800755e <__aeabi_dadd+0x29a>
 8007692:	48cb      	ldr	r0, [pc, #812]	@ (80079c0 <__aeabi_dadd+0x6fc>)
 8007694:	1c73      	adds	r3, r6, #1
 8007696:	4203      	tst	r3, r0
 8007698:	d000      	beq.n	800769c <__aeabi_dadd+0x3d8>
 800769a:	e085      	b.n	80077a8 <__aeabi_dadd+0x4e4>
 800769c:	4663      	mov	r3, ip
 800769e:	432b      	orrs	r3, r5
 80076a0:	2e00      	cmp	r6, #0
 80076a2:	d000      	beq.n	80076a6 <__aeabi_dadd+0x3e2>
 80076a4:	e192      	b.n	80079cc <__aeabi_dadd+0x708>
 80076a6:	000f      	movs	r7, r1
 80076a8:	4317      	orrs	r7, r2
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d100      	bne.n	80076b0 <__aeabi_dadd+0x3ec>
 80076ae:	e1d8      	b.n	8007a62 <__aeabi_dadd+0x79e>
 80076b0:	2f00      	cmp	r7, #0
 80076b2:	d00c      	beq.n	80076ce <__aeabi_dadd+0x40a>
 80076b4:	4462      	add	r2, ip
 80076b6:	4562      	cmp	r2, ip
 80076b8:	4180      	sbcs	r0, r0
 80076ba:	186d      	adds	r5, r5, r1
 80076bc:	4240      	negs	r0, r0
 80076be:	182d      	adds	r5, r5, r0
 80076c0:	022b      	lsls	r3, r5, #8
 80076c2:	d500      	bpl.n	80076c6 <__aeabi_dadd+0x402>
 80076c4:	e1f2      	b.n	8007aac <__aeabi_dadd+0x7e8>
 80076c6:	0017      	movs	r7, r2
 80076c8:	4694      	mov	ip, r2
 80076ca:	432f      	orrs	r7, r5
 80076cc:	d016      	beq.n	80076fc <__aeabi_dadd+0x438>
 80076ce:	4663      	mov	r3, ip
 80076d0:	076f      	lsls	r7, r5, #29
 80076d2:	08d8      	lsrs	r0, r3, #3
 80076d4:	4307      	orrs	r7, r0
 80076d6:	2300      	movs	r3, #0
 80076d8:	08ed      	lsrs	r5, r5, #3
 80076da:	e057      	b.n	800778c <__aeabi_dadd+0x4c8>
 80076dc:	4663      	mov	r3, ip
 80076de:	1a9b      	subs	r3, r3, r2
 80076e0:	4698      	mov	r8, r3
 80076e2:	45c4      	cmp	ip, r8
 80076e4:	41bf      	sbcs	r7, r7
 80076e6:	1a6b      	subs	r3, r5, r1
 80076e8:	427f      	negs	r7, r7
 80076ea:	1bdb      	subs	r3, r3, r7
 80076ec:	021f      	lsls	r7, r3, #8
 80076ee:	d500      	bpl.n	80076f2 <__aeabi_dadd+0x42e>
 80076f0:	e0ae      	b.n	8007850 <__aeabi_dadd+0x58c>
 80076f2:	4647      	mov	r7, r8
 80076f4:	001d      	movs	r5, r3
 80076f6:	431f      	orrs	r7, r3
 80076f8:	d1a0      	bne.n	800763c <__aeabi_dadd+0x378>
 80076fa:	2400      	movs	r4, #0
 80076fc:	2300      	movs	r3, #0
 80076fe:	2200      	movs	r2, #0
 8007700:	e64d      	b.n	800739e <__aeabi_dadd+0xda>
 8007702:	4cb0      	ldr	r4, [pc, #704]	@ (80079c4 <__aeabi_dadd+0x700>)
 8007704:	42a7      	cmp	r7, r4
 8007706:	d100      	bne.n	800770a <__aeabi_dadd+0x446>
 8007708:	e0dd      	b.n	80078c6 <__aeabi_dadd+0x602>
 800770a:	2b38      	cmp	r3, #56	@ 0x38
 800770c:	dd00      	ble.n	8007710 <__aeabi_dadd+0x44c>
 800770e:	e085      	b.n	800781c <__aeabi_dadd+0x558>
 8007710:	2480      	movs	r4, #128	@ 0x80
 8007712:	0424      	lsls	r4, r4, #16
 8007714:	4325      	orrs	r5, r4
 8007716:	2b1f      	cmp	r3, #31
 8007718:	dd00      	ble.n	800771c <__aeabi_dadd+0x458>
 800771a:	e0ec      	b.n	80078f6 <__aeabi_dadd+0x632>
 800771c:	2620      	movs	r6, #32
 800771e:	1af4      	subs	r4, r6, r3
 8007720:	46a1      	mov	r9, r4
 8007722:	002c      	movs	r4, r5
 8007724:	464e      	mov	r6, r9
 8007726:	40b4      	lsls	r4, r6
 8007728:	4666      	mov	r6, ip
 800772a:	40de      	lsrs	r6, r3
 800772c:	4334      	orrs	r4, r6
 800772e:	46a0      	mov	r8, r4
 8007730:	4666      	mov	r6, ip
 8007732:	464c      	mov	r4, r9
 8007734:	40a6      	lsls	r6, r4
 8007736:	40dd      	lsrs	r5, r3
 8007738:	1e74      	subs	r4, r6, #1
 800773a:	41a6      	sbcs	r6, r4
 800773c:	4644      	mov	r4, r8
 800773e:	1b49      	subs	r1, r1, r5
 8007740:	4334      	orrs	r4, r6
 8007742:	1b13      	subs	r3, r2, r4
 8007744:	429a      	cmp	r2, r3
 8007746:	4192      	sbcs	r2, r2
 8007748:	4252      	negs	r2, r2
 800774a:	4698      	mov	r8, r3
 800774c:	0004      	movs	r4, r0
 800774e:	003e      	movs	r6, r7
 8007750:	1a8d      	subs	r5, r1, r2
 8007752:	e76f      	b.n	8007634 <__aeabi_dadd+0x370>
 8007754:	1af6      	subs	r6, r6, r3
 8007756:	0003      	movs	r3, r0
 8007758:	4d9b      	ldr	r5, [pc, #620]	@ (80079c8 <__aeabi_dadd+0x704>)
 800775a:	4015      	ands	r5, r2
 800775c:	075b      	lsls	r3, r3, #29
 800775e:	d000      	beq.n	8007762 <__aeabi_dadd+0x49e>
 8007760:	e6f6      	b.n	8007550 <__aeabi_dadd+0x28c>
 8007762:	e6fb      	b.n	800755c <__aeabi_dadd+0x298>
 8007764:	0018      	movs	r0, r3
 8007766:	000f      	movs	r7, r1
 8007768:	3820      	subs	r0, #32
 800776a:	40c7      	lsrs	r7, r0
 800776c:	2b20      	cmp	r3, #32
 800776e:	d003      	beq.n	8007778 <__aeabi_dadd+0x4b4>
 8007770:	2040      	movs	r0, #64	@ 0x40
 8007772:	1ac3      	subs	r3, r0, r3
 8007774:	4099      	lsls	r1, r3
 8007776:	430a      	orrs	r2, r1
 8007778:	1e53      	subs	r3, r2, #1
 800777a:	419a      	sbcs	r2, r3
 800777c:	0010      	movs	r0, r2
 800777e:	4338      	orrs	r0, r7
 8007780:	e751      	b.n	8007626 <__aeabi_dadd+0x362>
 8007782:	4991      	ldr	r1, [pc, #580]	@ (80079c8 <__aeabi_dadd+0x704>)
 8007784:	1af3      	subs	r3, r6, r3
 8007786:	400a      	ands	r2, r1
 8007788:	0757      	lsls	r7, r2, #29
 800778a:	08d5      	lsrs	r5, r2, #3
 800778c:	032a      	lsls	r2, r5, #12
 800778e:	055b      	lsls	r3, r3, #21
 8007790:	0b12      	lsrs	r2, r2, #12
 8007792:	0d5b      	lsrs	r3, r3, #21
 8007794:	e603      	b.n	800739e <__aeabi_dadd+0xda>
 8007796:	2380      	movs	r3, #128	@ 0x80
 8007798:	041b      	lsls	r3, r3, #16
 800779a:	421d      	tst	r5, r3
 800779c:	d100      	bne.n	80077a0 <__aeabi_dadd+0x4dc>
 800779e:	e0bb      	b.n	8007918 <__aeabi_dadd+0x654>
 80077a0:	001d      	movs	r5, r3
 80077a2:	2300      	movs	r3, #0
 80077a4:	4698      	mov	r8, r3
 80077a6:	e624      	b.n	80073f2 <__aeabi_dadd+0x12e>
 80077a8:	4886      	ldr	r0, [pc, #536]	@ (80079c4 <__aeabi_dadd+0x700>)
 80077aa:	4283      	cmp	r3, r0
 80077ac:	d100      	bne.n	80077b0 <__aeabi_dadd+0x4ec>
 80077ae:	e6da      	b.n	8007566 <__aeabi_dadd+0x2a2>
 80077b0:	4462      	add	r2, ip
 80077b2:	4562      	cmp	r2, ip
 80077b4:	4180      	sbcs	r0, r0
 80077b6:	1869      	adds	r1, r5, r1
 80077b8:	4240      	negs	r0, r0
 80077ba:	1809      	adds	r1, r1, r0
 80077bc:	07c8      	lsls	r0, r1, #31
 80077be:	0852      	lsrs	r2, r2, #1
 80077c0:	4310      	orrs	r0, r2
 80077c2:	4680      	mov	r8, r0
 80077c4:	084d      	lsrs	r5, r1, #1
 80077c6:	0752      	lsls	r2, r2, #29
 80077c8:	d005      	beq.n	80077d6 <__aeabi_dadd+0x512>
 80077ca:	220f      	movs	r2, #15
 80077cc:	001e      	movs	r6, r3
 80077ce:	4002      	ands	r2, r0
 80077d0:	2a04      	cmp	r2, #4
 80077d2:	d000      	beq.n	80077d6 <__aeabi_dadd+0x512>
 80077d4:	e5cc      	b.n	8007370 <__aeabi_dadd+0xac>
 80077d6:	4642      	mov	r2, r8
 80077d8:	076f      	lsls	r7, r5, #29
 80077da:	08d2      	lsrs	r2, r2, #3
 80077dc:	4317      	orrs	r7, r2
 80077de:	090d      	lsrs	r5, r1, #4
 80077e0:	e7d4      	b.n	800778c <__aeabi_dadd+0x4c8>
 80077e2:	4878      	ldr	r0, [pc, #480]	@ (80079c4 <__aeabi_dadd+0x700>)
 80077e4:	4287      	cmp	r7, r0
 80077e6:	d100      	bne.n	80077ea <__aeabi_dadd+0x526>
 80077e8:	e0d5      	b.n	8007996 <__aeabi_dadd+0x6d2>
 80077ea:	2b38      	cmp	r3, #56	@ 0x38
 80077ec:	dc00      	bgt.n	80077f0 <__aeabi_dadd+0x52c>
 80077ee:	e0b2      	b.n	8007956 <__aeabi_dadd+0x692>
 80077f0:	2580      	movs	r5, #128	@ 0x80
 80077f2:	042d      	lsls	r5, r5, #16
 80077f4:	4229      	tst	r1, r5
 80077f6:	d100      	bne.n	80077fa <__aeabi_dadd+0x536>
 80077f8:	e14c      	b.n	8007a94 <__aeabi_dadd+0x7d0>
 80077fa:	2300      	movs	r3, #0
 80077fc:	003e      	movs	r6, r7
 80077fe:	4698      	mov	r8, r3
 8007800:	e5f7      	b.n	80073f2 <__aeabi_dadd+0x12e>
 8007802:	2201      	movs	r2, #1
 8007804:	4252      	negs	r2, r2
 8007806:	4462      	add	r2, ip
 8007808:	4594      	cmp	ip, r2
 800780a:	4180      	sbcs	r0, r0
 800780c:	4240      	negs	r0, r0
 800780e:	1a2d      	subs	r5, r5, r0
 8007810:	4690      	mov	r8, r2
 8007812:	001e      	movs	r6, r3
 8007814:	022a      	lsls	r2, r5, #8
 8007816:	d500      	bpl.n	800781a <__aeabi_dadd+0x556>
 8007818:	e613      	b.n	8007442 <__aeabi_dadd+0x17e>
 800781a:	e5a9      	b.n	8007370 <__aeabi_dadd+0xac>
 800781c:	1e53      	subs	r3, r2, #1
 800781e:	429a      	cmp	r2, r3
 8007820:	4192      	sbcs	r2, r2
 8007822:	4252      	negs	r2, r2
 8007824:	1a8d      	subs	r5, r1, r2
 8007826:	4698      	mov	r8, r3
 8007828:	0004      	movs	r4, r0
 800782a:	003e      	movs	r6, r7
 800782c:	022b      	lsls	r3, r5, #8
 800782e:	d500      	bpl.n	8007832 <__aeabi_dadd+0x56e>
 8007830:	e607      	b.n	8007442 <__aeabi_dadd+0x17e>
 8007832:	e59d      	b.n	8007370 <__aeabi_dadd+0xac>
 8007834:	0004      	movs	r4, r0
 8007836:	000d      	movs	r5, r1
 8007838:	08d2      	lsrs	r2, r2, #3
 800783a:	e6c8      	b.n	80075ce <__aeabi_dadd+0x30a>
 800783c:	2b00      	cmp	r3, #0
 800783e:	d000      	beq.n	8007842 <__aeabi_dadd+0x57e>
 8007840:	e0e3      	b.n	8007a0a <__aeabi_dadd+0x746>
 8007842:	2f00      	cmp	r7, #0
 8007844:	d13f      	bne.n	80078c6 <__aeabi_dadd+0x602>
 8007846:	2280      	movs	r2, #128	@ 0x80
 8007848:	2400      	movs	r4, #0
 800784a:	4b5e      	ldr	r3, [pc, #376]	@ (80079c4 <__aeabi_dadd+0x700>)
 800784c:	0312      	lsls	r2, r2, #12
 800784e:	e5a6      	b.n	800739e <__aeabi_dadd+0xda>
 8007850:	4663      	mov	r3, ip
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	429a      	cmp	r2, r3
 8007856:	4192      	sbcs	r2, r2
 8007858:	1b4d      	subs	r5, r1, r5
 800785a:	4252      	negs	r2, r2
 800785c:	4698      	mov	r8, r3
 800785e:	0004      	movs	r4, r0
 8007860:	1aad      	subs	r5, r5, r2
 8007862:	e6eb      	b.n	800763c <__aeabi_dadd+0x378>
 8007864:	4462      	add	r2, ip
 8007866:	0016      	movs	r6, r2
 8007868:	4566      	cmp	r6, ip
 800786a:	4180      	sbcs	r0, r0
 800786c:	186a      	adds	r2, r5, r1
 800786e:	4240      	negs	r0, r0
 8007870:	1812      	adds	r2, r2, r0
 8007872:	0213      	lsls	r3, r2, #8
 8007874:	d400      	bmi.n	8007878 <__aeabi_dadd+0x5b4>
 8007876:	e09d      	b.n	80079b4 <__aeabi_dadd+0x6f0>
 8007878:	4953      	ldr	r1, [pc, #332]	@ (80079c8 <__aeabi_dadd+0x704>)
 800787a:	0873      	lsrs	r3, r6, #1
 800787c:	400a      	ands	r2, r1
 800787e:	07d1      	lsls	r1, r2, #31
 8007880:	4319      	orrs	r1, r3
 8007882:	0857      	lsrs	r7, r2, #1
 8007884:	075b      	lsls	r3, r3, #29
 8007886:	d100      	bne.n	800788a <__aeabi_dadd+0x5c6>
 8007888:	e0fe      	b.n	8007a88 <__aeabi_dadd+0x7c4>
 800788a:	230f      	movs	r3, #15
 800788c:	400b      	ands	r3, r1
 800788e:	2b04      	cmp	r3, #4
 8007890:	d100      	bne.n	8007894 <__aeabi_dadd+0x5d0>
 8007892:	e0f9      	b.n	8007a88 <__aeabi_dadd+0x7c4>
 8007894:	1d0b      	adds	r3, r1, #4
 8007896:	4698      	mov	r8, r3
 8007898:	4588      	cmp	r8, r1
 800789a:	41ad      	sbcs	r5, r5
 800789c:	426d      	negs	r5, r5
 800789e:	2302      	movs	r3, #2
 80078a0:	19ed      	adds	r5, r5, r7
 80078a2:	e65c      	b.n	800755e <__aeabi_dadd+0x29a>
 80078a4:	4663      	mov	r3, ip
 80078a6:	1a9b      	subs	r3, r3, r2
 80078a8:	459c      	cmp	ip, r3
 80078aa:	4180      	sbcs	r0, r0
 80078ac:	1a6d      	subs	r5, r5, r1
 80078ae:	4240      	negs	r0, r0
 80078b0:	1a2d      	subs	r5, r5, r0
 80078b2:	4698      	mov	r8, r3
 80078b4:	022b      	lsls	r3, r5, #8
 80078b6:	d40d      	bmi.n	80078d4 <__aeabi_dadd+0x610>
 80078b8:	4643      	mov	r3, r8
 80078ba:	076f      	lsls	r7, r5, #29
 80078bc:	08db      	lsrs	r3, r3, #3
 80078be:	431f      	orrs	r7, r3
 80078c0:	08ed      	lsrs	r5, r5, #3
 80078c2:	2301      	movs	r3, #1
 80078c4:	e762      	b.n	800778c <__aeabi_dadd+0x4c8>
 80078c6:	074e      	lsls	r6, r1, #29
 80078c8:	08d2      	lsrs	r2, r2, #3
 80078ca:	0004      	movs	r4, r0
 80078cc:	4316      	orrs	r6, r2
 80078ce:	08cd      	lsrs	r5, r1, #3
 80078d0:	e670      	b.n	80075b4 <__aeabi_dadd+0x2f0>
 80078d2:	0004      	movs	r4, r0
 80078d4:	2601      	movs	r6, #1
 80078d6:	e6af      	b.n	8007638 <__aeabi_dadd+0x374>
 80078d8:	0018      	movs	r0, r3
 80078da:	000f      	movs	r7, r1
 80078dc:	3820      	subs	r0, #32
 80078de:	40c7      	lsrs	r7, r0
 80078e0:	2b20      	cmp	r3, #32
 80078e2:	d003      	beq.n	80078ec <__aeabi_dadd+0x628>
 80078e4:	2040      	movs	r0, #64	@ 0x40
 80078e6:	1ac3      	subs	r3, r0, r3
 80078e8:	4099      	lsls	r1, r3
 80078ea:	430a      	orrs	r2, r1
 80078ec:	1e53      	subs	r3, r2, #1
 80078ee:	419a      	sbcs	r2, r3
 80078f0:	0010      	movs	r0, r2
 80078f2:	4338      	orrs	r0, r7
 80078f4:	e61f      	b.n	8007536 <__aeabi_dadd+0x272>
 80078f6:	001c      	movs	r4, r3
 80078f8:	002e      	movs	r6, r5
 80078fa:	3c20      	subs	r4, #32
 80078fc:	40e6      	lsrs	r6, r4
 80078fe:	2b20      	cmp	r3, #32
 8007900:	d005      	beq.n	800790e <__aeabi_dadd+0x64a>
 8007902:	2440      	movs	r4, #64	@ 0x40
 8007904:	1ae3      	subs	r3, r4, r3
 8007906:	409d      	lsls	r5, r3
 8007908:	4663      	mov	r3, ip
 800790a:	432b      	orrs	r3, r5
 800790c:	469c      	mov	ip, r3
 800790e:	4664      	mov	r4, ip
 8007910:	1e63      	subs	r3, r4, #1
 8007912:	419c      	sbcs	r4, r3
 8007914:	4334      	orrs	r4, r6
 8007916:	e714      	b.n	8007742 <__aeabi_dadd+0x47e>
 8007918:	2301      	movs	r3, #1
 800791a:	4463      	add	r3, ip
 800791c:	4698      	mov	r8, r3
 800791e:	e527      	b.n	8007370 <__aeabi_dadd+0xac>
 8007920:	4663      	mov	r3, ip
 8007922:	1ad3      	subs	r3, r2, r3
 8007924:	429a      	cmp	r2, r3
 8007926:	4192      	sbcs	r2, r2
 8007928:	1b4d      	subs	r5, r1, r5
 800792a:	4252      	negs	r2, r2
 800792c:	1aad      	subs	r5, r5, r2
 800792e:	4698      	mov	r8, r3
 8007930:	022b      	lsls	r3, r5, #8
 8007932:	d4ce      	bmi.n	80078d2 <__aeabi_dadd+0x60e>
 8007934:	4643      	mov	r3, r8
 8007936:	076f      	lsls	r7, r5, #29
 8007938:	08db      	lsrs	r3, r3, #3
 800793a:	431f      	orrs	r7, r3
 800793c:	0004      	movs	r4, r0
 800793e:	2301      	movs	r3, #1
 8007940:	08ed      	lsrs	r5, r5, #3
 8007942:	e723      	b.n	800778c <__aeabi_dadd+0x4c8>
 8007944:	2f00      	cmp	r7, #0
 8007946:	d100      	bne.n	800794a <__aeabi_dadd+0x686>
 8007948:	e6d7      	b.n	80076fa <__aeabi_dadd+0x436>
 800794a:	0004      	movs	r4, r0
 800794c:	000d      	movs	r5, r1
 800794e:	4694      	mov	ip, r2
 8007950:	e6bd      	b.n	80076ce <__aeabi_dadd+0x40a>
 8007952:	0003      	movs	r3, r0
 8007954:	e5d9      	b.n	800750a <__aeabi_dadd+0x246>
 8007956:	2080      	movs	r0, #128	@ 0x80
 8007958:	0400      	lsls	r0, r0, #16
 800795a:	4305      	orrs	r5, r0
 800795c:	2b1f      	cmp	r3, #31
 800795e:	dc6b      	bgt.n	8007a38 <__aeabi_dadd+0x774>
 8007960:	2020      	movs	r0, #32
 8007962:	1ac0      	subs	r0, r0, r3
 8007964:	4680      	mov	r8, r0
 8007966:	0028      	movs	r0, r5
 8007968:	4646      	mov	r6, r8
 800796a:	40b0      	lsls	r0, r6
 800796c:	4666      	mov	r6, ip
 800796e:	40de      	lsrs	r6, r3
 8007970:	4306      	orrs	r6, r0
 8007972:	46b1      	mov	r9, r6
 8007974:	4660      	mov	r0, ip
 8007976:	4646      	mov	r6, r8
 8007978:	40b0      	lsls	r0, r6
 800797a:	40dd      	lsrs	r5, r3
 800797c:	1e46      	subs	r6, r0, #1
 800797e:	41b0      	sbcs	r0, r6
 8007980:	464e      	mov	r6, r9
 8007982:	1949      	adds	r1, r1, r5
 8007984:	4330      	orrs	r0, r6
 8007986:	4680      	mov	r8, r0
 8007988:	4490      	add	r8, r2
 800798a:	4590      	cmp	r8, r2
 800798c:	4192      	sbcs	r2, r2
 800798e:	4252      	negs	r2, r2
 8007990:	003e      	movs	r6, r7
 8007992:	1855      	adds	r5, r2, r1
 8007994:	e5d5      	b.n	8007542 <__aeabi_dadd+0x27e>
 8007996:	074e      	lsls	r6, r1, #29
 8007998:	08d2      	lsrs	r2, r2, #3
 800799a:	4316      	orrs	r6, r2
 800799c:	08cd      	lsrs	r5, r1, #3
 800799e:	e609      	b.n	80075b4 <__aeabi_dadd+0x2f0>
 80079a0:	4663      	mov	r3, ip
 80079a2:	189e      	adds	r6, r3, r2
 80079a4:	4296      	cmp	r6, r2
 80079a6:	4192      	sbcs	r2, r2
 80079a8:	1869      	adds	r1, r5, r1
 80079aa:	4252      	negs	r2, r2
 80079ac:	188a      	adds	r2, r1, r2
 80079ae:	0213      	lsls	r3, r2, #8
 80079b0:	d500      	bpl.n	80079b4 <__aeabi_dadd+0x6f0>
 80079b2:	e761      	b.n	8007878 <__aeabi_dadd+0x5b4>
 80079b4:	0757      	lsls	r7, r2, #29
 80079b6:	08f6      	lsrs	r6, r6, #3
 80079b8:	2301      	movs	r3, #1
 80079ba:	4337      	orrs	r7, r6
 80079bc:	08d5      	lsrs	r5, r2, #3
 80079be:	e6e5      	b.n	800778c <__aeabi_dadd+0x4c8>
 80079c0:	000007fe 	.word	0x000007fe
 80079c4:	000007ff 	.word	0x000007ff
 80079c8:	ff7fffff 	.word	0xff7fffff
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d0e2      	beq.n	8007996 <__aeabi_dadd+0x6d2>
 80079d0:	4663      	mov	r3, ip
 80079d2:	08de      	lsrs	r6, r3, #3
 80079d4:	076b      	lsls	r3, r5, #29
 80079d6:	431e      	orrs	r6, r3
 80079d8:	000b      	movs	r3, r1
 80079da:	08ed      	lsrs	r5, r5, #3
 80079dc:	4313      	orrs	r3, r2
 80079de:	d100      	bne.n	80079e2 <__aeabi_dadd+0x71e>
 80079e0:	e5e8      	b.n	80075b4 <__aeabi_dadd+0x2f0>
 80079e2:	2380      	movs	r3, #128	@ 0x80
 80079e4:	031b      	lsls	r3, r3, #12
 80079e6:	421d      	tst	r5, r3
 80079e8:	d006      	beq.n	80079f8 <__aeabi_dadd+0x734>
 80079ea:	08c8      	lsrs	r0, r1, #3
 80079ec:	4218      	tst	r0, r3
 80079ee:	d103      	bne.n	80079f8 <__aeabi_dadd+0x734>
 80079f0:	0005      	movs	r5, r0
 80079f2:	08d6      	lsrs	r6, r2, #3
 80079f4:	0749      	lsls	r1, r1, #29
 80079f6:	430e      	orrs	r6, r1
 80079f8:	0f73      	lsrs	r3, r6, #29
 80079fa:	00f6      	lsls	r6, r6, #3
 80079fc:	08f6      	lsrs	r6, r6, #3
 80079fe:	075b      	lsls	r3, r3, #29
 8007a00:	431e      	orrs	r6, r3
 8007a02:	e5d7      	b.n	80075b4 <__aeabi_dadd+0x2f0>
 8007a04:	000d      	movs	r5, r1
 8007a06:	08d2      	lsrs	r2, r2, #3
 8007a08:	e5e1      	b.n	80075ce <__aeabi_dadd+0x30a>
 8007a0a:	4663      	mov	r3, ip
 8007a0c:	08de      	lsrs	r6, r3, #3
 8007a0e:	076b      	lsls	r3, r5, #29
 8007a10:	431e      	orrs	r6, r3
 8007a12:	08ed      	lsrs	r5, r5, #3
 8007a14:	2f00      	cmp	r7, #0
 8007a16:	d100      	bne.n	8007a1a <__aeabi_dadd+0x756>
 8007a18:	e5cc      	b.n	80075b4 <__aeabi_dadd+0x2f0>
 8007a1a:	2380      	movs	r3, #128	@ 0x80
 8007a1c:	031b      	lsls	r3, r3, #12
 8007a1e:	421d      	tst	r5, r3
 8007a20:	d0ea      	beq.n	80079f8 <__aeabi_dadd+0x734>
 8007a22:	08cf      	lsrs	r7, r1, #3
 8007a24:	421f      	tst	r7, r3
 8007a26:	d1e7      	bne.n	80079f8 <__aeabi_dadd+0x734>
 8007a28:	08d6      	lsrs	r6, r2, #3
 8007a2a:	0749      	lsls	r1, r1, #29
 8007a2c:	0004      	movs	r4, r0
 8007a2e:	003d      	movs	r5, r7
 8007a30:	430e      	orrs	r6, r1
 8007a32:	e7e1      	b.n	80079f8 <__aeabi_dadd+0x734>
 8007a34:	0023      	movs	r3, r4
 8007a36:	e66e      	b.n	8007716 <__aeabi_dadd+0x452>
 8007a38:	0018      	movs	r0, r3
 8007a3a:	002e      	movs	r6, r5
 8007a3c:	3820      	subs	r0, #32
 8007a3e:	40c6      	lsrs	r6, r0
 8007a40:	2b20      	cmp	r3, #32
 8007a42:	d005      	beq.n	8007a50 <__aeabi_dadd+0x78c>
 8007a44:	2040      	movs	r0, #64	@ 0x40
 8007a46:	1ac3      	subs	r3, r0, r3
 8007a48:	409d      	lsls	r5, r3
 8007a4a:	4663      	mov	r3, ip
 8007a4c:	432b      	orrs	r3, r5
 8007a4e:	469c      	mov	ip, r3
 8007a50:	4660      	mov	r0, ip
 8007a52:	1e43      	subs	r3, r0, #1
 8007a54:	4198      	sbcs	r0, r3
 8007a56:	4330      	orrs	r0, r6
 8007a58:	e795      	b.n	8007986 <__aeabi_dadd+0x6c2>
 8007a5a:	2120      	movs	r1, #32
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	1a09      	subs	r1, r1, r0
 8007a60:	e50e      	b.n	8007480 <__aeabi_dadd+0x1bc>
 8007a62:	2300      	movs	r3, #0
 8007a64:	2f00      	cmp	r7, #0
 8007a66:	d100      	bne.n	8007a6a <__aeabi_dadd+0x7a6>
 8007a68:	e5ba      	b.n	80075e0 <__aeabi_dadd+0x31c>
 8007a6a:	000d      	movs	r5, r1
 8007a6c:	4690      	mov	r8, r2
 8007a6e:	e576      	b.n	800755e <__aeabi_dadd+0x29a>
 8007a70:	4647      	mov	r7, r8
 8007a72:	431f      	orrs	r7, r3
 8007a74:	d100      	bne.n	8007a78 <__aeabi_dadd+0x7b4>
 8007a76:	e640      	b.n	80076fa <__aeabi_dadd+0x436>
 8007a78:	001d      	movs	r5, r3
 8007a7a:	46c4      	mov	ip, r8
 8007a7c:	e627      	b.n	80076ce <__aeabi_dadd+0x40a>
 8007a7e:	2201      	movs	r2, #1
 8007a80:	4462      	add	r2, ip
 8007a82:	4690      	mov	r8, r2
 8007a84:	001e      	movs	r6, r3
 8007a86:	e473      	b.n	8007370 <__aeabi_dadd+0xac>
 8007a88:	08c9      	lsrs	r1, r1, #3
 8007a8a:	077f      	lsls	r7, r7, #29
 8007a8c:	2302      	movs	r3, #2
 8007a8e:	430f      	orrs	r7, r1
 8007a90:	0915      	lsrs	r5, r2, #4
 8007a92:	e67b      	b.n	800778c <__aeabi_dadd+0x4c8>
 8007a94:	1c53      	adds	r3, r2, #1
 8007a96:	4698      	mov	r8, r3
 8007a98:	000d      	movs	r5, r1
 8007a9a:	003e      	movs	r6, r7
 8007a9c:	e468      	b.n	8007370 <__aeabi_dadd+0xac>
 8007a9e:	08d6      	lsrs	r6, r2, #3
 8007aa0:	074b      	lsls	r3, r1, #29
 8007aa2:	431e      	orrs	r6, r3
 8007aa4:	08cd      	lsrs	r5, r1, #3
 8007aa6:	e585      	b.n	80075b4 <__aeabi_dadd+0x2f0>
 8007aa8:	0003      	movs	r3, r0
 8007aaa:	e757      	b.n	800795c <__aeabi_dadd+0x698>
 8007aac:	4b11      	ldr	r3, [pc, #68]	@ (8007af4 <__aeabi_dadd+0x830>)
 8007aae:	08d2      	lsrs	r2, r2, #3
 8007ab0:	402b      	ands	r3, r5
 8007ab2:	075f      	lsls	r7, r3, #29
 8007ab4:	4317      	orrs	r7, r2
 8007ab6:	025a      	lsls	r2, r3, #9
 8007ab8:	0b12      	lsrs	r2, r2, #12
 8007aba:	2301      	movs	r3, #1
 8007abc:	e46f      	b.n	800739e <__aeabi_dadd+0xda>
 8007abe:	0033      	movs	r3, r6
 8007ac0:	46b8      	mov	r8, r7
 8007ac2:	e54c      	b.n	800755e <__aeabi_dadd+0x29a>
 8007ac4:	4643      	mov	r3, r8
 8007ac6:	08da      	lsrs	r2, r3, #3
 8007ac8:	0033      	movs	r3, r6
 8007aca:	e580      	b.n	80075ce <__aeabi_dadd+0x30a>
 8007acc:	4232      	tst	r2, r6
 8007ace:	d00a      	beq.n	8007ae6 <__aeabi_dadd+0x822>
 8007ad0:	4b08      	ldr	r3, [pc, #32]	@ (8007af4 <__aeabi_dadd+0x830>)
 8007ad2:	0004      	movs	r4, r0
 8007ad4:	401a      	ands	r2, r3
 8007ad6:	4667      	mov	r7, ip
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e45b      	b.n	8007394 <__aeabi_dadd+0xd0>
 8007adc:	3201      	adds	r2, #1
 8007ade:	4690      	mov	r8, r2
 8007ae0:	000d      	movs	r5, r1
 8007ae2:	001e      	movs	r6, r3
 8007ae4:	e444      	b.n	8007370 <__aeabi_dadd+0xac>
 8007ae6:	08db      	lsrs	r3, r3, #3
 8007ae8:	0757      	lsls	r7, r2, #29
 8007aea:	431f      	orrs	r7, r3
 8007aec:	0004      	movs	r4, r0
 8007aee:	2300      	movs	r3, #0
 8007af0:	08d5      	lsrs	r5, r2, #3
 8007af2:	e64b      	b.n	800778c <__aeabi_dadd+0x4c8>
 8007af4:	ff7fffff 	.word	0xff7fffff

08007af8 <__aeabi_ddiv>:
 8007af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007afa:	46de      	mov	lr, fp
 8007afc:	4645      	mov	r5, r8
 8007afe:	4657      	mov	r7, sl
 8007b00:	464e      	mov	r6, r9
 8007b02:	b5e0      	push	{r5, r6, r7, lr}
 8007b04:	b087      	sub	sp, #28
 8007b06:	9200      	str	r2, [sp, #0]
 8007b08:	9301      	str	r3, [sp, #4]
 8007b0a:	030b      	lsls	r3, r1, #12
 8007b0c:	0b1b      	lsrs	r3, r3, #12
 8007b0e:	469b      	mov	fp, r3
 8007b10:	0fca      	lsrs	r2, r1, #31
 8007b12:	004b      	lsls	r3, r1, #1
 8007b14:	0004      	movs	r4, r0
 8007b16:	4680      	mov	r8, r0
 8007b18:	0d5b      	lsrs	r3, r3, #21
 8007b1a:	9202      	str	r2, [sp, #8]
 8007b1c:	d100      	bne.n	8007b20 <__aeabi_ddiv+0x28>
 8007b1e:	e0bf      	b.n	8007ca0 <__aeabi_ddiv+0x1a8>
 8007b20:	4a8f      	ldr	r2, [pc, #572]	@ (8007d60 <__aeabi_ddiv+0x268>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d038      	beq.n	8007b98 <__aeabi_ddiv+0xa0>
 8007b26:	4659      	mov	r1, fp
 8007b28:	0f42      	lsrs	r2, r0, #29
 8007b2a:	00c9      	lsls	r1, r1, #3
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	2180      	movs	r1, #128	@ 0x80
 8007b30:	0409      	lsls	r1, r1, #16
 8007b32:	4311      	orrs	r1, r2
 8007b34:	00c2      	lsls	r2, r0, #3
 8007b36:	4690      	mov	r8, r2
 8007b38:	4a8a      	ldr	r2, [pc, #552]	@ (8007d64 <__aeabi_ddiv+0x26c>)
 8007b3a:	4689      	mov	r9, r1
 8007b3c:	4692      	mov	sl, r2
 8007b3e:	449a      	add	sl, r3
 8007b40:	2300      	movs	r3, #0
 8007b42:	2400      	movs	r4, #0
 8007b44:	9303      	str	r3, [sp, #12]
 8007b46:	9e00      	ldr	r6, [sp, #0]
 8007b48:	9f01      	ldr	r7, [sp, #4]
 8007b4a:	033b      	lsls	r3, r7, #12
 8007b4c:	0b1b      	lsrs	r3, r3, #12
 8007b4e:	007a      	lsls	r2, r7, #1
 8007b50:	0030      	movs	r0, r6
 8007b52:	469b      	mov	fp, r3
 8007b54:	0d52      	lsrs	r2, r2, #21
 8007b56:	0ffd      	lsrs	r5, r7, #31
 8007b58:	2a00      	cmp	r2, #0
 8007b5a:	d100      	bne.n	8007b5e <__aeabi_ddiv+0x66>
 8007b5c:	e07f      	b.n	8007c5e <__aeabi_ddiv+0x166>
 8007b5e:	4b80      	ldr	r3, [pc, #512]	@ (8007d60 <__aeabi_ddiv+0x268>)
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d06e      	beq.n	8007c42 <__aeabi_ddiv+0x14a>
 8007b64:	4659      	mov	r1, fp
 8007b66:	0f73      	lsrs	r3, r6, #29
 8007b68:	00c9      	lsls	r1, r1, #3
 8007b6a:	430b      	orrs	r3, r1
 8007b6c:	2180      	movs	r1, #128	@ 0x80
 8007b6e:	0409      	lsls	r1, r1, #16
 8007b70:	4319      	orrs	r1, r3
 8007b72:	468b      	mov	fp, r1
 8007b74:	497b      	ldr	r1, [pc, #492]	@ (8007d64 <__aeabi_ddiv+0x26c>)
 8007b76:	00f3      	lsls	r3, r6, #3
 8007b78:	468c      	mov	ip, r1
 8007b7a:	4651      	mov	r1, sl
 8007b7c:	4462      	add	r2, ip
 8007b7e:	1a8a      	subs	r2, r1, r2
 8007b80:	4692      	mov	sl, r2
 8007b82:	2100      	movs	r1, #0
 8007b84:	9e02      	ldr	r6, [sp, #8]
 8007b86:	406e      	eors	r6, r5
 8007b88:	b2f6      	uxtb	r6, r6
 8007b8a:	2c0f      	cmp	r4, #15
 8007b8c:	d900      	bls.n	8007b90 <__aeabi_ddiv+0x98>
 8007b8e:	e0f9      	b.n	8007d84 <__aeabi_ddiv+0x28c>
 8007b90:	4a75      	ldr	r2, [pc, #468]	@ (8007d68 <__aeabi_ddiv+0x270>)
 8007b92:	00a4      	lsls	r4, r4, #2
 8007b94:	5912      	ldr	r2, [r2, r4]
 8007b96:	4697      	mov	pc, r2
 8007b98:	465a      	mov	r2, fp
 8007b9a:	4302      	orrs	r2, r0
 8007b9c:	4691      	mov	r9, r2
 8007b9e:	d000      	beq.n	8007ba2 <__aeabi_ddiv+0xaa>
 8007ba0:	e0b6      	b.n	8007d10 <__aeabi_ddiv+0x218>
 8007ba2:	469a      	mov	sl, r3
 8007ba4:	2302      	movs	r3, #2
 8007ba6:	4690      	mov	r8, r2
 8007ba8:	2408      	movs	r4, #8
 8007baa:	9303      	str	r3, [sp, #12]
 8007bac:	e7cb      	b.n	8007b46 <__aeabi_ddiv+0x4e>
 8007bae:	002e      	movs	r6, r5
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	4688      	mov	r8, r1
 8007bb8:	051b      	lsls	r3, r3, #20
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	07f6      	lsls	r6, r6, #31
 8007bbe:	4333      	orrs	r3, r6
 8007bc0:	4640      	mov	r0, r8
 8007bc2:	0019      	movs	r1, r3
 8007bc4:	b007      	add	sp, #28
 8007bc6:	bcf0      	pop	{r4, r5, r6, r7}
 8007bc8:	46bb      	mov	fp, r7
 8007bca:	46b2      	mov	sl, r6
 8007bcc:	46a9      	mov	r9, r5
 8007bce:	46a0      	mov	r8, r4
 8007bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bd2:	46cb      	mov	fp, r9
 8007bd4:	4643      	mov	r3, r8
 8007bd6:	9d02      	ldr	r5, [sp, #8]
 8007bd8:	9903      	ldr	r1, [sp, #12]
 8007bda:	2902      	cmp	r1, #2
 8007bdc:	d100      	bne.n	8007be0 <__aeabi_ddiv+0xe8>
 8007bde:	e1fa      	b.n	8007fd6 <__aeabi_ddiv+0x4de>
 8007be0:	2903      	cmp	r1, #3
 8007be2:	d100      	bne.n	8007be6 <__aeabi_ddiv+0xee>
 8007be4:	e0a1      	b.n	8007d2a <__aeabi_ddiv+0x232>
 8007be6:	2901      	cmp	r1, #1
 8007be8:	d0e1      	beq.n	8007bae <__aeabi_ddiv+0xb6>
 8007bea:	4a60      	ldr	r2, [pc, #384]	@ (8007d6c <__aeabi_ddiv+0x274>)
 8007bec:	4452      	add	r2, sl
 8007bee:	4690      	mov	r8, r2
 8007bf0:	4644      	mov	r4, r8
 8007bf2:	2c00      	cmp	r4, #0
 8007bf4:	dc00      	bgt.n	8007bf8 <__aeabi_ddiv+0x100>
 8007bf6:	e200      	b.n	8007ffa <__aeabi_ddiv+0x502>
 8007bf8:	075a      	lsls	r2, r3, #29
 8007bfa:	d004      	beq.n	8007c06 <__aeabi_ddiv+0x10e>
 8007bfc:	220f      	movs	r2, #15
 8007bfe:	401a      	ands	r2, r3
 8007c00:	2a04      	cmp	r2, #4
 8007c02:	d000      	beq.n	8007c06 <__aeabi_ddiv+0x10e>
 8007c04:	e27f      	b.n	8008106 <__aeabi_ddiv+0x60e>
 8007c06:	002e      	movs	r6, r5
 8007c08:	08da      	lsrs	r2, r3, #3
 8007c0a:	465b      	mov	r3, fp
 8007c0c:	01db      	lsls	r3, r3, #7
 8007c0e:	d506      	bpl.n	8007c1e <__aeabi_ddiv+0x126>
 8007c10:	4659      	mov	r1, fp
 8007c12:	4b57      	ldr	r3, [pc, #348]	@ (8007d70 <__aeabi_ddiv+0x278>)
 8007c14:	2480      	movs	r4, #128	@ 0x80
 8007c16:	4019      	ands	r1, r3
 8007c18:	468b      	mov	fp, r1
 8007c1a:	00e4      	lsls	r4, r4, #3
 8007c1c:	4454      	add	r4, sl
 8007c1e:	4b55      	ldr	r3, [pc, #340]	@ (8007d74 <__aeabi_ddiv+0x27c>)
 8007c20:	429c      	cmp	r4, r3
 8007c22:	dc09      	bgt.n	8007c38 <__aeabi_ddiv+0x140>
 8007c24:	465b      	mov	r3, fp
 8007c26:	075b      	lsls	r3, r3, #29
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	4698      	mov	r8, r3
 8007c2c:	465b      	mov	r3, fp
 8007c2e:	0564      	lsls	r4, r4, #21
 8007c30:	025a      	lsls	r2, r3, #9
 8007c32:	0b12      	lsrs	r2, r2, #12
 8007c34:	0d63      	lsrs	r3, r4, #21
 8007c36:	e7bf      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 8007c38:	2100      	movs	r1, #0
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	4688      	mov	r8, r1
 8007c3e:	4b48      	ldr	r3, [pc, #288]	@ (8007d60 <__aeabi_ddiv+0x268>)
 8007c40:	e7ba      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 8007c42:	465b      	mov	r3, fp
 8007c44:	9a00      	ldr	r2, [sp, #0]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	4a4b      	ldr	r2, [pc, #300]	@ (8007d78 <__aeabi_ddiv+0x280>)
 8007c4a:	4694      	mov	ip, r2
 8007c4c:	44e2      	add	sl, ip
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d159      	bne.n	8007d06 <__aeabi_ddiv+0x20e>
 8007c52:	2202      	movs	r2, #2
 8007c54:	4314      	orrs	r4, r2
 8007c56:	2200      	movs	r2, #0
 8007c58:	2102      	movs	r1, #2
 8007c5a:	4693      	mov	fp, r2
 8007c5c:	e792      	b.n	8007b84 <__aeabi_ddiv+0x8c>
 8007c5e:	465b      	mov	r3, fp
 8007c60:	9a00      	ldr	r2, [sp, #0]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	d049      	beq.n	8007cfa <__aeabi_ddiv+0x202>
 8007c66:	465b      	mov	r3, fp
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d100      	bne.n	8007c6e <__aeabi_ddiv+0x176>
 8007c6c:	e1a4      	b.n	8007fb8 <__aeabi_ddiv+0x4c0>
 8007c6e:	4658      	mov	r0, fp
 8007c70:	f7f8 fcd2 	bl	8000618 <__clzsi2>
 8007c74:	0003      	movs	r3, r0
 8007c76:	0002      	movs	r2, r0
 8007c78:	3b0b      	subs	r3, #11
 8007c7a:	271d      	movs	r7, #29
 8007c7c:	9e00      	ldr	r6, [sp, #0]
 8007c7e:	1afb      	subs	r3, r7, r3
 8007c80:	0011      	movs	r1, r2
 8007c82:	4658      	mov	r0, fp
 8007c84:	40de      	lsrs	r6, r3
 8007c86:	3908      	subs	r1, #8
 8007c88:	4088      	lsls	r0, r1
 8007c8a:	0033      	movs	r3, r6
 8007c8c:	4303      	orrs	r3, r0
 8007c8e:	469b      	mov	fp, r3
 8007c90:	9b00      	ldr	r3, [sp, #0]
 8007c92:	408b      	lsls	r3, r1
 8007c94:	4939      	ldr	r1, [pc, #228]	@ (8007d7c <__aeabi_ddiv+0x284>)
 8007c96:	4452      	add	r2, sl
 8007c98:	468a      	mov	sl, r1
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	4492      	add	sl, r2
 8007c9e:	e771      	b.n	8007b84 <__aeabi_ddiv+0x8c>
 8007ca0:	465b      	mov	r3, fp
 8007ca2:	4303      	orrs	r3, r0
 8007ca4:	4699      	mov	r9, r3
 8007ca6:	d021      	beq.n	8007cec <__aeabi_ddiv+0x1f4>
 8007ca8:	465b      	mov	r3, fp
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d100      	bne.n	8007cb0 <__aeabi_ddiv+0x1b8>
 8007cae:	e171      	b.n	8007f94 <__aeabi_ddiv+0x49c>
 8007cb0:	4658      	mov	r0, fp
 8007cb2:	f7f8 fcb1 	bl	8000618 <__clzsi2>
 8007cb6:	230b      	movs	r3, #11
 8007cb8:	425b      	negs	r3, r3
 8007cba:	469c      	mov	ip, r3
 8007cbc:	0002      	movs	r2, r0
 8007cbe:	4484      	add	ip, r0
 8007cc0:	4666      	mov	r6, ip
 8007cc2:	231d      	movs	r3, #29
 8007cc4:	1b9b      	subs	r3, r3, r6
 8007cc6:	0026      	movs	r6, r4
 8007cc8:	0011      	movs	r1, r2
 8007cca:	4658      	mov	r0, fp
 8007ccc:	40de      	lsrs	r6, r3
 8007cce:	3908      	subs	r1, #8
 8007cd0:	4088      	lsls	r0, r1
 8007cd2:	0033      	movs	r3, r6
 8007cd4:	4303      	orrs	r3, r0
 8007cd6:	4699      	mov	r9, r3
 8007cd8:	0023      	movs	r3, r4
 8007cda:	408b      	lsls	r3, r1
 8007cdc:	4698      	mov	r8, r3
 8007cde:	4b28      	ldr	r3, [pc, #160]	@ (8007d80 <__aeabi_ddiv+0x288>)
 8007ce0:	2400      	movs	r4, #0
 8007ce2:	1a9b      	subs	r3, r3, r2
 8007ce4:	469a      	mov	sl, r3
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	9303      	str	r3, [sp, #12]
 8007cea:	e72c      	b.n	8007b46 <__aeabi_ddiv+0x4e>
 8007cec:	2300      	movs	r3, #0
 8007cee:	4698      	mov	r8, r3
 8007cf0:	469a      	mov	sl, r3
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	2404      	movs	r4, #4
 8007cf6:	9303      	str	r3, [sp, #12]
 8007cf8:	e725      	b.n	8007b46 <__aeabi_ddiv+0x4e>
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	4314      	orrs	r4, r2
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2101      	movs	r1, #1
 8007d02:	4693      	mov	fp, r2
 8007d04:	e73e      	b.n	8007b84 <__aeabi_ddiv+0x8c>
 8007d06:	2303      	movs	r3, #3
 8007d08:	2103      	movs	r1, #3
 8007d0a:	431c      	orrs	r4, r3
 8007d0c:	0033      	movs	r3, r6
 8007d0e:	e739      	b.n	8007b84 <__aeabi_ddiv+0x8c>
 8007d10:	469a      	mov	sl, r3
 8007d12:	2303      	movs	r3, #3
 8007d14:	46d9      	mov	r9, fp
 8007d16:	240c      	movs	r4, #12
 8007d18:	9303      	str	r3, [sp, #12]
 8007d1a:	e714      	b.n	8007b46 <__aeabi_ddiv+0x4e>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	2280      	movs	r2, #128	@ 0x80
 8007d20:	4698      	mov	r8, r3
 8007d22:	2600      	movs	r6, #0
 8007d24:	4b0e      	ldr	r3, [pc, #56]	@ (8007d60 <__aeabi_ddiv+0x268>)
 8007d26:	0312      	lsls	r2, r2, #12
 8007d28:	e746      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 8007d2a:	2280      	movs	r2, #128	@ 0x80
 8007d2c:	4659      	mov	r1, fp
 8007d2e:	0312      	lsls	r2, r2, #12
 8007d30:	430a      	orrs	r2, r1
 8007d32:	0312      	lsls	r2, r2, #12
 8007d34:	4698      	mov	r8, r3
 8007d36:	002e      	movs	r6, r5
 8007d38:	4b09      	ldr	r3, [pc, #36]	@ (8007d60 <__aeabi_ddiv+0x268>)
 8007d3a:	0b12      	lsrs	r2, r2, #12
 8007d3c:	e73c      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 8007d3e:	2280      	movs	r2, #128	@ 0x80
 8007d40:	4649      	mov	r1, r9
 8007d42:	0312      	lsls	r2, r2, #12
 8007d44:	4211      	tst	r1, r2
 8007d46:	d002      	beq.n	8007d4e <__aeabi_ddiv+0x256>
 8007d48:	4659      	mov	r1, fp
 8007d4a:	4211      	tst	r1, r2
 8007d4c:	d0f0      	beq.n	8007d30 <__aeabi_ddiv+0x238>
 8007d4e:	2280      	movs	r2, #128	@ 0x80
 8007d50:	464b      	mov	r3, r9
 8007d52:	0312      	lsls	r2, r2, #12
 8007d54:	431a      	orrs	r2, r3
 8007d56:	0312      	lsls	r2, r2, #12
 8007d58:	9e02      	ldr	r6, [sp, #8]
 8007d5a:	4b01      	ldr	r3, [pc, #4]	@ (8007d60 <__aeabi_ddiv+0x268>)
 8007d5c:	0b12      	lsrs	r2, r2, #12
 8007d5e:	e72b      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 8007d60:	000007ff 	.word	0x000007ff
 8007d64:	fffffc01 	.word	0xfffffc01
 8007d68:	0800af08 	.word	0x0800af08
 8007d6c:	000003ff 	.word	0x000003ff
 8007d70:	feffffff 	.word	0xfeffffff
 8007d74:	000007fe 	.word	0x000007fe
 8007d78:	fffff801 	.word	0xfffff801
 8007d7c:	000003f3 	.word	0x000003f3
 8007d80:	fffffc0d 	.word	0xfffffc0d
 8007d84:	45cb      	cmp	fp, r9
 8007d86:	d200      	bcs.n	8007d8a <__aeabi_ddiv+0x292>
 8007d88:	e0fa      	b.n	8007f80 <__aeabi_ddiv+0x488>
 8007d8a:	d100      	bne.n	8007d8e <__aeabi_ddiv+0x296>
 8007d8c:	e0f5      	b.n	8007f7a <__aeabi_ddiv+0x482>
 8007d8e:	2201      	movs	r2, #1
 8007d90:	4252      	negs	r2, r2
 8007d92:	4694      	mov	ip, r2
 8007d94:	2200      	movs	r2, #0
 8007d96:	4644      	mov	r4, r8
 8007d98:	4648      	mov	r0, r9
 8007d9a:	4690      	mov	r8, r2
 8007d9c:	44e2      	add	sl, ip
 8007d9e:	465a      	mov	r2, fp
 8007da0:	0e1f      	lsrs	r7, r3, #24
 8007da2:	0212      	lsls	r2, r2, #8
 8007da4:	021b      	lsls	r3, r3, #8
 8007da6:	9302      	str	r3, [sp, #8]
 8007da8:	0c13      	lsrs	r3, r2, #16
 8007daa:	4699      	mov	r9, r3
 8007dac:	4317      	orrs	r7, r2
 8007dae:	043b      	lsls	r3, r7, #16
 8007db0:	0c1b      	lsrs	r3, r3, #16
 8007db2:	4649      	mov	r1, r9
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	f7f8 fa25 	bl	8000204 <__aeabi_uidivmod>
 8007dba:	9a00      	ldr	r2, [sp, #0]
 8007dbc:	040b      	lsls	r3, r1, #16
 8007dbe:	4342      	muls	r2, r0
 8007dc0:	0c21      	lsrs	r1, r4, #16
 8007dc2:	0005      	movs	r5, r0
 8007dc4:	4319      	orrs	r1, r3
 8007dc6:	428a      	cmp	r2, r1
 8007dc8:	d907      	bls.n	8007dda <__aeabi_ddiv+0x2e2>
 8007dca:	19c9      	adds	r1, r1, r7
 8007dcc:	3d01      	subs	r5, #1
 8007dce:	428f      	cmp	r7, r1
 8007dd0:	d803      	bhi.n	8007dda <__aeabi_ddiv+0x2e2>
 8007dd2:	428a      	cmp	r2, r1
 8007dd4:	d901      	bls.n	8007dda <__aeabi_ddiv+0x2e2>
 8007dd6:	1e85      	subs	r5, r0, #2
 8007dd8:	19c9      	adds	r1, r1, r7
 8007dda:	1a88      	subs	r0, r1, r2
 8007ddc:	4649      	mov	r1, r9
 8007dde:	f7f8 fa11 	bl	8000204 <__aeabi_uidivmod>
 8007de2:	9a00      	ldr	r2, [sp, #0]
 8007de4:	0424      	lsls	r4, r4, #16
 8007de6:	4342      	muls	r2, r0
 8007de8:	0409      	lsls	r1, r1, #16
 8007dea:	0c24      	lsrs	r4, r4, #16
 8007dec:	0003      	movs	r3, r0
 8007dee:	430c      	orrs	r4, r1
 8007df0:	42a2      	cmp	r2, r4
 8007df2:	d904      	bls.n	8007dfe <__aeabi_ddiv+0x306>
 8007df4:	19e4      	adds	r4, r4, r7
 8007df6:	3b01      	subs	r3, #1
 8007df8:	42a7      	cmp	r7, r4
 8007dfa:	d800      	bhi.n	8007dfe <__aeabi_ddiv+0x306>
 8007dfc:	e0f7      	b.n	8007fee <__aeabi_ddiv+0x4f6>
 8007dfe:	9902      	ldr	r1, [sp, #8]
 8007e00:	1aa0      	subs	r0, r4, r2
 8007e02:	042d      	lsls	r5, r5, #16
 8007e04:	0c0c      	lsrs	r4, r1, #16
 8007e06:	0409      	lsls	r1, r1, #16
 8007e08:	431d      	orrs	r5, r3
 8007e0a:	0c09      	lsrs	r1, r1, #16
 8007e0c:	0c2a      	lsrs	r2, r5, #16
 8007e0e:	042b      	lsls	r3, r5, #16
 8007e10:	46ab      	mov	fp, r5
 8007e12:	000d      	movs	r5, r1
 8007e14:	0c1b      	lsrs	r3, r3, #16
 8007e16:	435d      	muls	r5, r3
 8007e18:	9105      	str	r1, [sp, #20]
 8007e1a:	4363      	muls	r3, r4
 8007e1c:	4351      	muls	r1, r2
 8007e1e:	9404      	str	r4, [sp, #16]
 8007e20:	4362      	muls	r2, r4
 8007e22:	185b      	adds	r3, r3, r1
 8007e24:	0c2c      	lsrs	r4, r5, #16
 8007e26:	18e3      	adds	r3, r4, r3
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	d903      	bls.n	8007e34 <__aeabi_ddiv+0x33c>
 8007e2c:	2180      	movs	r1, #128	@ 0x80
 8007e2e:	0249      	lsls	r1, r1, #9
 8007e30:	468c      	mov	ip, r1
 8007e32:	4462      	add	r2, ip
 8007e34:	0c19      	lsrs	r1, r3, #16
 8007e36:	042d      	lsls	r5, r5, #16
 8007e38:	041b      	lsls	r3, r3, #16
 8007e3a:	0c2d      	lsrs	r5, r5, #16
 8007e3c:	188a      	adds	r2, r1, r2
 8007e3e:	195d      	adds	r5, r3, r5
 8007e40:	4290      	cmp	r0, r2
 8007e42:	d200      	bcs.n	8007e46 <__aeabi_ddiv+0x34e>
 8007e44:	e087      	b.n	8007f56 <__aeabi_ddiv+0x45e>
 8007e46:	d100      	bne.n	8007e4a <__aeabi_ddiv+0x352>
 8007e48:	e082      	b.n	8007f50 <__aeabi_ddiv+0x458>
 8007e4a:	4643      	mov	r3, r8
 8007e4c:	1b5d      	subs	r5, r3, r5
 8007e4e:	45a8      	cmp	r8, r5
 8007e50:	419b      	sbcs	r3, r3
 8007e52:	1a80      	subs	r0, r0, r2
 8007e54:	425b      	negs	r3, r3
 8007e56:	1ac0      	subs	r0, r0, r3
 8007e58:	4bb1      	ldr	r3, [pc, #708]	@ (8008120 <__aeabi_ddiv+0x628>)
 8007e5a:	4453      	add	r3, sl
 8007e5c:	4698      	mov	r8, r3
 8007e5e:	001c      	movs	r4, r3
 8007e60:	4287      	cmp	r7, r0
 8007e62:	d100      	bne.n	8007e66 <__aeabi_ddiv+0x36e>
 8007e64:	e10c      	b.n	8008080 <__aeabi_ddiv+0x588>
 8007e66:	4649      	mov	r1, r9
 8007e68:	f7f8 f9cc 	bl	8000204 <__aeabi_uidivmod>
 8007e6c:	0002      	movs	r2, r0
 8007e6e:	9b00      	ldr	r3, [sp, #0]
 8007e70:	9003      	str	r0, [sp, #12]
 8007e72:	435a      	muls	r2, r3
 8007e74:	040b      	lsls	r3, r1, #16
 8007e76:	0c29      	lsrs	r1, r5, #16
 8007e78:	4319      	orrs	r1, r3
 8007e7a:	428a      	cmp	r2, r1
 8007e7c:	d90a      	bls.n	8007e94 <__aeabi_ddiv+0x39c>
 8007e7e:	0003      	movs	r3, r0
 8007e80:	19c9      	adds	r1, r1, r7
 8007e82:	3b01      	subs	r3, #1
 8007e84:	9303      	str	r3, [sp, #12]
 8007e86:	428f      	cmp	r7, r1
 8007e88:	d804      	bhi.n	8007e94 <__aeabi_ddiv+0x39c>
 8007e8a:	428a      	cmp	r2, r1
 8007e8c:	d902      	bls.n	8007e94 <__aeabi_ddiv+0x39c>
 8007e8e:	1e83      	subs	r3, r0, #2
 8007e90:	9303      	str	r3, [sp, #12]
 8007e92:	19c9      	adds	r1, r1, r7
 8007e94:	1a88      	subs	r0, r1, r2
 8007e96:	4649      	mov	r1, r9
 8007e98:	f7f8 f9b4 	bl	8000204 <__aeabi_uidivmod>
 8007e9c:	000a      	movs	r2, r1
 8007e9e:	0412      	lsls	r2, r2, #16
 8007ea0:	4694      	mov	ip, r2
 8007ea2:	042a      	lsls	r2, r5, #16
 8007ea4:	4665      	mov	r5, ip
 8007ea6:	9900      	ldr	r1, [sp, #0]
 8007ea8:	0c12      	lsrs	r2, r2, #16
 8007eaa:	4341      	muls	r1, r0
 8007eac:	0003      	movs	r3, r0
 8007eae:	432a      	orrs	r2, r5
 8007eb0:	4291      	cmp	r1, r2
 8007eb2:	d907      	bls.n	8007ec4 <__aeabi_ddiv+0x3cc>
 8007eb4:	19d2      	adds	r2, r2, r7
 8007eb6:	3801      	subs	r0, #1
 8007eb8:	4297      	cmp	r7, r2
 8007eba:	d803      	bhi.n	8007ec4 <__aeabi_ddiv+0x3cc>
 8007ebc:	4291      	cmp	r1, r2
 8007ebe:	d901      	bls.n	8007ec4 <__aeabi_ddiv+0x3cc>
 8007ec0:	1e98      	subs	r0, r3, #2
 8007ec2:	19d2      	adds	r2, r2, r7
 8007ec4:	9b03      	ldr	r3, [sp, #12]
 8007ec6:	1a52      	subs	r2, r2, r1
 8007ec8:	041b      	lsls	r3, r3, #16
 8007eca:	4303      	orrs	r3, r0
 8007ecc:	9805      	ldr	r0, [sp, #20]
 8007ece:	0c19      	lsrs	r1, r3, #16
 8007ed0:	0005      	movs	r5, r0
 8007ed2:	468c      	mov	ip, r1
 8007ed4:	0419      	lsls	r1, r3, #16
 8007ed6:	0c09      	lsrs	r1, r1, #16
 8007ed8:	434d      	muls	r5, r1
 8007eda:	4689      	mov	r9, r1
 8007edc:	4661      	mov	r1, ip
 8007ede:	9500      	str	r5, [sp, #0]
 8007ee0:	4665      	mov	r5, ip
 8007ee2:	4348      	muls	r0, r1
 8007ee4:	9904      	ldr	r1, [sp, #16]
 8007ee6:	434d      	muls	r5, r1
 8007ee8:	46ac      	mov	ip, r5
 8007eea:	464d      	mov	r5, r9
 8007eec:	434d      	muls	r5, r1
 8007eee:	1829      	adds	r1, r5, r0
 8007ef0:	9d00      	ldr	r5, [sp, #0]
 8007ef2:	0c2d      	lsrs	r5, r5, #16
 8007ef4:	46a9      	mov	r9, r5
 8007ef6:	4449      	add	r1, r9
 8007ef8:	4288      	cmp	r0, r1
 8007efa:	d903      	bls.n	8007f04 <__aeabi_ddiv+0x40c>
 8007efc:	2080      	movs	r0, #128	@ 0x80
 8007efe:	0240      	lsls	r0, r0, #9
 8007f00:	4681      	mov	r9, r0
 8007f02:	44cc      	add	ip, r9
 8007f04:	9d00      	ldr	r5, [sp, #0]
 8007f06:	0c08      	lsrs	r0, r1, #16
 8007f08:	042d      	lsls	r5, r5, #16
 8007f0a:	0409      	lsls	r1, r1, #16
 8007f0c:	0c2d      	lsrs	r5, r5, #16
 8007f0e:	4460      	add	r0, ip
 8007f10:	194d      	adds	r5, r1, r5
 8007f12:	4282      	cmp	r2, r0
 8007f14:	d30f      	bcc.n	8007f36 <__aeabi_ddiv+0x43e>
 8007f16:	d00b      	beq.n	8007f30 <__aeabi_ddiv+0x438>
 8007f18:	2201      	movs	r2, #1
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	4a81      	ldr	r2, [pc, #516]	@ (8008124 <__aeabi_ddiv+0x62c>)
 8007f1e:	4592      	cmp	sl, r2
 8007f20:	db6c      	blt.n	8007ffc <__aeabi_ddiv+0x504>
 8007f22:	1d1a      	adds	r2, r3, #4
 8007f24:	429a      	cmp	r2, r3
 8007f26:	419b      	sbcs	r3, r3
 8007f28:	425b      	negs	r3, r3
 8007f2a:	08d2      	lsrs	r2, r2, #3
 8007f2c:	449b      	add	fp, r3
 8007f2e:	e66c      	b.n	8007c0a <__aeabi_ddiv+0x112>
 8007f30:	2d00      	cmp	r5, #0
 8007f32:	d100      	bne.n	8007f36 <__aeabi_ddiv+0x43e>
 8007f34:	e093      	b.n	800805e <__aeabi_ddiv+0x566>
 8007f36:	1e59      	subs	r1, r3, #1
 8007f38:	18ba      	adds	r2, r7, r2
 8007f3a:	468c      	mov	ip, r1
 8007f3c:	42ba      	cmp	r2, r7
 8007f3e:	d200      	bcs.n	8007f42 <__aeabi_ddiv+0x44a>
 8007f40:	e085      	b.n	800804e <__aeabi_ddiv+0x556>
 8007f42:	4282      	cmp	r2, r0
 8007f44:	d200      	bcs.n	8007f48 <__aeabi_ddiv+0x450>
 8007f46:	e0c7      	b.n	80080d8 <__aeabi_ddiv+0x5e0>
 8007f48:	d100      	bne.n	8007f4c <__aeabi_ddiv+0x454>
 8007f4a:	e0d5      	b.n	80080f8 <__aeabi_ddiv+0x600>
 8007f4c:	000b      	movs	r3, r1
 8007f4e:	e7e3      	b.n	8007f18 <__aeabi_ddiv+0x420>
 8007f50:	45a8      	cmp	r8, r5
 8007f52:	d300      	bcc.n	8007f56 <__aeabi_ddiv+0x45e>
 8007f54:	e779      	b.n	8007e4a <__aeabi_ddiv+0x352>
 8007f56:	465b      	mov	r3, fp
 8007f58:	1e59      	subs	r1, r3, #1
 8007f5a:	9b02      	ldr	r3, [sp, #8]
 8007f5c:	469c      	mov	ip, r3
 8007f5e:	44e0      	add	r8, ip
 8007f60:	001c      	movs	r4, r3
 8007f62:	4598      	cmp	r8, r3
 8007f64:	419b      	sbcs	r3, r3
 8007f66:	425b      	negs	r3, r3
 8007f68:	19db      	adds	r3, r3, r7
 8007f6a:	18c0      	adds	r0, r0, r3
 8007f6c:	4287      	cmp	r7, r0
 8007f6e:	d238      	bcs.n	8007fe2 <__aeabi_ddiv+0x4ea>
 8007f70:	4282      	cmp	r2, r0
 8007f72:	d878      	bhi.n	8008066 <__aeabi_ddiv+0x56e>
 8007f74:	d075      	beq.n	8008062 <__aeabi_ddiv+0x56a>
 8007f76:	468b      	mov	fp, r1
 8007f78:	e767      	b.n	8007e4a <__aeabi_ddiv+0x352>
 8007f7a:	4543      	cmp	r3, r8
 8007f7c:	d900      	bls.n	8007f80 <__aeabi_ddiv+0x488>
 8007f7e:	e706      	b.n	8007d8e <__aeabi_ddiv+0x296>
 8007f80:	464a      	mov	r2, r9
 8007f82:	07d4      	lsls	r4, r2, #31
 8007f84:	0850      	lsrs	r0, r2, #1
 8007f86:	4642      	mov	r2, r8
 8007f88:	0852      	lsrs	r2, r2, #1
 8007f8a:	4314      	orrs	r4, r2
 8007f8c:	4642      	mov	r2, r8
 8007f8e:	07d2      	lsls	r2, r2, #31
 8007f90:	4690      	mov	r8, r2
 8007f92:	e704      	b.n	8007d9e <__aeabi_ddiv+0x2a6>
 8007f94:	f7f8 fb40 	bl	8000618 <__clzsi2>
 8007f98:	2315      	movs	r3, #21
 8007f9a:	469c      	mov	ip, r3
 8007f9c:	4484      	add	ip, r0
 8007f9e:	0002      	movs	r2, r0
 8007fa0:	4663      	mov	r3, ip
 8007fa2:	3220      	adds	r2, #32
 8007fa4:	2b1c      	cmp	r3, #28
 8007fa6:	dc00      	bgt.n	8007faa <__aeabi_ddiv+0x4b2>
 8007fa8:	e68a      	b.n	8007cc0 <__aeabi_ddiv+0x1c8>
 8007faa:	0023      	movs	r3, r4
 8007fac:	3808      	subs	r0, #8
 8007fae:	4083      	lsls	r3, r0
 8007fb0:	4699      	mov	r9, r3
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	4698      	mov	r8, r3
 8007fb6:	e692      	b.n	8007cde <__aeabi_ddiv+0x1e6>
 8007fb8:	f7f8 fb2e 	bl	8000618 <__clzsi2>
 8007fbc:	0003      	movs	r3, r0
 8007fbe:	0002      	movs	r2, r0
 8007fc0:	3315      	adds	r3, #21
 8007fc2:	3220      	adds	r2, #32
 8007fc4:	2b1c      	cmp	r3, #28
 8007fc6:	dc00      	bgt.n	8007fca <__aeabi_ddiv+0x4d2>
 8007fc8:	e657      	b.n	8007c7a <__aeabi_ddiv+0x182>
 8007fca:	9900      	ldr	r1, [sp, #0]
 8007fcc:	3808      	subs	r0, #8
 8007fce:	4081      	lsls	r1, r0
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	468b      	mov	fp, r1
 8007fd4:	e65e      	b.n	8007c94 <__aeabi_ddiv+0x19c>
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	002e      	movs	r6, r5
 8007fda:	2200      	movs	r2, #0
 8007fdc:	4688      	mov	r8, r1
 8007fde:	4b52      	ldr	r3, [pc, #328]	@ (8008128 <__aeabi_ddiv+0x630>)
 8007fe0:	e5ea      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 8007fe2:	4287      	cmp	r7, r0
 8007fe4:	d1c7      	bne.n	8007f76 <__aeabi_ddiv+0x47e>
 8007fe6:	4544      	cmp	r4, r8
 8007fe8:	d9c2      	bls.n	8007f70 <__aeabi_ddiv+0x478>
 8007fea:	468b      	mov	fp, r1
 8007fec:	e72d      	b.n	8007e4a <__aeabi_ddiv+0x352>
 8007fee:	42a2      	cmp	r2, r4
 8007ff0:	d800      	bhi.n	8007ff4 <__aeabi_ddiv+0x4fc>
 8007ff2:	e704      	b.n	8007dfe <__aeabi_ddiv+0x306>
 8007ff4:	1e83      	subs	r3, r0, #2
 8007ff6:	19e4      	adds	r4, r4, r7
 8007ff8:	e701      	b.n	8007dfe <__aeabi_ddiv+0x306>
 8007ffa:	002e      	movs	r6, r5
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	4641      	mov	r1, r8
 8008000:	1a52      	subs	r2, r2, r1
 8008002:	2a38      	cmp	r2, #56	@ 0x38
 8008004:	dd00      	ble.n	8008008 <__aeabi_ddiv+0x510>
 8008006:	e5d3      	b.n	8007bb0 <__aeabi_ddiv+0xb8>
 8008008:	2a1f      	cmp	r2, #31
 800800a:	dc3f      	bgt.n	800808c <__aeabi_ddiv+0x594>
 800800c:	4847      	ldr	r0, [pc, #284]	@ (800812c <__aeabi_ddiv+0x634>)
 800800e:	001c      	movs	r4, r3
 8008010:	4450      	add	r0, sl
 8008012:	4659      	mov	r1, fp
 8008014:	4083      	lsls	r3, r0
 8008016:	4081      	lsls	r1, r0
 8008018:	40d4      	lsrs	r4, r2
 800801a:	1e58      	subs	r0, r3, #1
 800801c:	4183      	sbcs	r3, r0
 800801e:	4321      	orrs	r1, r4
 8008020:	430b      	orrs	r3, r1
 8008022:	4659      	mov	r1, fp
 8008024:	40d1      	lsrs	r1, r2
 8008026:	000a      	movs	r2, r1
 8008028:	0759      	lsls	r1, r3, #29
 800802a:	d009      	beq.n	8008040 <__aeabi_ddiv+0x548>
 800802c:	210f      	movs	r1, #15
 800802e:	4019      	ands	r1, r3
 8008030:	2904      	cmp	r1, #4
 8008032:	d005      	beq.n	8008040 <__aeabi_ddiv+0x548>
 8008034:	1d19      	adds	r1, r3, #4
 8008036:	4299      	cmp	r1, r3
 8008038:	419b      	sbcs	r3, r3
 800803a:	425b      	negs	r3, r3
 800803c:	18d2      	adds	r2, r2, r3
 800803e:	000b      	movs	r3, r1
 8008040:	0211      	lsls	r1, r2, #8
 8008042:	d568      	bpl.n	8008116 <__aeabi_ddiv+0x61e>
 8008044:	2100      	movs	r1, #0
 8008046:	2301      	movs	r3, #1
 8008048:	2200      	movs	r2, #0
 800804a:	4688      	mov	r8, r1
 800804c:	e5b4      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 800804e:	000b      	movs	r3, r1
 8008050:	4282      	cmp	r2, r0
 8008052:	d000      	beq.n	8008056 <__aeabi_ddiv+0x55e>
 8008054:	e760      	b.n	8007f18 <__aeabi_ddiv+0x420>
 8008056:	9a02      	ldr	r2, [sp, #8]
 8008058:	4295      	cmp	r5, r2
 800805a:	d000      	beq.n	800805e <__aeabi_ddiv+0x566>
 800805c:	e75c      	b.n	8007f18 <__aeabi_ddiv+0x420>
 800805e:	0035      	movs	r5, r6
 8008060:	e5c6      	b.n	8007bf0 <__aeabi_ddiv+0xf8>
 8008062:	4545      	cmp	r5, r8
 8008064:	d987      	bls.n	8007f76 <__aeabi_ddiv+0x47e>
 8008066:	2302      	movs	r3, #2
 8008068:	425b      	negs	r3, r3
 800806a:	469c      	mov	ip, r3
 800806c:	9b02      	ldr	r3, [sp, #8]
 800806e:	44e3      	add	fp, ip
 8008070:	469c      	mov	ip, r3
 8008072:	44e0      	add	r8, ip
 8008074:	4598      	cmp	r8, r3
 8008076:	419b      	sbcs	r3, r3
 8008078:	425b      	negs	r3, r3
 800807a:	19db      	adds	r3, r3, r7
 800807c:	18c0      	adds	r0, r0, r3
 800807e:	e6e4      	b.n	8007e4a <__aeabi_ddiv+0x352>
 8008080:	2b00      	cmp	r3, #0
 8008082:	dd36      	ble.n	80080f2 <__aeabi_ddiv+0x5fa>
 8008084:	2301      	movs	r3, #1
 8008086:	2200      	movs	r2, #0
 8008088:	449b      	add	fp, r3
 800808a:	e5be      	b.n	8007c0a <__aeabi_ddiv+0x112>
 800808c:	211f      	movs	r1, #31
 800808e:	4640      	mov	r0, r8
 8008090:	4249      	negs	r1, r1
 8008092:	1a09      	subs	r1, r1, r0
 8008094:	4658      	mov	r0, fp
 8008096:	40c8      	lsrs	r0, r1
 8008098:	0001      	movs	r1, r0
 800809a:	2a20      	cmp	r2, #32
 800809c:	d004      	beq.n	80080a8 <__aeabi_ddiv+0x5b0>
 800809e:	4658      	mov	r0, fp
 80080a0:	4a23      	ldr	r2, [pc, #140]	@ (8008130 <__aeabi_ddiv+0x638>)
 80080a2:	4452      	add	r2, sl
 80080a4:	4090      	lsls	r0, r2
 80080a6:	4303      	orrs	r3, r0
 80080a8:	1e5a      	subs	r2, r3, #1
 80080aa:	4193      	sbcs	r3, r2
 80080ac:	2007      	movs	r0, #7
 80080ae:	430b      	orrs	r3, r1
 80080b0:	0001      	movs	r1, r0
 80080b2:	2200      	movs	r2, #0
 80080b4:	4019      	ands	r1, r3
 80080b6:	4218      	tst	r0, r3
 80080b8:	d009      	beq.n	80080ce <__aeabi_ddiv+0x5d6>
 80080ba:	210f      	movs	r1, #15
 80080bc:	4019      	ands	r1, r3
 80080be:	2904      	cmp	r1, #4
 80080c0:	d01f      	beq.n	8008102 <__aeabi_ddiv+0x60a>
 80080c2:	1d18      	adds	r0, r3, #4
 80080c4:	4298      	cmp	r0, r3
 80080c6:	4189      	sbcs	r1, r1
 80080c8:	0003      	movs	r3, r0
 80080ca:	4249      	negs	r1, r1
 80080cc:	0749      	lsls	r1, r1, #29
 80080ce:	08db      	lsrs	r3, r3, #3
 80080d0:	430b      	orrs	r3, r1
 80080d2:	4698      	mov	r8, r3
 80080d4:	2300      	movs	r3, #0
 80080d6:	e56f      	b.n	8007bb8 <__aeabi_ddiv+0xc0>
 80080d8:	9902      	ldr	r1, [sp, #8]
 80080da:	3b02      	subs	r3, #2
 80080dc:	0049      	lsls	r1, r1, #1
 80080de:	468c      	mov	ip, r1
 80080e0:	9902      	ldr	r1, [sp, #8]
 80080e2:	458c      	cmp	ip, r1
 80080e4:	4189      	sbcs	r1, r1
 80080e6:	4249      	negs	r1, r1
 80080e8:	19c9      	adds	r1, r1, r7
 80080ea:	1852      	adds	r2, r2, r1
 80080ec:	4661      	mov	r1, ip
 80080ee:	9102      	str	r1, [sp, #8]
 80080f0:	e7ae      	b.n	8008050 <__aeabi_ddiv+0x558>
 80080f2:	2301      	movs	r3, #1
 80080f4:	425b      	negs	r3, r3
 80080f6:	e781      	b.n	8007ffc <__aeabi_ddiv+0x504>
 80080f8:	9902      	ldr	r1, [sp, #8]
 80080fa:	42a9      	cmp	r1, r5
 80080fc:	d3ec      	bcc.n	80080d8 <__aeabi_ddiv+0x5e0>
 80080fe:	4663      	mov	r3, ip
 8008100:	e7a9      	b.n	8008056 <__aeabi_ddiv+0x55e>
 8008102:	2100      	movs	r1, #0
 8008104:	e7e3      	b.n	80080ce <__aeabi_ddiv+0x5d6>
 8008106:	1d1a      	adds	r2, r3, #4
 8008108:	429a      	cmp	r2, r3
 800810a:	419b      	sbcs	r3, r3
 800810c:	425b      	negs	r3, r3
 800810e:	002e      	movs	r6, r5
 8008110:	08d2      	lsrs	r2, r2, #3
 8008112:	449b      	add	fp, r3
 8008114:	e579      	b.n	8007c0a <__aeabi_ddiv+0x112>
 8008116:	0751      	lsls	r1, r2, #29
 8008118:	0252      	lsls	r2, r2, #9
 800811a:	0b12      	lsrs	r2, r2, #12
 800811c:	e7d7      	b.n	80080ce <__aeabi_ddiv+0x5d6>
 800811e:	46c0      	nop			@ (mov r8, r8)
 8008120:	000003ff 	.word	0x000003ff
 8008124:	fffffc02 	.word	0xfffffc02
 8008128:	000007ff 	.word	0x000007ff
 800812c:	0000041e 	.word	0x0000041e
 8008130:	0000043e 	.word	0x0000043e

08008134 <__eqdf2>:
 8008134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008136:	4657      	mov	r7, sl
 8008138:	46de      	mov	lr, fp
 800813a:	464e      	mov	r6, r9
 800813c:	4645      	mov	r5, r8
 800813e:	b5e0      	push	{r5, r6, r7, lr}
 8008140:	000d      	movs	r5, r1
 8008142:	0004      	movs	r4, r0
 8008144:	0fe8      	lsrs	r0, r5, #31
 8008146:	4683      	mov	fp, r0
 8008148:	0309      	lsls	r1, r1, #12
 800814a:	0fd8      	lsrs	r0, r3, #31
 800814c:	0b09      	lsrs	r1, r1, #12
 800814e:	4682      	mov	sl, r0
 8008150:	481a      	ldr	r0, [pc, #104]	@ (80081bc <__eqdf2+0x88>)
 8008152:	468c      	mov	ip, r1
 8008154:	031f      	lsls	r7, r3, #12
 8008156:	0069      	lsls	r1, r5, #1
 8008158:	005e      	lsls	r6, r3, #1
 800815a:	0d49      	lsrs	r1, r1, #21
 800815c:	0b3f      	lsrs	r7, r7, #12
 800815e:	0d76      	lsrs	r6, r6, #21
 8008160:	4281      	cmp	r1, r0
 8008162:	d01a      	beq.n	800819a <__eqdf2+0x66>
 8008164:	4286      	cmp	r6, r0
 8008166:	d011      	beq.n	800818c <__eqdf2+0x58>
 8008168:	2001      	movs	r0, #1
 800816a:	42b1      	cmp	r1, r6
 800816c:	d10f      	bne.n	800818e <__eqdf2+0x5a>
 800816e:	45bc      	cmp	ip, r7
 8008170:	d10d      	bne.n	800818e <__eqdf2+0x5a>
 8008172:	42a2      	cmp	r2, r4
 8008174:	d10b      	bne.n	800818e <__eqdf2+0x5a>
 8008176:	45d3      	cmp	fp, sl
 8008178:	d01e      	beq.n	80081b8 <__eqdf2+0x84>
 800817a:	2900      	cmp	r1, #0
 800817c:	d107      	bne.n	800818e <__eqdf2+0x5a>
 800817e:	4661      	mov	r1, ip
 8008180:	4311      	orrs	r1, r2
 8008182:	000a      	movs	r2, r1
 8008184:	1e53      	subs	r3, r2, #1
 8008186:	419a      	sbcs	r2, r3
 8008188:	0010      	movs	r0, r2
 800818a:	e000      	b.n	800818e <__eqdf2+0x5a>
 800818c:	2001      	movs	r0, #1
 800818e:	bcf0      	pop	{r4, r5, r6, r7}
 8008190:	46bb      	mov	fp, r7
 8008192:	46b2      	mov	sl, r6
 8008194:	46a9      	mov	r9, r5
 8008196:	46a0      	mov	r8, r4
 8008198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800819a:	2001      	movs	r0, #1
 800819c:	428e      	cmp	r6, r1
 800819e:	d1f6      	bne.n	800818e <__eqdf2+0x5a>
 80081a0:	4661      	mov	r1, ip
 80081a2:	4339      	orrs	r1, r7
 80081a4:	000f      	movs	r7, r1
 80081a6:	4317      	orrs	r7, r2
 80081a8:	4327      	orrs	r7, r4
 80081aa:	d1f0      	bne.n	800818e <__eqdf2+0x5a>
 80081ac:	465b      	mov	r3, fp
 80081ae:	4652      	mov	r2, sl
 80081b0:	1a98      	subs	r0, r3, r2
 80081b2:	1e43      	subs	r3, r0, #1
 80081b4:	4198      	sbcs	r0, r3
 80081b6:	e7ea      	b.n	800818e <__eqdf2+0x5a>
 80081b8:	2000      	movs	r0, #0
 80081ba:	e7e8      	b.n	800818e <__eqdf2+0x5a>
 80081bc:	000007ff 	.word	0x000007ff

080081c0 <__gedf2>:
 80081c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081c2:	4657      	mov	r7, sl
 80081c4:	464e      	mov	r6, r9
 80081c6:	4645      	mov	r5, r8
 80081c8:	46de      	mov	lr, fp
 80081ca:	b5e0      	push	{r5, r6, r7, lr}
 80081cc:	000d      	movs	r5, r1
 80081ce:	030e      	lsls	r6, r1, #12
 80081d0:	0049      	lsls	r1, r1, #1
 80081d2:	0d49      	lsrs	r1, r1, #21
 80081d4:	468a      	mov	sl, r1
 80081d6:	0fdf      	lsrs	r7, r3, #31
 80081d8:	0fe9      	lsrs	r1, r5, #31
 80081da:	46bc      	mov	ip, r7
 80081dc:	b083      	sub	sp, #12
 80081de:	4f2f      	ldr	r7, [pc, #188]	@ (800829c <__gedf2+0xdc>)
 80081e0:	0004      	movs	r4, r0
 80081e2:	4680      	mov	r8, r0
 80081e4:	9101      	str	r1, [sp, #4]
 80081e6:	0058      	lsls	r0, r3, #1
 80081e8:	0319      	lsls	r1, r3, #12
 80081ea:	4691      	mov	r9, r2
 80081ec:	0b36      	lsrs	r6, r6, #12
 80081ee:	0b09      	lsrs	r1, r1, #12
 80081f0:	0d40      	lsrs	r0, r0, #21
 80081f2:	45ba      	cmp	sl, r7
 80081f4:	d01d      	beq.n	8008232 <__gedf2+0x72>
 80081f6:	42b8      	cmp	r0, r7
 80081f8:	d00d      	beq.n	8008216 <__gedf2+0x56>
 80081fa:	4657      	mov	r7, sl
 80081fc:	2f00      	cmp	r7, #0
 80081fe:	d12a      	bne.n	8008256 <__gedf2+0x96>
 8008200:	4334      	orrs	r4, r6
 8008202:	2800      	cmp	r0, #0
 8008204:	d124      	bne.n	8008250 <__gedf2+0x90>
 8008206:	430a      	orrs	r2, r1
 8008208:	d036      	beq.n	8008278 <__gedf2+0xb8>
 800820a:	2c00      	cmp	r4, #0
 800820c:	d141      	bne.n	8008292 <__gedf2+0xd2>
 800820e:	4663      	mov	r3, ip
 8008210:	0058      	lsls	r0, r3, #1
 8008212:	3801      	subs	r0, #1
 8008214:	e015      	b.n	8008242 <__gedf2+0x82>
 8008216:	4311      	orrs	r1, r2
 8008218:	d138      	bne.n	800828c <__gedf2+0xcc>
 800821a:	4653      	mov	r3, sl
 800821c:	2b00      	cmp	r3, #0
 800821e:	d101      	bne.n	8008224 <__gedf2+0x64>
 8008220:	4326      	orrs	r6, r4
 8008222:	d0f4      	beq.n	800820e <__gedf2+0x4e>
 8008224:	9b01      	ldr	r3, [sp, #4]
 8008226:	4563      	cmp	r3, ip
 8008228:	d107      	bne.n	800823a <__gedf2+0x7a>
 800822a:	9b01      	ldr	r3, [sp, #4]
 800822c:	0058      	lsls	r0, r3, #1
 800822e:	3801      	subs	r0, #1
 8008230:	e007      	b.n	8008242 <__gedf2+0x82>
 8008232:	4326      	orrs	r6, r4
 8008234:	d12a      	bne.n	800828c <__gedf2+0xcc>
 8008236:	4550      	cmp	r0, sl
 8008238:	d021      	beq.n	800827e <__gedf2+0xbe>
 800823a:	2001      	movs	r0, #1
 800823c:	9b01      	ldr	r3, [sp, #4]
 800823e:	425f      	negs	r7, r3
 8008240:	4338      	orrs	r0, r7
 8008242:	b003      	add	sp, #12
 8008244:	bcf0      	pop	{r4, r5, r6, r7}
 8008246:	46bb      	mov	fp, r7
 8008248:	46b2      	mov	sl, r6
 800824a:	46a9      	mov	r9, r5
 800824c:	46a0      	mov	r8, r4
 800824e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008250:	2c00      	cmp	r4, #0
 8008252:	d0dc      	beq.n	800820e <__gedf2+0x4e>
 8008254:	e7e6      	b.n	8008224 <__gedf2+0x64>
 8008256:	2800      	cmp	r0, #0
 8008258:	d0ef      	beq.n	800823a <__gedf2+0x7a>
 800825a:	9b01      	ldr	r3, [sp, #4]
 800825c:	4563      	cmp	r3, ip
 800825e:	d1ec      	bne.n	800823a <__gedf2+0x7a>
 8008260:	4582      	cmp	sl, r0
 8008262:	dcea      	bgt.n	800823a <__gedf2+0x7a>
 8008264:	dbe1      	blt.n	800822a <__gedf2+0x6a>
 8008266:	428e      	cmp	r6, r1
 8008268:	d8e7      	bhi.n	800823a <__gedf2+0x7a>
 800826a:	d1de      	bne.n	800822a <__gedf2+0x6a>
 800826c:	45c8      	cmp	r8, r9
 800826e:	d8e4      	bhi.n	800823a <__gedf2+0x7a>
 8008270:	2000      	movs	r0, #0
 8008272:	45c8      	cmp	r8, r9
 8008274:	d2e5      	bcs.n	8008242 <__gedf2+0x82>
 8008276:	e7d8      	b.n	800822a <__gedf2+0x6a>
 8008278:	2c00      	cmp	r4, #0
 800827a:	d0e2      	beq.n	8008242 <__gedf2+0x82>
 800827c:	e7dd      	b.n	800823a <__gedf2+0x7a>
 800827e:	4311      	orrs	r1, r2
 8008280:	d104      	bne.n	800828c <__gedf2+0xcc>
 8008282:	9b01      	ldr	r3, [sp, #4]
 8008284:	4563      	cmp	r3, ip
 8008286:	d1d8      	bne.n	800823a <__gedf2+0x7a>
 8008288:	2000      	movs	r0, #0
 800828a:	e7da      	b.n	8008242 <__gedf2+0x82>
 800828c:	2002      	movs	r0, #2
 800828e:	4240      	negs	r0, r0
 8008290:	e7d7      	b.n	8008242 <__gedf2+0x82>
 8008292:	9b01      	ldr	r3, [sp, #4]
 8008294:	4563      	cmp	r3, ip
 8008296:	d0e6      	beq.n	8008266 <__gedf2+0xa6>
 8008298:	e7cf      	b.n	800823a <__gedf2+0x7a>
 800829a:	46c0      	nop			@ (mov r8, r8)
 800829c:	000007ff 	.word	0x000007ff

080082a0 <__ledf2>:
 80082a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082a2:	4657      	mov	r7, sl
 80082a4:	464e      	mov	r6, r9
 80082a6:	4645      	mov	r5, r8
 80082a8:	46de      	mov	lr, fp
 80082aa:	b5e0      	push	{r5, r6, r7, lr}
 80082ac:	000d      	movs	r5, r1
 80082ae:	030e      	lsls	r6, r1, #12
 80082b0:	0049      	lsls	r1, r1, #1
 80082b2:	0d49      	lsrs	r1, r1, #21
 80082b4:	468a      	mov	sl, r1
 80082b6:	0fdf      	lsrs	r7, r3, #31
 80082b8:	0fe9      	lsrs	r1, r5, #31
 80082ba:	46bc      	mov	ip, r7
 80082bc:	b083      	sub	sp, #12
 80082be:	4f2e      	ldr	r7, [pc, #184]	@ (8008378 <__ledf2+0xd8>)
 80082c0:	0004      	movs	r4, r0
 80082c2:	4680      	mov	r8, r0
 80082c4:	9101      	str	r1, [sp, #4]
 80082c6:	0058      	lsls	r0, r3, #1
 80082c8:	0319      	lsls	r1, r3, #12
 80082ca:	4691      	mov	r9, r2
 80082cc:	0b36      	lsrs	r6, r6, #12
 80082ce:	0b09      	lsrs	r1, r1, #12
 80082d0:	0d40      	lsrs	r0, r0, #21
 80082d2:	45ba      	cmp	sl, r7
 80082d4:	d01e      	beq.n	8008314 <__ledf2+0x74>
 80082d6:	42b8      	cmp	r0, r7
 80082d8:	d00d      	beq.n	80082f6 <__ledf2+0x56>
 80082da:	4657      	mov	r7, sl
 80082dc:	2f00      	cmp	r7, #0
 80082de:	d127      	bne.n	8008330 <__ledf2+0x90>
 80082e0:	4334      	orrs	r4, r6
 80082e2:	2800      	cmp	r0, #0
 80082e4:	d133      	bne.n	800834e <__ledf2+0xae>
 80082e6:	430a      	orrs	r2, r1
 80082e8:	d034      	beq.n	8008354 <__ledf2+0xb4>
 80082ea:	2c00      	cmp	r4, #0
 80082ec:	d140      	bne.n	8008370 <__ledf2+0xd0>
 80082ee:	4663      	mov	r3, ip
 80082f0:	0058      	lsls	r0, r3, #1
 80082f2:	3801      	subs	r0, #1
 80082f4:	e015      	b.n	8008322 <__ledf2+0x82>
 80082f6:	4311      	orrs	r1, r2
 80082f8:	d112      	bne.n	8008320 <__ledf2+0x80>
 80082fa:	4653      	mov	r3, sl
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d101      	bne.n	8008304 <__ledf2+0x64>
 8008300:	4326      	orrs	r6, r4
 8008302:	d0f4      	beq.n	80082ee <__ledf2+0x4e>
 8008304:	9b01      	ldr	r3, [sp, #4]
 8008306:	4563      	cmp	r3, ip
 8008308:	d01d      	beq.n	8008346 <__ledf2+0xa6>
 800830a:	2001      	movs	r0, #1
 800830c:	9b01      	ldr	r3, [sp, #4]
 800830e:	425f      	negs	r7, r3
 8008310:	4338      	orrs	r0, r7
 8008312:	e006      	b.n	8008322 <__ledf2+0x82>
 8008314:	4326      	orrs	r6, r4
 8008316:	d103      	bne.n	8008320 <__ledf2+0x80>
 8008318:	4550      	cmp	r0, sl
 800831a:	d1f6      	bne.n	800830a <__ledf2+0x6a>
 800831c:	4311      	orrs	r1, r2
 800831e:	d01c      	beq.n	800835a <__ledf2+0xba>
 8008320:	2002      	movs	r0, #2
 8008322:	b003      	add	sp, #12
 8008324:	bcf0      	pop	{r4, r5, r6, r7}
 8008326:	46bb      	mov	fp, r7
 8008328:	46b2      	mov	sl, r6
 800832a:	46a9      	mov	r9, r5
 800832c:	46a0      	mov	r8, r4
 800832e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008330:	2800      	cmp	r0, #0
 8008332:	d0ea      	beq.n	800830a <__ledf2+0x6a>
 8008334:	9b01      	ldr	r3, [sp, #4]
 8008336:	4563      	cmp	r3, ip
 8008338:	d1e7      	bne.n	800830a <__ledf2+0x6a>
 800833a:	4582      	cmp	sl, r0
 800833c:	dce5      	bgt.n	800830a <__ledf2+0x6a>
 800833e:	db02      	blt.n	8008346 <__ledf2+0xa6>
 8008340:	428e      	cmp	r6, r1
 8008342:	d8e2      	bhi.n	800830a <__ledf2+0x6a>
 8008344:	d00e      	beq.n	8008364 <__ledf2+0xc4>
 8008346:	9b01      	ldr	r3, [sp, #4]
 8008348:	0058      	lsls	r0, r3, #1
 800834a:	3801      	subs	r0, #1
 800834c:	e7e9      	b.n	8008322 <__ledf2+0x82>
 800834e:	2c00      	cmp	r4, #0
 8008350:	d0cd      	beq.n	80082ee <__ledf2+0x4e>
 8008352:	e7d7      	b.n	8008304 <__ledf2+0x64>
 8008354:	2c00      	cmp	r4, #0
 8008356:	d0e4      	beq.n	8008322 <__ledf2+0x82>
 8008358:	e7d7      	b.n	800830a <__ledf2+0x6a>
 800835a:	9b01      	ldr	r3, [sp, #4]
 800835c:	2000      	movs	r0, #0
 800835e:	4563      	cmp	r3, ip
 8008360:	d0df      	beq.n	8008322 <__ledf2+0x82>
 8008362:	e7d2      	b.n	800830a <__ledf2+0x6a>
 8008364:	45c8      	cmp	r8, r9
 8008366:	d8d0      	bhi.n	800830a <__ledf2+0x6a>
 8008368:	2000      	movs	r0, #0
 800836a:	45c8      	cmp	r8, r9
 800836c:	d2d9      	bcs.n	8008322 <__ledf2+0x82>
 800836e:	e7ea      	b.n	8008346 <__ledf2+0xa6>
 8008370:	9b01      	ldr	r3, [sp, #4]
 8008372:	4563      	cmp	r3, ip
 8008374:	d0e4      	beq.n	8008340 <__ledf2+0xa0>
 8008376:	e7c8      	b.n	800830a <__ledf2+0x6a>
 8008378:	000007ff 	.word	0x000007ff

0800837c <__aeabi_dmul>:
 800837c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800837e:	4657      	mov	r7, sl
 8008380:	464e      	mov	r6, r9
 8008382:	4645      	mov	r5, r8
 8008384:	46de      	mov	lr, fp
 8008386:	b5e0      	push	{r5, r6, r7, lr}
 8008388:	001f      	movs	r7, r3
 800838a:	030b      	lsls	r3, r1, #12
 800838c:	0b1b      	lsrs	r3, r3, #12
 800838e:	0016      	movs	r6, r2
 8008390:	4698      	mov	r8, r3
 8008392:	0fca      	lsrs	r2, r1, #31
 8008394:	004b      	lsls	r3, r1, #1
 8008396:	0004      	movs	r4, r0
 8008398:	4692      	mov	sl, r2
 800839a:	b085      	sub	sp, #20
 800839c:	0d5b      	lsrs	r3, r3, #21
 800839e:	d100      	bne.n	80083a2 <__aeabi_dmul+0x26>
 80083a0:	e1c2      	b.n	8008728 <__aeabi_dmul+0x3ac>
 80083a2:	4acc      	ldr	r2, [pc, #816]	@ (80086d4 <__aeabi_dmul+0x358>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d100      	bne.n	80083aa <__aeabi_dmul+0x2e>
 80083a8:	e128      	b.n	80085fc <__aeabi_dmul+0x280>
 80083aa:	4641      	mov	r1, r8
 80083ac:	0f42      	lsrs	r2, r0, #29
 80083ae:	00c9      	lsls	r1, r1, #3
 80083b0:	430a      	orrs	r2, r1
 80083b2:	2180      	movs	r1, #128	@ 0x80
 80083b4:	0409      	lsls	r1, r1, #16
 80083b6:	4311      	orrs	r1, r2
 80083b8:	00c2      	lsls	r2, r0, #3
 80083ba:	4691      	mov	r9, r2
 80083bc:	4ac6      	ldr	r2, [pc, #792]	@ (80086d8 <__aeabi_dmul+0x35c>)
 80083be:	4688      	mov	r8, r1
 80083c0:	4693      	mov	fp, r2
 80083c2:	449b      	add	fp, r3
 80083c4:	2300      	movs	r3, #0
 80083c6:	2500      	movs	r5, #0
 80083c8:	9301      	str	r3, [sp, #4]
 80083ca:	033c      	lsls	r4, r7, #12
 80083cc:	007a      	lsls	r2, r7, #1
 80083ce:	0ffb      	lsrs	r3, r7, #31
 80083d0:	0030      	movs	r0, r6
 80083d2:	0b24      	lsrs	r4, r4, #12
 80083d4:	0d52      	lsrs	r2, r2, #21
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	d100      	bne.n	80083dc <__aeabi_dmul+0x60>
 80083da:	e185      	b.n	80086e8 <__aeabi_dmul+0x36c>
 80083dc:	4bbd      	ldr	r3, [pc, #756]	@ (80086d4 <__aeabi_dmul+0x358>)
 80083de:	429a      	cmp	r2, r3
 80083e0:	d100      	bne.n	80083e4 <__aeabi_dmul+0x68>
 80083e2:	e160      	b.n	80086a6 <__aeabi_dmul+0x32a>
 80083e4:	4bbc      	ldr	r3, [pc, #752]	@ (80086d8 <__aeabi_dmul+0x35c>)
 80083e6:	469c      	mov	ip, r3
 80083e8:	4462      	add	r2, ip
 80083ea:	4493      	add	fp, r2
 80083ec:	2d0a      	cmp	r5, #10
 80083ee:	dd00      	ble.n	80083f2 <__aeabi_dmul+0x76>
 80083f0:	e114      	b.n	800861c <__aeabi_dmul+0x2a0>
 80083f2:	0f73      	lsrs	r3, r6, #29
 80083f4:	00e4      	lsls	r4, r4, #3
 80083f6:	431c      	orrs	r4, r3
 80083f8:	2380      	movs	r3, #128	@ 0x80
 80083fa:	041b      	lsls	r3, r3, #16
 80083fc:	4323      	orrs	r3, r4
 80083fe:	00f0      	lsls	r0, r6, #3
 8008400:	4652      	mov	r2, sl
 8008402:	9900      	ldr	r1, [sp, #0]
 8008404:	2600      	movs	r6, #0
 8008406:	404a      	eors	r2, r1
 8008408:	4692      	mov	sl, r2
 800840a:	2d02      	cmp	r5, #2
 800840c:	dd11      	ble.n	8008432 <__aeabi_dmul+0xb6>
 800840e:	2201      	movs	r2, #1
 8008410:	40aa      	lsls	r2, r5
 8008412:	21a6      	movs	r1, #166	@ 0xa6
 8008414:	0014      	movs	r4, r2
 8008416:	00c9      	lsls	r1, r1, #3
 8008418:	400c      	ands	r4, r1
 800841a:	420a      	tst	r2, r1
 800841c:	d000      	beq.n	8008420 <__aeabi_dmul+0xa4>
 800841e:	e0fd      	b.n	800861c <__aeabi_dmul+0x2a0>
 8008420:	2190      	movs	r1, #144	@ 0x90
 8008422:	0089      	lsls	r1, r1, #2
 8008424:	420a      	tst	r2, r1
 8008426:	d000      	beq.n	800842a <__aeabi_dmul+0xae>
 8008428:	e1d4      	b.n	80087d4 <__aeabi_dmul+0x458>
 800842a:	2188      	movs	r1, #136	@ 0x88
 800842c:	4211      	tst	r1, r2
 800842e:	d000      	beq.n	8008432 <__aeabi_dmul+0xb6>
 8008430:	e0ef      	b.n	8008612 <__aeabi_dmul+0x296>
 8008432:	4649      	mov	r1, r9
 8008434:	464a      	mov	r2, r9
 8008436:	0409      	lsls	r1, r1, #16
 8008438:	0c14      	lsrs	r4, r2, #16
 800843a:	0c09      	lsrs	r1, r1, #16
 800843c:	0c02      	lsrs	r2, r0, #16
 800843e:	000f      	movs	r7, r1
 8008440:	0015      	movs	r5, r2
 8008442:	0400      	lsls	r0, r0, #16
 8008444:	0c00      	lsrs	r0, r0, #16
 8008446:	4365      	muls	r5, r4
 8008448:	4347      	muls	r7, r0
 800844a:	9501      	str	r5, [sp, #4]
 800844c:	46b9      	mov	r9, r7
 800844e:	002f      	movs	r7, r5
 8008450:	000d      	movs	r5, r1
 8008452:	0006      	movs	r6, r0
 8008454:	4355      	muls	r5, r2
 8008456:	46ac      	mov	ip, r5
 8008458:	464d      	mov	r5, r9
 800845a:	4366      	muls	r6, r4
 800845c:	0c2d      	lsrs	r5, r5, #16
 800845e:	44b4      	add	ip, r6
 8008460:	4465      	add	r5, ip
 8008462:	42ae      	cmp	r6, r5
 8008464:	d905      	bls.n	8008472 <__aeabi_dmul+0xf6>
 8008466:	003e      	movs	r6, r7
 8008468:	2780      	movs	r7, #128	@ 0x80
 800846a:	027f      	lsls	r7, r7, #9
 800846c:	46bc      	mov	ip, r7
 800846e:	4466      	add	r6, ip
 8008470:	9601      	str	r6, [sp, #4]
 8008472:	464f      	mov	r7, r9
 8008474:	043f      	lsls	r7, r7, #16
 8008476:	0c3f      	lsrs	r7, r7, #16
 8008478:	0c2e      	lsrs	r6, r5, #16
 800847a:	042d      	lsls	r5, r5, #16
 800847c:	19ed      	adds	r5, r5, r7
 800847e:	9502      	str	r5, [sp, #8]
 8008480:	0c1d      	lsrs	r5, r3, #16
 8008482:	041b      	lsls	r3, r3, #16
 8008484:	0c1b      	lsrs	r3, r3, #16
 8008486:	9500      	str	r5, [sp, #0]
 8008488:	001d      	movs	r5, r3
 800848a:	001f      	movs	r7, r3
 800848c:	4365      	muls	r5, r4
 800848e:	434f      	muls	r7, r1
 8008490:	46ac      	mov	ip, r5
 8008492:	9d00      	ldr	r5, [sp, #0]
 8008494:	4369      	muls	r1, r5
 8008496:	436c      	muls	r4, r5
 8008498:	0c3d      	lsrs	r5, r7, #16
 800849a:	46a9      	mov	r9, r5
 800849c:	4461      	add	r1, ip
 800849e:	4449      	add	r1, r9
 80084a0:	458c      	cmp	ip, r1
 80084a2:	d903      	bls.n	80084ac <__aeabi_dmul+0x130>
 80084a4:	2580      	movs	r5, #128	@ 0x80
 80084a6:	026d      	lsls	r5, r5, #9
 80084a8:	46ac      	mov	ip, r5
 80084aa:	4464      	add	r4, ip
 80084ac:	043f      	lsls	r7, r7, #16
 80084ae:	0c0d      	lsrs	r5, r1, #16
 80084b0:	0c3f      	lsrs	r7, r7, #16
 80084b2:	0409      	lsls	r1, r1, #16
 80084b4:	19c9      	adds	r1, r1, r7
 80084b6:	46ac      	mov	ip, r5
 80084b8:	1875      	adds	r5, r6, r1
 80084ba:	9503      	str	r5, [sp, #12]
 80084bc:	4645      	mov	r5, r8
 80084be:	042e      	lsls	r6, r5, #16
 80084c0:	0c36      	lsrs	r6, r6, #16
 80084c2:	0c2f      	lsrs	r7, r5, #16
 80084c4:	0035      	movs	r5, r6
 80084c6:	4345      	muls	r5, r0
 80084c8:	4378      	muls	r0, r7
 80084ca:	4680      	mov	r8, r0
 80084cc:	0038      	movs	r0, r7
 80084ce:	4464      	add	r4, ip
 80084d0:	46ac      	mov	ip, r5
 80084d2:	0c2d      	lsrs	r5, r5, #16
 80084d4:	46a9      	mov	r9, r5
 80084d6:	4350      	muls	r0, r2
 80084d8:	4372      	muls	r2, r6
 80084da:	4442      	add	r2, r8
 80084dc:	444a      	add	r2, r9
 80084de:	4590      	cmp	r8, r2
 80084e0:	d903      	bls.n	80084ea <__aeabi_dmul+0x16e>
 80084e2:	2580      	movs	r5, #128	@ 0x80
 80084e4:	026d      	lsls	r5, r5, #9
 80084e6:	46a8      	mov	r8, r5
 80084e8:	4440      	add	r0, r8
 80084ea:	0c15      	lsrs	r5, r2, #16
 80084ec:	46a8      	mov	r8, r5
 80084ee:	4665      	mov	r5, ip
 80084f0:	042d      	lsls	r5, r5, #16
 80084f2:	0c2d      	lsrs	r5, r5, #16
 80084f4:	46ac      	mov	ip, r5
 80084f6:	0035      	movs	r5, r6
 80084f8:	435d      	muls	r5, r3
 80084fa:	0412      	lsls	r2, r2, #16
 80084fc:	4462      	add	r2, ip
 80084fe:	46ac      	mov	ip, r5
 8008500:	437b      	muls	r3, r7
 8008502:	9d00      	ldr	r5, [sp, #0]
 8008504:	4440      	add	r0, r8
 8008506:	4698      	mov	r8, r3
 8008508:	002b      	movs	r3, r5
 800850a:	436e      	muls	r6, r5
 800850c:	4665      	mov	r5, ip
 800850e:	437b      	muls	r3, r7
 8008510:	4446      	add	r6, r8
 8008512:	0c2d      	lsrs	r5, r5, #16
 8008514:	19ad      	adds	r5, r5, r6
 8008516:	001f      	movs	r7, r3
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	45a8      	cmp	r8, r5
 800851c:	d904      	bls.n	8008528 <__aeabi_dmul+0x1ac>
 800851e:	2380      	movs	r3, #128	@ 0x80
 8008520:	025b      	lsls	r3, r3, #9
 8008522:	4698      	mov	r8, r3
 8008524:	4447      	add	r7, r8
 8008526:	9700      	str	r7, [sp, #0]
 8008528:	9b03      	ldr	r3, [sp, #12]
 800852a:	9e01      	ldr	r6, [sp, #4]
 800852c:	4698      	mov	r8, r3
 800852e:	042b      	lsls	r3, r5, #16
 8008530:	4446      	add	r6, r8
 8008532:	4698      	mov	r8, r3
 8008534:	4663      	mov	r3, ip
 8008536:	428e      	cmp	r6, r1
 8008538:	4189      	sbcs	r1, r1
 800853a:	041b      	lsls	r3, r3, #16
 800853c:	0c1b      	lsrs	r3, r3, #16
 800853e:	4443      	add	r3, r8
 8008540:	18b6      	adds	r6, r6, r2
 8008542:	4249      	negs	r1, r1
 8008544:	191b      	adds	r3, r3, r4
 8008546:	185f      	adds	r7, r3, r1
 8008548:	4296      	cmp	r6, r2
 800854a:	4192      	sbcs	r2, r2
 800854c:	46bc      	mov	ip, r7
 800854e:	4252      	negs	r2, r2
 8008550:	4680      	mov	r8, r0
 8008552:	4691      	mov	r9, r2
 8008554:	458c      	cmp	ip, r1
 8008556:	4189      	sbcs	r1, r1
 8008558:	42a3      	cmp	r3, r4
 800855a:	419b      	sbcs	r3, r3
 800855c:	44e0      	add	r8, ip
 800855e:	44c1      	add	r9, r8
 8008560:	4249      	negs	r1, r1
 8008562:	425b      	negs	r3, r3
 8008564:	4591      	cmp	r9, r2
 8008566:	4192      	sbcs	r2, r2
 8008568:	430b      	orrs	r3, r1
 800856a:	4580      	cmp	r8, r0
 800856c:	4189      	sbcs	r1, r1
 800856e:	0c2d      	lsrs	r5, r5, #16
 8008570:	4249      	negs	r1, r1
 8008572:	4252      	negs	r2, r2
 8008574:	430a      	orrs	r2, r1
 8008576:	195b      	adds	r3, r3, r5
 8008578:	189b      	adds	r3, r3, r2
 800857a:	9a00      	ldr	r2, [sp, #0]
 800857c:	9902      	ldr	r1, [sp, #8]
 800857e:	4694      	mov	ip, r2
 8008580:	464a      	mov	r2, r9
 8008582:	4463      	add	r3, ip
 8008584:	025b      	lsls	r3, r3, #9
 8008586:	0dd2      	lsrs	r2, r2, #23
 8008588:	431a      	orrs	r2, r3
 800858a:	4690      	mov	r8, r2
 800858c:	0272      	lsls	r2, r6, #9
 800858e:	430a      	orrs	r2, r1
 8008590:	1e51      	subs	r1, r2, #1
 8008592:	418a      	sbcs	r2, r1
 8008594:	0df6      	lsrs	r6, r6, #23
 8008596:	4316      	orrs	r6, r2
 8008598:	464a      	mov	r2, r9
 800859a:	0252      	lsls	r2, r2, #9
 800859c:	4316      	orrs	r6, r2
 800859e:	46b1      	mov	r9, r6
 80085a0:	01db      	lsls	r3, r3, #7
 80085a2:	d454      	bmi.n	800864e <__aeabi_dmul+0x2d2>
 80085a4:	4a4d      	ldr	r2, [pc, #308]	@ (80086dc <__aeabi_dmul+0x360>)
 80085a6:	445a      	add	r2, fp
 80085a8:	2a00      	cmp	r2, #0
 80085aa:	dc00      	bgt.n	80085ae <__aeabi_dmul+0x232>
 80085ac:	e118      	b.n	80087e0 <__aeabi_dmul+0x464>
 80085ae:	0033      	movs	r3, r6
 80085b0:	075b      	lsls	r3, r3, #29
 80085b2:	d015      	beq.n	80085e0 <__aeabi_dmul+0x264>
 80085b4:	210f      	movs	r1, #15
 80085b6:	465b      	mov	r3, fp
 80085b8:	4031      	ands	r1, r6
 80085ba:	2904      	cmp	r1, #4
 80085bc:	d010      	beq.n	80085e0 <__aeabi_dmul+0x264>
 80085be:	4649      	mov	r1, r9
 80085c0:	1d08      	adds	r0, r1, #4
 80085c2:	4548      	cmp	r0, r9
 80085c4:	4189      	sbcs	r1, r1
 80085c6:	4681      	mov	r9, r0
 80085c8:	4249      	negs	r1, r1
 80085ca:	4488      	add	r8, r1
 80085cc:	4641      	mov	r1, r8
 80085ce:	01c9      	lsls	r1, r1, #7
 80085d0:	d506      	bpl.n	80085e0 <__aeabi_dmul+0x264>
 80085d2:	4641      	mov	r1, r8
 80085d4:	4a42      	ldr	r2, [pc, #264]	@ (80086e0 <__aeabi_dmul+0x364>)
 80085d6:	4011      	ands	r1, r2
 80085d8:	2280      	movs	r2, #128	@ 0x80
 80085da:	4688      	mov	r8, r1
 80085dc:	00d2      	lsls	r2, r2, #3
 80085de:	189a      	adds	r2, r3, r2
 80085e0:	4b40      	ldr	r3, [pc, #256]	@ (80086e4 <__aeabi_dmul+0x368>)
 80085e2:	429a      	cmp	r2, r3
 80085e4:	dd00      	ble.n	80085e8 <__aeabi_dmul+0x26c>
 80085e6:	e12b      	b.n	8008840 <__aeabi_dmul+0x4c4>
 80085e8:	4641      	mov	r1, r8
 80085ea:	464b      	mov	r3, r9
 80085ec:	074c      	lsls	r4, r1, #29
 80085ee:	08db      	lsrs	r3, r3, #3
 80085f0:	431c      	orrs	r4, r3
 80085f2:	0552      	lsls	r2, r2, #21
 80085f4:	024b      	lsls	r3, r1, #9
 80085f6:	0b1b      	lsrs	r3, r3, #12
 80085f8:	0d52      	lsrs	r2, r2, #21
 80085fa:	e01a      	b.n	8008632 <__aeabi_dmul+0x2b6>
 80085fc:	4642      	mov	r2, r8
 80085fe:	4302      	orrs	r2, r0
 8008600:	4691      	mov	r9, r2
 8008602:	d000      	beq.n	8008606 <__aeabi_dmul+0x28a>
 8008604:	e0e0      	b.n	80087c8 <__aeabi_dmul+0x44c>
 8008606:	469b      	mov	fp, r3
 8008608:	2302      	movs	r3, #2
 800860a:	4690      	mov	r8, r2
 800860c:	2508      	movs	r5, #8
 800860e:	9301      	str	r3, [sp, #4]
 8008610:	e6db      	b.n	80083ca <__aeabi_dmul+0x4e>
 8008612:	9a00      	ldr	r2, [sp, #0]
 8008614:	4698      	mov	r8, r3
 8008616:	4692      	mov	sl, r2
 8008618:	4681      	mov	r9, r0
 800861a:	9601      	str	r6, [sp, #4]
 800861c:	9b01      	ldr	r3, [sp, #4]
 800861e:	2b02      	cmp	r3, #2
 8008620:	d100      	bne.n	8008624 <__aeabi_dmul+0x2a8>
 8008622:	e10d      	b.n	8008840 <__aeabi_dmul+0x4c4>
 8008624:	2b03      	cmp	r3, #3
 8008626:	d035      	beq.n	8008694 <__aeabi_dmul+0x318>
 8008628:	2b01      	cmp	r3, #1
 800862a:	d11b      	bne.n	8008664 <__aeabi_dmul+0x2e8>
 800862c:	2200      	movs	r2, #0
 800862e:	2300      	movs	r3, #0
 8008630:	2400      	movs	r4, #0
 8008632:	0512      	lsls	r2, r2, #20
 8008634:	431a      	orrs	r2, r3
 8008636:	4653      	mov	r3, sl
 8008638:	07db      	lsls	r3, r3, #31
 800863a:	431a      	orrs	r2, r3
 800863c:	0020      	movs	r0, r4
 800863e:	0011      	movs	r1, r2
 8008640:	b005      	add	sp, #20
 8008642:	bcf0      	pop	{r4, r5, r6, r7}
 8008644:	46bb      	mov	fp, r7
 8008646:	46b2      	mov	sl, r6
 8008648:	46a9      	mov	r9, r5
 800864a:	46a0      	mov	r8, r4
 800864c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800864e:	2201      	movs	r2, #1
 8008650:	0873      	lsrs	r3, r6, #1
 8008652:	4032      	ands	r2, r6
 8008654:	4313      	orrs	r3, r2
 8008656:	4642      	mov	r2, r8
 8008658:	07d2      	lsls	r2, r2, #31
 800865a:	4313      	orrs	r3, r2
 800865c:	4699      	mov	r9, r3
 800865e:	4643      	mov	r3, r8
 8008660:	085b      	lsrs	r3, r3, #1
 8008662:	4698      	mov	r8, r3
 8008664:	2280      	movs	r2, #128	@ 0x80
 8008666:	465b      	mov	r3, fp
 8008668:	00d2      	lsls	r2, r2, #3
 800866a:	445a      	add	r2, fp
 800866c:	3301      	adds	r3, #1
 800866e:	2a00      	cmp	r2, #0
 8008670:	dc00      	bgt.n	8008674 <__aeabi_dmul+0x2f8>
 8008672:	e0b6      	b.n	80087e2 <__aeabi_dmul+0x466>
 8008674:	4649      	mov	r1, r9
 8008676:	0749      	lsls	r1, r1, #29
 8008678:	d0a8      	beq.n	80085cc <__aeabi_dmul+0x250>
 800867a:	210f      	movs	r1, #15
 800867c:	4648      	mov	r0, r9
 800867e:	4001      	ands	r1, r0
 8008680:	2904      	cmp	r1, #4
 8008682:	d19c      	bne.n	80085be <__aeabi_dmul+0x242>
 8008684:	e7a2      	b.n	80085cc <__aeabi_dmul+0x250>
 8008686:	2d0f      	cmp	r5, #15
 8008688:	d100      	bne.n	800868c <__aeabi_dmul+0x310>
 800868a:	e0fd      	b.n	8008888 <__aeabi_dmul+0x50c>
 800868c:	9b00      	ldr	r3, [sp, #0]
 800868e:	46a0      	mov	r8, r4
 8008690:	469a      	mov	sl, r3
 8008692:	46b1      	mov	r9, r6
 8008694:	2380      	movs	r3, #128	@ 0x80
 8008696:	4642      	mov	r2, r8
 8008698:	031b      	lsls	r3, r3, #12
 800869a:	4313      	orrs	r3, r2
 800869c:	031b      	lsls	r3, r3, #12
 800869e:	464c      	mov	r4, r9
 80086a0:	4a0c      	ldr	r2, [pc, #48]	@ (80086d4 <__aeabi_dmul+0x358>)
 80086a2:	0b1b      	lsrs	r3, r3, #12
 80086a4:	e7c5      	b.n	8008632 <__aeabi_dmul+0x2b6>
 80086a6:	490b      	ldr	r1, [pc, #44]	@ (80086d4 <__aeabi_dmul+0x358>)
 80086a8:	0033      	movs	r3, r6
 80086aa:	468c      	mov	ip, r1
 80086ac:	4323      	orrs	r3, r4
 80086ae:	44e3      	add	fp, ip
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d177      	bne.n	80087a4 <__aeabi_dmul+0x428>
 80086b4:	2102      	movs	r1, #2
 80086b6:	4329      	orrs	r1, r5
 80086b8:	290a      	cmp	r1, #10
 80086ba:	dcaf      	bgt.n	800861c <__aeabi_dmul+0x2a0>
 80086bc:	4650      	mov	r0, sl
 80086be:	9c00      	ldr	r4, [sp, #0]
 80086c0:	4060      	eors	r0, r4
 80086c2:	4682      	mov	sl, r0
 80086c4:	2d00      	cmp	r5, #0
 80086c6:	d100      	bne.n	80086ca <__aeabi_dmul+0x34e>
 80086c8:	e10e      	b.n	80088e8 <__aeabi_dmul+0x56c>
 80086ca:	000d      	movs	r5, r1
 80086cc:	2000      	movs	r0, #0
 80086ce:	2602      	movs	r6, #2
 80086d0:	e69d      	b.n	800840e <__aeabi_dmul+0x92>
 80086d2:	46c0      	nop			@ (mov r8, r8)
 80086d4:	000007ff 	.word	0x000007ff
 80086d8:	fffffc01 	.word	0xfffffc01
 80086dc:	000003ff 	.word	0x000003ff
 80086e0:	feffffff 	.word	0xfeffffff
 80086e4:	000007fe 	.word	0x000007fe
 80086e8:	0023      	movs	r3, r4
 80086ea:	4333      	orrs	r3, r6
 80086ec:	d04b      	beq.n	8008786 <__aeabi_dmul+0x40a>
 80086ee:	2c00      	cmp	r4, #0
 80086f0:	d100      	bne.n	80086f4 <__aeabi_dmul+0x378>
 80086f2:	e0bb      	b.n	800886c <__aeabi_dmul+0x4f0>
 80086f4:	0020      	movs	r0, r4
 80086f6:	f7f7 ff8f 	bl	8000618 <__clzsi2>
 80086fa:	0003      	movs	r3, r0
 80086fc:	0002      	movs	r2, r0
 80086fe:	3b0b      	subs	r3, #11
 8008700:	201d      	movs	r0, #29
 8008702:	1ac3      	subs	r3, r0, r3
 8008704:	0030      	movs	r0, r6
 8008706:	40d8      	lsrs	r0, r3
 8008708:	0011      	movs	r1, r2
 800870a:	0003      	movs	r3, r0
 800870c:	0030      	movs	r0, r6
 800870e:	3908      	subs	r1, #8
 8008710:	408c      	lsls	r4, r1
 8008712:	4088      	lsls	r0, r1
 8008714:	4323      	orrs	r3, r4
 8008716:	4659      	mov	r1, fp
 8008718:	1a8a      	subs	r2, r1, r2
 800871a:	4978      	ldr	r1, [pc, #480]	@ (80088fc <__aeabi_dmul+0x580>)
 800871c:	468b      	mov	fp, r1
 800871e:	4493      	add	fp, r2
 8008720:	2d0a      	cmp	r5, #10
 8008722:	dc00      	bgt.n	8008726 <__aeabi_dmul+0x3aa>
 8008724:	e66c      	b.n	8008400 <__aeabi_dmul+0x84>
 8008726:	e779      	b.n	800861c <__aeabi_dmul+0x2a0>
 8008728:	4643      	mov	r3, r8
 800872a:	4303      	orrs	r3, r0
 800872c:	4699      	mov	r9, r3
 800872e:	d023      	beq.n	8008778 <__aeabi_dmul+0x3fc>
 8008730:	4643      	mov	r3, r8
 8008732:	2b00      	cmp	r3, #0
 8008734:	d100      	bne.n	8008738 <__aeabi_dmul+0x3bc>
 8008736:	e087      	b.n	8008848 <__aeabi_dmul+0x4cc>
 8008738:	4640      	mov	r0, r8
 800873a:	f7f7 ff6d 	bl	8000618 <__clzsi2>
 800873e:	230b      	movs	r3, #11
 8008740:	425b      	negs	r3, r3
 8008742:	469c      	mov	ip, r3
 8008744:	0002      	movs	r2, r0
 8008746:	4484      	add	ip, r0
 8008748:	0011      	movs	r1, r2
 800874a:	4640      	mov	r0, r8
 800874c:	3908      	subs	r1, #8
 800874e:	4088      	lsls	r0, r1
 8008750:	231d      	movs	r3, #29
 8008752:	4680      	mov	r8, r0
 8008754:	4660      	mov	r0, ip
 8008756:	1a1b      	subs	r3, r3, r0
 8008758:	0020      	movs	r0, r4
 800875a:	40d8      	lsrs	r0, r3
 800875c:	0003      	movs	r3, r0
 800875e:	4640      	mov	r0, r8
 8008760:	4303      	orrs	r3, r0
 8008762:	4698      	mov	r8, r3
 8008764:	0023      	movs	r3, r4
 8008766:	408b      	lsls	r3, r1
 8008768:	4699      	mov	r9, r3
 800876a:	4b64      	ldr	r3, [pc, #400]	@ (80088fc <__aeabi_dmul+0x580>)
 800876c:	2500      	movs	r5, #0
 800876e:	1a9b      	subs	r3, r3, r2
 8008770:	469b      	mov	fp, r3
 8008772:	2300      	movs	r3, #0
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	e628      	b.n	80083ca <__aeabi_dmul+0x4e>
 8008778:	2300      	movs	r3, #0
 800877a:	4698      	mov	r8, r3
 800877c:	469b      	mov	fp, r3
 800877e:	3301      	adds	r3, #1
 8008780:	2504      	movs	r5, #4
 8008782:	9301      	str	r3, [sp, #4]
 8008784:	e621      	b.n	80083ca <__aeabi_dmul+0x4e>
 8008786:	2201      	movs	r2, #1
 8008788:	4315      	orrs	r5, r2
 800878a:	2d0a      	cmp	r5, #10
 800878c:	dd00      	ble.n	8008790 <__aeabi_dmul+0x414>
 800878e:	e745      	b.n	800861c <__aeabi_dmul+0x2a0>
 8008790:	4652      	mov	r2, sl
 8008792:	9900      	ldr	r1, [sp, #0]
 8008794:	404a      	eors	r2, r1
 8008796:	4692      	mov	sl, r2
 8008798:	2d02      	cmp	r5, #2
 800879a:	dc00      	bgt.n	800879e <__aeabi_dmul+0x422>
 800879c:	e746      	b.n	800862c <__aeabi_dmul+0x2b0>
 800879e:	2000      	movs	r0, #0
 80087a0:	2601      	movs	r6, #1
 80087a2:	e634      	b.n	800840e <__aeabi_dmul+0x92>
 80087a4:	2303      	movs	r3, #3
 80087a6:	431d      	orrs	r5, r3
 80087a8:	2d0a      	cmp	r5, #10
 80087aa:	dd00      	ble.n	80087ae <__aeabi_dmul+0x432>
 80087ac:	e76b      	b.n	8008686 <__aeabi_dmul+0x30a>
 80087ae:	4653      	mov	r3, sl
 80087b0:	9a00      	ldr	r2, [sp, #0]
 80087b2:	2188      	movs	r1, #136	@ 0x88
 80087b4:	4053      	eors	r3, r2
 80087b6:	2201      	movs	r2, #1
 80087b8:	40aa      	lsls	r2, r5
 80087ba:	469a      	mov	sl, r3
 80087bc:	2603      	movs	r6, #3
 80087be:	0023      	movs	r3, r4
 80087c0:	4211      	tst	r1, r2
 80087c2:	d100      	bne.n	80087c6 <__aeabi_dmul+0x44a>
 80087c4:	e635      	b.n	8008432 <__aeabi_dmul+0xb6>
 80087c6:	e724      	b.n	8008612 <__aeabi_dmul+0x296>
 80087c8:	469b      	mov	fp, r3
 80087ca:	2303      	movs	r3, #3
 80087cc:	4681      	mov	r9, r0
 80087ce:	250c      	movs	r5, #12
 80087d0:	9301      	str	r3, [sp, #4]
 80087d2:	e5fa      	b.n	80083ca <__aeabi_dmul+0x4e>
 80087d4:	2300      	movs	r3, #0
 80087d6:	469a      	mov	sl, r3
 80087d8:	2380      	movs	r3, #128	@ 0x80
 80087da:	4a49      	ldr	r2, [pc, #292]	@ (8008900 <__aeabi_dmul+0x584>)
 80087dc:	031b      	lsls	r3, r3, #12
 80087de:	e728      	b.n	8008632 <__aeabi_dmul+0x2b6>
 80087e0:	465b      	mov	r3, fp
 80087e2:	2101      	movs	r1, #1
 80087e4:	1a89      	subs	r1, r1, r2
 80087e6:	2938      	cmp	r1, #56	@ 0x38
 80087e8:	dd00      	ble.n	80087ec <__aeabi_dmul+0x470>
 80087ea:	e71f      	b.n	800862c <__aeabi_dmul+0x2b0>
 80087ec:	291f      	cmp	r1, #31
 80087ee:	dd5a      	ble.n	80088a6 <__aeabi_dmul+0x52a>
 80087f0:	201f      	movs	r0, #31
 80087f2:	4240      	negs	r0, r0
 80087f4:	1a82      	subs	r2, r0, r2
 80087f6:	4640      	mov	r0, r8
 80087f8:	40d0      	lsrs	r0, r2
 80087fa:	2920      	cmp	r1, #32
 80087fc:	d008      	beq.n	8008810 <__aeabi_dmul+0x494>
 80087fe:	4a41      	ldr	r2, [pc, #260]	@ (8008904 <__aeabi_dmul+0x588>)
 8008800:	4694      	mov	ip, r2
 8008802:	4642      	mov	r2, r8
 8008804:	4463      	add	r3, ip
 8008806:	409a      	lsls	r2, r3
 8008808:	0013      	movs	r3, r2
 800880a:	464a      	mov	r2, r9
 800880c:	431a      	orrs	r2, r3
 800880e:	4691      	mov	r9, r2
 8008810:	464a      	mov	r2, r9
 8008812:	2107      	movs	r1, #7
 8008814:	1e53      	subs	r3, r2, #1
 8008816:	419a      	sbcs	r2, r3
 8008818:	000c      	movs	r4, r1
 800881a:	4302      	orrs	r2, r0
 800881c:	2300      	movs	r3, #0
 800881e:	4014      	ands	r4, r2
 8008820:	4211      	tst	r1, r2
 8008822:	d009      	beq.n	8008838 <__aeabi_dmul+0x4bc>
 8008824:	3108      	adds	r1, #8
 8008826:	4011      	ands	r1, r2
 8008828:	2904      	cmp	r1, #4
 800882a:	d060      	beq.n	80088ee <__aeabi_dmul+0x572>
 800882c:	1d11      	adds	r1, r2, #4
 800882e:	4291      	cmp	r1, r2
 8008830:	41a4      	sbcs	r4, r4
 8008832:	000a      	movs	r2, r1
 8008834:	4264      	negs	r4, r4
 8008836:	0764      	lsls	r4, r4, #29
 8008838:	08d2      	lsrs	r2, r2, #3
 800883a:	4314      	orrs	r4, r2
 800883c:	2200      	movs	r2, #0
 800883e:	e6f8      	b.n	8008632 <__aeabi_dmul+0x2b6>
 8008840:	2300      	movs	r3, #0
 8008842:	2400      	movs	r4, #0
 8008844:	4a2e      	ldr	r2, [pc, #184]	@ (8008900 <__aeabi_dmul+0x584>)
 8008846:	e6f4      	b.n	8008632 <__aeabi_dmul+0x2b6>
 8008848:	f7f7 fee6 	bl	8000618 <__clzsi2>
 800884c:	2315      	movs	r3, #21
 800884e:	469c      	mov	ip, r3
 8008850:	4484      	add	ip, r0
 8008852:	0002      	movs	r2, r0
 8008854:	4663      	mov	r3, ip
 8008856:	3220      	adds	r2, #32
 8008858:	2b1c      	cmp	r3, #28
 800885a:	dc00      	bgt.n	800885e <__aeabi_dmul+0x4e2>
 800885c:	e774      	b.n	8008748 <__aeabi_dmul+0x3cc>
 800885e:	2300      	movs	r3, #0
 8008860:	4699      	mov	r9, r3
 8008862:	0023      	movs	r3, r4
 8008864:	3808      	subs	r0, #8
 8008866:	4083      	lsls	r3, r0
 8008868:	4698      	mov	r8, r3
 800886a:	e77e      	b.n	800876a <__aeabi_dmul+0x3ee>
 800886c:	f7f7 fed4 	bl	8000618 <__clzsi2>
 8008870:	0003      	movs	r3, r0
 8008872:	0002      	movs	r2, r0
 8008874:	3315      	adds	r3, #21
 8008876:	3220      	adds	r2, #32
 8008878:	2b1c      	cmp	r3, #28
 800887a:	dc00      	bgt.n	800887e <__aeabi_dmul+0x502>
 800887c:	e740      	b.n	8008700 <__aeabi_dmul+0x384>
 800887e:	0033      	movs	r3, r6
 8008880:	3808      	subs	r0, #8
 8008882:	4083      	lsls	r3, r0
 8008884:	2000      	movs	r0, #0
 8008886:	e746      	b.n	8008716 <__aeabi_dmul+0x39a>
 8008888:	2380      	movs	r3, #128	@ 0x80
 800888a:	4642      	mov	r2, r8
 800888c:	031b      	lsls	r3, r3, #12
 800888e:	421a      	tst	r2, r3
 8008890:	d100      	bne.n	8008894 <__aeabi_dmul+0x518>
 8008892:	e6ff      	b.n	8008694 <__aeabi_dmul+0x318>
 8008894:	421c      	tst	r4, r3
 8008896:	d000      	beq.n	800889a <__aeabi_dmul+0x51e>
 8008898:	e6fc      	b.n	8008694 <__aeabi_dmul+0x318>
 800889a:	9a00      	ldr	r2, [sp, #0]
 800889c:	4323      	orrs	r3, r4
 800889e:	4692      	mov	sl, r2
 80088a0:	0034      	movs	r4, r6
 80088a2:	4a17      	ldr	r2, [pc, #92]	@ (8008900 <__aeabi_dmul+0x584>)
 80088a4:	e6c5      	b.n	8008632 <__aeabi_dmul+0x2b6>
 80088a6:	4a18      	ldr	r2, [pc, #96]	@ (8008908 <__aeabi_dmul+0x58c>)
 80088a8:	4640      	mov	r0, r8
 80088aa:	4694      	mov	ip, r2
 80088ac:	464a      	mov	r2, r9
 80088ae:	4463      	add	r3, ip
 80088b0:	4098      	lsls	r0, r3
 80088b2:	40ca      	lsrs	r2, r1
 80088b4:	4310      	orrs	r0, r2
 80088b6:	464a      	mov	r2, r9
 80088b8:	409a      	lsls	r2, r3
 80088ba:	1e53      	subs	r3, r2, #1
 80088bc:	419a      	sbcs	r2, r3
 80088be:	4643      	mov	r3, r8
 80088c0:	4302      	orrs	r2, r0
 80088c2:	40cb      	lsrs	r3, r1
 80088c4:	0751      	lsls	r1, r2, #29
 80088c6:	d009      	beq.n	80088dc <__aeabi_dmul+0x560>
 80088c8:	210f      	movs	r1, #15
 80088ca:	4011      	ands	r1, r2
 80088cc:	2904      	cmp	r1, #4
 80088ce:	d005      	beq.n	80088dc <__aeabi_dmul+0x560>
 80088d0:	1d11      	adds	r1, r2, #4
 80088d2:	4291      	cmp	r1, r2
 80088d4:	4192      	sbcs	r2, r2
 80088d6:	4252      	negs	r2, r2
 80088d8:	189b      	adds	r3, r3, r2
 80088da:	000a      	movs	r2, r1
 80088dc:	0219      	lsls	r1, r3, #8
 80088de:	d508      	bpl.n	80088f2 <__aeabi_dmul+0x576>
 80088e0:	2201      	movs	r2, #1
 80088e2:	2300      	movs	r3, #0
 80088e4:	2400      	movs	r4, #0
 80088e6:	e6a4      	b.n	8008632 <__aeabi_dmul+0x2b6>
 80088e8:	2300      	movs	r3, #0
 80088ea:	2400      	movs	r4, #0
 80088ec:	e6a1      	b.n	8008632 <__aeabi_dmul+0x2b6>
 80088ee:	2400      	movs	r4, #0
 80088f0:	e7a2      	b.n	8008838 <__aeabi_dmul+0x4bc>
 80088f2:	075c      	lsls	r4, r3, #29
 80088f4:	025b      	lsls	r3, r3, #9
 80088f6:	0b1b      	lsrs	r3, r3, #12
 80088f8:	e79e      	b.n	8008838 <__aeabi_dmul+0x4bc>
 80088fa:	46c0      	nop			@ (mov r8, r8)
 80088fc:	fffffc0d 	.word	0xfffffc0d
 8008900:	000007ff 	.word	0x000007ff
 8008904:	0000043e 	.word	0x0000043e
 8008908:	0000041e 	.word	0x0000041e

0800890c <__aeabi_dsub>:
 800890c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800890e:	464e      	mov	r6, r9
 8008910:	4645      	mov	r5, r8
 8008912:	46de      	mov	lr, fp
 8008914:	4657      	mov	r7, sl
 8008916:	b5e0      	push	{r5, r6, r7, lr}
 8008918:	b083      	sub	sp, #12
 800891a:	9000      	str	r0, [sp, #0]
 800891c:	9101      	str	r1, [sp, #4]
 800891e:	030d      	lsls	r5, r1, #12
 8008920:	004e      	lsls	r6, r1, #1
 8008922:	9901      	ldr	r1, [sp, #4]
 8008924:	0d76      	lsrs	r6, r6, #21
 8008926:	0fcc      	lsrs	r4, r1, #31
 8008928:	0a69      	lsrs	r1, r5, #9
 800892a:	9d00      	ldr	r5, [sp, #0]
 800892c:	0f6d      	lsrs	r5, r5, #29
 800892e:	430d      	orrs	r5, r1
 8008930:	9900      	ldr	r1, [sp, #0]
 8008932:	9200      	str	r2, [sp, #0]
 8008934:	9301      	str	r3, [sp, #4]
 8008936:	00c8      	lsls	r0, r1, #3
 8008938:	0319      	lsls	r1, r3, #12
 800893a:	9b01      	ldr	r3, [sp, #4]
 800893c:	4acb      	ldr	r2, [pc, #812]	@ (8008c6c <__aeabi_dsub+0x360>)
 800893e:	005b      	lsls	r3, r3, #1
 8008940:	0d5b      	lsrs	r3, r3, #21
 8008942:	4699      	mov	r9, r3
 8008944:	9b01      	ldr	r3, [sp, #4]
 8008946:	4683      	mov	fp, r0
 8008948:	0fdb      	lsrs	r3, r3, #31
 800894a:	4698      	mov	r8, r3
 800894c:	0a4b      	lsrs	r3, r1, #9
 800894e:	9900      	ldr	r1, [sp, #0]
 8008950:	0f49      	lsrs	r1, r1, #29
 8008952:	4319      	orrs	r1, r3
 8008954:	9b00      	ldr	r3, [sp, #0]
 8008956:	00db      	lsls	r3, r3, #3
 8008958:	469c      	mov	ip, r3
 800895a:	469a      	mov	sl, r3
 800895c:	4591      	cmp	r9, r2
 800895e:	d100      	bne.n	8008962 <__aeabi_dsub+0x56>
 8008960:	e073      	b.n	8008a4a <__aeabi_dsub+0x13e>
 8008962:	2301      	movs	r3, #1
 8008964:	4647      	mov	r7, r8
 8008966:	405f      	eors	r7, r3
 8008968:	464b      	mov	r3, r9
 800896a:	46b8      	mov	r8, r7
 800896c:	1af3      	subs	r3, r6, r3
 800896e:	42bc      	cmp	r4, r7
 8008970:	d016      	beq.n	80089a0 <__aeabi_dsub+0x94>
 8008972:	2b00      	cmp	r3, #0
 8008974:	dc00      	bgt.n	8008978 <__aeabi_dsub+0x6c>
 8008976:	e29a      	b.n	8008eae <__aeabi_dsub+0x5a2>
 8008978:	464f      	mov	r7, r9
 800897a:	2f00      	cmp	r7, #0
 800897c:	d000      	beq.n	8008980 <__aeabi_dsub+0x74>
 800897e:	e082      	b.n	8008a86 <__aeabi_dsub+0x17a>
 8008980:	4667      	mov	r7, ip
 8008982:	430f      	orrs	r7, r1
 8008984:	d100      	bne.n	8008988 <__aeabi_dsub+0x7c>
 8008986:	e13a      	b.n	8008bfe <__aeabi_dsub+0x2f2>
 8008988:	1e5f      	subs	r7, r3, #1
 800898a:	2b01      	cmp	r3, #1
 800898c:	d100      	bne.n	8008990 <__aeabi_dsub+0x84>
 800898e:	e2a4      	b.n	8008eda <__aeabi_dsub+0x5ce>
 8008990:	4293      	cmp	r3, r2
 8008992:	d100      	bne.n	8008996 <__aeabi_dsub+0x8a>
 8008994:	e12e      	b.n	8008bf4 <__aeabi_dsub+0x2e8>
 8008996:	2f38      	cmp	r7, #56	@ 0x38
 8008998:	dd00      	ble.n	800899c <__aeabi_dsub+0x90>
 800899a:	e243      	b.n	8008e24 <__aeabi_dsub+0x518>
 800899c:	003b      	movs	r3, r7
 800899e:	e13e      	b.n	8008c1e <__aeabi_dsub+0x312>
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	dc00      	bgt.n	80089a6 <__aeabi_dsub+0x9a>
 80089a4:	e2d7      	b.n	8008f56 <__aeabi_dsub+0x64a>
 80089a6:	464f      	mov	r7, r9
 80089a8:	2f00      	cmp	r7, #0
 80089aa:	d000      	beq.n	80089ae <__aeabi_dsub+0xa2>
 80089ac:	e0f8      	b.n	8008ba0 <__aeabi_dsub+0x294>
 80089ae:	4667      	mov	r7, ip
 80089b0:	430f      	orrs	r7, r1
 80089b2:	d100      	bne.n	80089b6 <__aeabi_dsub+0xaa>
 80089b4:	e123      	b.n	8008bfe <__aeabi_dsub+0x2f2>
 80089b6:	1e5f      	subs	r7, r3, #1
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d100      	bne.n	80089be <__aeabi_dsub+0xb2>
 80089bc:	e257      	b.n	8008e6e <__aeabi_dsub+0x562>
 80089be:	4293      	cmp	r3, r2
 80089c0:	d100      	bne.n	80089c4 <__aeabi_dsub+0xb8>
 80089c2:	e117      	b.n	8008bf4 <__aeabi_dsub+0x2e8>
 80089c4:	2f38      	cmp	r7, #56	@ 0x38
 80089c6:	dc00      	bgt.n	80089ca <__aeabi_dsub+0xbe>
 80089c8:	e304      	b.n	8008fd4 <__aeabi_dsub+0x6c8>
 80089ca:	2280      	movs	r2, #128	@ 0x80
 80089cc:	0412      	lsls	r2, r2, #16
 80089ce:	4215      	tst	r5, r2
 80089d0:	d100      	bne.n	80089d4 <__aeabi_dsub+0xc8>
 80089d2:	e3aa      	b.n	800912a <__aeabi_dsub+0x81e>
 80089d4:	001e      	movs	r6, r3
 80089d6:	0015      	movs	r5, r2
 80089d8:	2700      	movs	r7, #0
 80089da:	4ba4      	ldr	r3, [pc, #656]	@ (8008c6c <__aeabi_dsub+0x360>)
 80089dc:	3601      	adds	r6, #1
 80089de:	429e      	cmp	r6, r3
 80089e0:	d100      	bne.n	80089e4 <__aeabi_dsub+0xd8>
 80089e2:	e103      	b.n	8008bec <__aeabi_dsub+0x2e0>
 80089e4:	2201      	movs	r2, #1
 80089e6:	4ba2      	ldr	r3, [pc, #648]	@ (8008c70 <__aeabi_dsub+0x364>)
 80089e8:	403a      	ands	r2, r7
 80089ea:	401d      	ands	r5, r3
 80089ec:	0879      	lsrs	r1, r7, #1
 80089ee:	4311      	orrs	r1, r2
 80089f0:	07ea      	lsls	r2, r5, #31
 80089f2:	430a      	orrs	r2, r1
 80089f4:	086d      	lsrs	r5, r5, #1
 80089f6:	0753      	lsls	r3, r2, #29
 80089f8:	d009      	beq.n	8008a0e <__aeabi_dsub+0x102>
 80089fa:	230f      	movs	r3, #15
 80089fc:	4013      	ands	r3, r2
 80089fe:	2b04      	cmp	r3, #4
 8008a00:	d005      	beq.n	8008a0e <__aeabi_dsub+0x102>
 8008a02:	0017      	movs	r7, r2
 8008a04:	1d3a      	adds	r2, r7, #4
 8008a06:	42ba      	cmp	r2, r7
 8008a08:	41bf      	sbcs	r7, r7
 8008a0a:	427f      	negs	r7, r7
 8008a0c:	19ed      	adds	r5, r5, r7
 8008a0e:	022b      	lsls	r3, r5, #8
 8008a10:	d400      	bmi.n	8008a14 <__aeabi_dsub+0x108>
 8008a12:	e377      	b.n	8009104 <__aeabi_dsub+0x7f8>
 8008a14:	4995      	ldr	r1, [pc, #596]	@ (8008c6c <__aeabi_dsub+0x360>)
 8008a16:	3601      	adds	r6, #1
 8008a18:	428e      	cmp	r6, r1
 8008a1a:	d100      	bne.n	8008a1e <__aeabi_dsub+0x112>
 8008a1c:	e0e6      	b.n	8008bec <__aeabi_dsub+0x2e0>
 8008a1e:	4994      	ldr	r1, [pc, #592]	@ (8008c70 <__aeabi_dsub+0x364>)
 8008a20:	0573      	lsls	r3, r6, #21
 8008a22:	400d      	ands	r5, r1
 8008a24:	0d5b      	lsrs	r3, r3, #21
 8008a26:	0769      	lsls	r1, r5, #29
 8008a28:	08d2      	lsrs	r2, r2, #3
 8008a2a:	026d      	lsls	r5, r5, #9
 8008a2c:	430a      	orrs	r2, r1
 8008a2e:	0b2d      	lsrs	r5, r5, #12
 8008a30:	051b      	lsls	r3, r3, #20
 8008a32:	432b      	orrs	r3, r5
 8008a34:	07e4      	lsls	r4, r4, #31
 8008a36:	4323      	orrs	r3, r4
 8008a38:	0010      	movs	r0, r2
 8008a3a:	0019      	movs	r1, r3
 8008a3c:	b003      	add	sp, #12
 8008a3e:	bcf0      	pop	{r4, r5, r6, r7}
 8008a40:	46bb      	mov	fp, r7
 8008a42:	46b2      	mov	sl, r6
 8008a44:	46a9      	mov	r9, r5
 8008a46:	46a0      	mov	r8, r4
 8008a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a4a:	4b8a      	ldr	r3, [pc, #552]	@ (8008c74 <__aeabi_dsub+0x368>)
 8008a4c:	18f2      	adds	r2, r6, r3
 8008a4e:	4663      	mov	r3, ip
 8008a50:	430b      	orrs	r3, r1
 8008a52:	d04c      	beq.n	8008aee <__aeabi_dsub+0x1e2>
 8008a54:	4544      	cmp	r4, r8
 8008a56:	d050      	beq.n	8008afa <__aeabi_dsub+0x1ee>
 8008a58:	2a00      	cmp	r2, #0
 8008a5a:	d06c      	beq.n	8008b36 <__aeabi_dsub+0x22a>
 8008a5c:	2e00      	cmp	r6, #0
 8008a5e:	d100      	bne.n	8008a62 <__aeabi_dsub+0x156>
 8008a60:	e17d      	b.n	8008d5e <__aeabi_dsub+0x452>
 8008a62:	4663      	mov	r3, ip
 8008a64:	4644      	mov	r4, r8
 8008a66:	074f      	lsls	r7, r1, #29
 8008a68:	08da      	lsrs	r2, r3, #3
 8008a6a:	4317      	orrs	r7, r2
 8008a6c:	08c8      	lsrs	r0, r1, #3
 8008a6e:	003a      	movs	r2, r7
 8008a70:	4302      	orrs	r2, r0
 8008a72:	d100      	bne.n	8008a76 <__aeabi_dsub+0x16a>
 8008a74:	e0cd      	b.n	8008c12 <__aeabi_dsub+0x306>
 8008a76:	2580      	movs	r5, #128	@ 0x80
 8008a78:	032d      	lsls	r5, r5, #12
 8008a7a:	4305      	orrs	r5, r0
 8008a7c:	032d      	lsls	r5, r5, #12
 8008a7e:	003a      	movs	r2, r7
 8008a80:	4b7a      	ldr	r3, [pc, #488]	@ (8008c6c <__aeabi_dsub+0x360>)
 8008a82:	0b2d      	lsrs	r5, r5, #12
 8008a84:	e7d4      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008a86:	4296      	cmp	r6, r2
 8008a88:	d100      	bne.n	8008a8c <__aeabi_dsub+0x180>
 8008a8a:	e0b3      	b.n	8008bf4 <__aeabi_dsub+0x2e8>
 8008a8c:	2b38      	cmp	r3, #56	@ 0x38
 8008a8e:	dc00      	bgt.n	8008a92 <__aeabi_dsub+0x186>
 8008a90:	e0c2      	b.n	8008c18 <__aeabi_dsub+0x30c>
 8008a92:	1e47      	subs	r7, r0, #1
 8008a94:	42b8      	cmp	r0, r7
 8008a96:	4180      	sbcs	r0, r0
 8008a98:	4240      	negs	r0, r0
 8008a9a:	1a2d      	subs	r5, r5, r0
 8008a9c:	022b      	lsls	r3, r5, #8
 8008a9e:	d5b1      	bpl.n	8008a04 <__aeabi_dsub+0xf8>
 8008aa0:	2701      	movs	r7, #1
 8008aa2:	4d75      	ldr	r5, [pc, #468]	@ (8008c78 <__aeabi_dsub+0x36c>)
 8008aa4:	427f      	negs	r7, r7
 8008aa6:	0028      	movs	r0, r5
 8008aa8:	f7f7 fdb6 	bl	8000618 <__clzsi2>
 8008aac:	3808      	subs	r0, #8
 8008aae:	2320      	movs	r3, #32
 8008ab0:	0039      	movs	r1, r7
 8008ab2:	1a1a      	subs	r2, r3, r0
 8008ab4:	4085      	lsls	r5, r0
 8008ab6:	40d1      	lsrs	r1, r2
 8008ab8:	4087      	lsls	r7, r0
 8008aba:	4329      	orrs	r1, r5
 8008abc:	42b0      	cmp	r0, r6
 8008abe:	da00      	bge.n	8008ac2 <__aeabi_dsub+0x1b6>
 8008ac0:	e145      	b.n	8008d4e <__aeabi_dsub+0x442>
 8008ac2:	1b80      	subs	r0, r0, r6
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	1a1b      	subs	r3, r3, r0
 8008ac8:	003d      	movs	r5, r7
 8008aca:	409f      	lsls	r7, r3
 8008acc:	40c5      	lsrs	r5, r0
 8008ace:	1e7a      	subs	r2, r7, #1
 8008ad0:	4197      	sbcs	r7, r2
 8008ad2:	000a      	movs	r2, r1
 8008ad4:	409a      	lsls	r2, r3
 8008ad6:	432f      	orrs	r7, r5
 8008ad8:	433a      	orrs	r2, r7
 8008ada:	40c1      	lsrs	r1, r0
 8008adc:	0013      	movs	r3, r2
 8008ade:	000d      	movs	r5, r1
 8008ae0:	2600      	movs	r6, #0
 8008ae2:	430b      	orrs	r3, r1
 8008ae4:	d000      	beq.n	8008ae8 <__aeabi_dsub+0x1dc>
 8008ae6:	e786      	b.n	80089f6 <__aeabi_dsub+0xea>
 8008ae8:	2200      	movs	r2, #0
 8008aea:	2500      	movs	r5, #0
 8008aec:	e7a0      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008aee:	4647      	mov	r7, r8
 8008af0:	2301      	movs	r3, #1
 8008af2:	405f      	eors	r7, r3
 8008af4:	46b8      	mov	r8, r7
 8008af6:	4544      	cmp	r4, r8
 8008af8:	d1ae      	bne.n	8008a58 <__aeabi_dsub+0x14c>
 8008afa:	2a00      	cmp	r2, #0
 8008afc:	d100      	bne.n	8008b00 <__aeabi_dsub+0x1f4>
 8008afe:	e0ef      	b.n	8008ce0 <__aeabi_dsub+0x3d4>
 8008b00:	2e00      	cmp	r6, #0
 8008b02:	d000      	beq.n	8008b06 <__aeabi_dsub+0x1fa>
 8008b04:	e188      	b.n	8008e18 <__aeabi_dsub+0x50c>
 8008b06:	464b      	mov	r3, r9
 8008b08:	002a      	movs	r2, r5
 8008b0a:	4302      	orrs	r2, r0
 8008b0c:	d100      	bne.n	8008b10 <__aeabi_dsub+0x204>
 8008b0e:	e2a0      	b.n	8009052 <__aeabi_dsub+0x746>
 8008b10:	1e5a      	subs	r2, r3, #1
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d100      	bne.n	8008b18 <__aeabi_dsub+0x20c>
 8008b16:	e2b7      	b.n	8009088 <__aeabi_dsub+0x77c>
 8008b18:	4e54      	ldr	r6, [pc, #336]	@ (8008c6c <__aeabi_dsub+0x360>)
 8008b1a:	42b3      	cmp	r3, r6
 8008b1c:	d100      	bne.n	8008b20 <__aeabi_dsub+0x214>
 8008b1e:	e17b      	b.n	8008e18 <__aeabi_dsub+0x50c>
 8008b20:	2a38      	cmp	r2, #56	@ 0x38
 8008b22:	dc00      	bgt.n	8008b26 <__aeabi_dsub+0x21a>
 8008b24:	e312      	b.n	800914c <__aeabi_dsub+0x840>
 8008b26:	2580      	movs	r5, #128	@ 0x80
 8008b28:	042d      	lsls	r5, r5, #16
 8008b2a:	4229      	tst	r1, r5
 8008b2c:	d100      	bne.n	8008b30 <__aeabi_dsub+0x224>
 8008b2e:	e312      	b.n	8009156 <__aeabi_dsub+0x84a>
 8008b30:	001e      	movs	r6, r3
 8008b32:	2700      	movs	r7, #0
 8008b34:	e751      	b.n	80089da <__aeabi_dsub+0xce>
 8008b36:	4a51      	ldr	r2, [pc, #324]	@ (8008c7c <__aeabi_dsub+0x370>)
 8008b38:	1c73      	adds	r3, r6, #1
 8008b3a:	4213      	tst	r3, r2
 8008b3c:	d000      	beq.n	8008b40 <__aeabi_dsub+0x234>
 8008b3e:	e0f4      	b.n	8008d2a <__aeabi_dsub+0x41e>
 8008b40:	4662      	mov	r2, ip
 8008b42:	002b      	movs	r3, r5
 8008b44:	430a      	orrs	r2, r1
 8008b46:	4303      	orrs	r3, r0
 8008b48:	2e00      	cmp	r6, #0
 8008b4a:	d000      	beq.n	8008b4e <__aeabi_dsub+0x242>
 8008b4c:	e174      	b.n	8008e38 <__aeabi_dsub+0x52c>
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d100      	bne.n	8008b54 <__aeabi_dsub+0x248>
 8008b52:	e223      	b.n	8008f9c <__aeabi_dsub+0x690>
 8008b54:	2a00      	cmp	r2, #0
 8008b56:	d100      	bne.n	8008b5a <__aeabi_dsub+0x24e>
 8008b58:	e0e0      	b.n	8008d1c <__aeabi_dsub+0x410>
 8008b5a:	4663      	mov	r3, ip
 8008b5c:	1ac7      	subs	r7, r0, r3
 8008b5e:	42b8      	cmp	r0, r7
 8008b60:	4192      	sbcs	r2, r2
 8008b62:	2680      	movs	r6, #128	@ 0x80
 8008b64:	1a6b      	subs	r3, r5, r1
 8008b66:	4252      	negs	r2, r2
 8008b68:	1a9b      	subs	r3, r3, r2
 8008b6a:	0436      	lsls	r6, r6, #16
 8008b6c:	4233      	tst	r3, r6
 8008b6e:	d100      	bne.n	8008b72 <__aeabi_dsub+0x266>
 8008b70:	e2c1      	b.n	80090f6 <__aeabi_dsub+0x7ea>
 8008b72:	4663      	mov	r3, ip
 8008b74:	1a18      	subs	r0, r3, r0
 8008b76:	4584      	cmp	ip, r0
 8008b78:	4192      	sbcs	r2, r2
 8008b7a:	1b4d      	subs	r5, r1, r5
 8008b7c:	4252      	negs	r2, r2
 8008b7e:	1aad      	subs	r5, r5, r2
 8008b80:	2401      	movs	r4, #1
 8008b82:	0002      	movs	r2, r0
 8008b84:	4643      	mov	r3, r8
 8008b86:	432a      	orrs	r2, r5
 8008b88:	401c      	ands	r4, r3
 8008b8a:	2a00      	cmp	r2, #0
 8008b8c:	d100      	bne.n	8008b90 <__aeabi_dsub+0x284>
 8008b8e:	e0db      	b.n	8008d48 <__aeabi_dsub+0x43c>
 8008b90:	4235      	tst	r5, r6
 8008b92:	d100      	bne.n	8008b96 <__aeabi_dsub+0x28a>
 8008b94:	e2e9      	b.n	800916a <__aeabi_dsub+0x85e>
 8008b96:	4b36      	ldr	r3, [pc, #216]	@ (8008c70 <__aeabi_dsub+0x364>)
 8008b98:	0002      	movs	r2, r0
 8008b9a:	401d      	ands	r5, r3
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e742      	b.n	8008a26 <__aeabi_dsub+0x11a>
 8008ba0:	4296      	cmp	r6, r2
 8008ba2:	d027      	beq.n	8008bf4 <__aeabi_dsub+0x2e8>
 8008ba4:	2b38      	cmp	r3, #56	@ 0x38
 8008ba6:	dd00      	ble.n	8008baa <__aeabi_dsub+0x29e>
 8008ba8:	e111      	b.n	8008dce <__aeabi_dsub+0x4c2>
 8008baa:	2280      	movs	r2, #128	@ 0x80
 8008bac:	0412      	lsls	r2, r2, #16
 8008bae:	4311      	orrs	r1, r2
 8008bb0:	2b1f      	cmp	r3, #31
 8008bb2:	dd00      	ble.n	8008bb6 <__aeabi_dsub+0x2aa>
 8008bb4:	e1a1      	b.n	8008efa <__aeabi_dsub+0x5ee>
 8008bb6:	2220      	movs	r2, #32
 8008bb8:	000f      	movs	r7, r1
 8008bba:	1ad2      	subs	r2, r2, r3
 8008bbc:	4691      	mov	r9, r2
 8008bbe:	4097      	lsls	r7, r2
 8008bc0:	4662      	mov	r2, ip
 8008bc2:	40da      	lsrs	r2, r3
 8008bc4:	4317      	orrs	r7, r2
 8008bc6:	46b8      	mov	r8, r7
 8008bc8:	4662      	mov	r2, ip
 8008bca:	464f      	mov	r7, r9
 8008bcc:	40ba      	lsls	r2, r7
 8008bce:	40d9      	lsrs	r1, r3
 8008bd0:	1e57      	subs	r7, r2, #1
 8008bd2:	41ba      	sbcs	r2, r7
 8008bd4:	4647      	mov	r7, r8
 8008bd6:	186d      	adds	r5, r5, r1
 8008bd8:	4317      	orrs	r7, r2
 8008bda:	183f      	adds	r7, r7, r0
 8008bdc:	4287      	cmp	r7, r0
 8008bde:	4180      	sbcs	r0, r0
 8008be0:	4240      	negs	r0, r0
 8008be2:	182d      	adds	r5, r5, r0
 8008be4:	022b      	lsls	r3, r5, #8
 8008be6:	d500      	bpl.n	8008bea <__aeabi_dsub+0x2de>
 8008be8:	e6f7      	b.n	80089da <__aeabi_dsub+0xce>
 8008bea:	e034      	b.n	8008c56 <__aeabi_dsub+0x34a>
 8008bec:	0033      	movs	r3, r6
 8008bee:	2500      	movs	r5, #0
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	e71d      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008bf4:	08c0      	lsrs	r0, r0, #3
 8008bf6:	076f      	lsls	r7, r5, #29
 8008bf8:	4307      	orrs	r7, r0
 8008bfa:	08e8      	lsrs	r0, r5, #3
 8008bfc:	e737      	b.n	8008a6e <__aeabi_dsub+0x162>
 8008bfe:	08c7      	lsrs	r7, r0, #3
 8008c00:	076a      	lsls	r2, r5, #29
 8008c02:	4317      	orrs	r7, r2
 8008c04:	4a19      	ldr	r2, [pc, #100]	@ (8008c6c <__aeabi_dsub+0x360>)
 8008c06:	08e8      	lsrs	r0, r5, #3
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d100      	bne.n	8008c0e <__aeabi_dsub+0x302>
 8008c0c:	e72f      	b.n	8008a6e <__aeabi_dsub+0x162>
 8008c0e:	003a      	movs	r2, r7
 8008c10:	e0d8      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8008c12:	4b16      	ldr	r3, [pc, #88]	@ (8008c6c <__aeabi_dsub+0x360>)
 8008c14:	2500      	movs	r5, #0
 8008c16:	e70b      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008c18:	2280      	movs	r2, #128	@ 0x80
 8008c1a:	0412      	lsls	r2, r2, #16
 8008c1c:	4311      	orrs	r1, r2
 8008c1e:	2b1f      	cmp	r3, #31
 8008c20:	dd00      	ble.n	8008c24 <__aeabi_dsub+0x318>
 8008c22:	e0b7      	b.n	8008d94 <__aeabi_dsub+0x488>
 8008c24:	2220      	movs	r2, #32
 8008c26:	000f      	movs	r7, r1
 8008c28:	1ad2      	subs	r2, r2, r3
 8008c2a:	4691      	mov	r9, r2
 8008c2c:	4097      	lsls	r7, r2
 8008c2e:	4662      	mov	r2, ip
 8008c30:	40da      	lsrs	r2, r3
 8008c32:	4317      	orrs	r7, r2
 8008c34:	46b8      	mov	r8, r7
 8008c36:	4662      	mov	r2, ip
 8008c38:	464f      	mov	r7, r9
 8008c3a:	40ba      	lsls	r2, r7
 8008c3c:	40d9      	lsrs	r1, r3
 8008c3e:	1e57      	subs	r7, r2, #1
 8008c40:	41ba      	sbcs	r2, r7
 8008c42:	4647      	mov	r7, r8
 8008c44:	1a6d      	subs	r5, r5, r1
 8008c46:	4317      	orrs	r7, r2
 8008c48:	1bc7      	subs	r7, r0, r7
 8008c4a:	42b8      	cmp	r0, r7
 8008c4c:	4180      	sbcs	r0, r0
 8008c4e:	4240      	negs	r0, r0
 8008c50:	1a2d      	subs	r5, r5, r0
 8008c52:	022b      	lsls	r3, r5, #8
 8008c54:	d416      	bmi.n	8008c84 <__aeabi_dsub+0x378>
 8008c56:	077b      	lsls	r3, r7, #29
 8008c58:	d100      	bne.n	8008c5c <__aeabi_dsub+0x350>
 8008c5a:	e279      	b.n	8009150 <__aeabi_dsub+0x844>
 8008c5c:	230f      	movs	r3, #15
 8008c5e:	403b      	ands	r3, r7
 8008c60:	2b04      	cmp	r3, #4
 8008c62:	d000      	beq.n	8008c66 <__aeabi_dsub+0x35a>
 8008c64:	e6ce      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8008c66:	0033      	movs	r3, r6
 8008c68:	08ff      	lsrs	r7, r7, #3
 8008c6a:	e7c9      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 8008c6c:	000007ff 	.word	0x000007ff
 8008c70:	ff7fffff 	.word	0xff7fffff
 8008c74:	fffff801 	.word	0xfffff801
 8008c78:	007fffff 	.word	0x007fffff
 8008c7c:	000007fe 	.word	0x000007fe
 8008c80:	4644      	mov	r4, r8
 8008c82:	2601      	movs	r6, #1
 8008c84:	026d      	lsls	r5, r5, #9
 8008c86:	0a6d      	lsrs	r5, r5, #9
 8008c88:	2d00      	cmp	r5, #0
 8008c8a:	d000      	beq.n	8008c8e <__aeabi_dsub+0x382>
 8008c8c:	e70b      	b.n	8008aa6 <__aeabi_dsub+0x19a>
 8008c8e:	0038      	movs	r0, r7
 8008c90:	f7f7 fcc2 	bl	8000618 <__clzsi2>
 8008c94:	0003      	movs	r3, r0
 8008c96:	3018      	adds	r0, #24
 8008c98:	281f      	cmp	r0, #31
 8008c9a:	dc00      	bgt.n	8008c9e <__aeabi_dsub+0x392>
 8008c9c:	e707      	b.n	8008aae <__aeabi_dsub+0x1a2>
 8008c9e:	0039      	movs	r1, r7
 8008ca0:	3b08      	subs	r3, #8
 8008ca2:	4099      	lsls	r1, r3
 8008ca4:	4286      	cmp	r6, r0
 8008ca6:	dd00      	ble.n	8008caa <__aeabi_dsub+0x39e>
 8008ca8:	e087      	b.n	8008dba <__aeabi_dsub+0x4ae>
 8008caa:	1b83      	subs	r3, r0, r6
 8008cac:	1c58      	adds	r0, r3, #1
 8008cae:	281f      	cmp	r0, #31
 8008cb0:	dc00      	bgt.n	8008cb4 <__aeabi_dsub+0x3a8>
 8008cb2:	e214      	b.n	80090de <__aeabi_dsub+0x7d2>
 8008cb4:	000a      	movs	r2, r1
 8008cb6:	3b1f      	subs	r3, #31
 8008cb8:	40da      	lsrs	r2, r3
 8008cba:	2820      	cmp	r0, #32
 8008cbc:	d005      	beq.n	8008cca <__aeabi_dsub+0x3be>
 8008cbe:	2340      	movs	r3, #64	@ 0x40
 8008cc0:	1a1b      	subs	r3, r3, r0
 8008cc2:	4099      	lsls	r1, r3
 8008cc4:	1e4b      	subs	r3, r1, #1
 8008cc6:	4199      	sbcs	r1, r3
 8008cc8:	430a      	orrs	r2, r1
 8008cca:	2a00      	cmp	r2, #0
 8008ccc:	d03c      	beq.n	8008d48 <__aeabi_dsub+0x43c>
 8008cce:	2600      	movs	r6, #0
 8008cd0:	0753      	lsls	r3, r2, #29
 8008cd2:	d000      	beq.n	8008cd6 <__aeabi_dsub+0x3ca>
 8008cd4:	e691      	b.n	80089fa <__aeabi_dsub+0xee>
 8008cd6:	0017      	movs	r7, r2
 8008cd8:	0035      	movs	r5, r6
 8008cda:	0033      	movs	r3, r6
 8008cdc:	08ff      	lsrs	r7, r7, #3
 8008cde:	e78f      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 8008ce0:	4aca      	ldr	r2, [pc, #808]	@ (800900c <__aeabi_dsub+0x700>)
 8008ce2:	1c73      	adds	r3, r6, #1
 8008ce4:	4213      	tst	r3, r2
 8008ce6:	d17a      	bne.n	8008dde <__aeabi_dsub+0x4d2>
 8008ce8:	002b      	movs	r3, r5
 8008cea:	4303      	orrs	r3, r0
 8008cec:	2e00      	cmp	r6, #0
 8008cee:	d000      	beq.n	8008cf2 <__aeabi_dsub+0x3e6>
 8008cf0:	e192      	b.n	8009018 <__aeabi_dsub+0x70c>
 8008cf2:	4662      	mov	r2, ip
 8008cf4:	430a      	orrs	r2, r1
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d100      	bne.n	8008cfc <__aeabi_dsub+0x3f0>
 8008cfa:	e1f4      	b.n	80090e6 <__aeabi_dsub+0x7da>
 8008cfc:	2a00      	cmp	r2, #0
 8008cfe:	d00d      	beq.n	8008d1c <__aeabi_dsub+0x410>
 8008d00:	4663      	mov	r3, ip
 8008d02:	18c7      	adds	r7, r0, r3
 8008d04:	4287      	cmp	r7, r0
 8008d06:	4180      	sbcs	r0, r0
 8008d08:	186d      	adds	r5, r5, r1
 8008d0a:	4240      	negs	r0, r0
 8008d0c:	182d      	adds	r5, r5, r0
 8008d0e:	022b      	lsls	r3, r5, #8
 8008d10:	d500      	bpl.n	8008d14 <__aeabi_dsub+0x408>
 8008d12:	e212      	b.n	800913a <__aeabi_dsub+0x82e>
 8008d14:	003a      	movs	r2, r7
 8008d16:	46bb      	mov	fp, r7
 8008d18:	432a      	orrs	r2, r5
 8008d1a:	d015      	beq.n	8008d48 <__aeabi_dsub+0x43c>
 8008d1c:	465b      	mov	r3, fp
 8008d1e:	076a      	lsls	r2, r5, #29
 8008d20:	08df      	lsrs	r7, r3, #3
 8008d22:	433a      	orrs	r2, r7
 8008d24:	2300      	movs	r3, #0
 8008d26:	08e8      	lsrs	r0, r5, #3
 8008d28:	e04c      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8008d2a:	4663      	mov	r3, ip
 8008d2c:	1ac7      	subs	r7, r0, r3
 8008d2e:	42b8      	cmp	r0, r7
 8008d30:	4192      	sbcs	r2, r2
 8008d32:	1a6b      	subs	r3, r5, r1
 8008d34:	4252      	negs	r2, r2
 8008d36:	1a9b      	subs	r3, r3, r2
 8008d38:	021a      	lsls	r2, r3, #8
 8008d3a:	d500      	bpl.n	8008d3e <__aeabi_dsub+0x432>
 8008d3c:	e087      	b.n	8008e4e <__aeabi_dsub+0x542>
 8008d3e:	003a      	movs	r2, r7
 8008d40:	001d      	movs	r5, r3
 8008d42:	431a      	orrs	r2, r3
 8008d44:	d1a0      	bne.n	8008c88 <__aeabi_dsub+0x37c>
 8008d46:	2400      	movs	r4, #0
 8008d48:	2300      	movs	r3, #0
 8008d4a:	2500      	movs	r5, #0
 8008d4c:	e670      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008d4e:	4db0      	ldr	r5, [pc, #704]	@ (8009010 <__aeabi_dsub+0x704>)
 8008d50:	1a36      	subs	r6, r6, r0
 8008d52:	400d      	ands	r5, r1
 8008d54:	077b      	lsls	r3, r7, #29
 8008d56:	d000      	beq.n	8008d5a <__aeabi_dsub+0x44e>
 8008d58:	e780      	b.n	8008c5c <__aeabi_dsub+0x350>
 8008d5a:	0033      	movs	r3, r6
 8008d5c:	e784      	b.n	8008c68 <__aeabi_dsub+0x35c>
 8008d5e:	464b      	mov	r3, r9
 8008d60:	002a      	movs	r2, r5
 8008d62:	4302      	orrs	r2, r0
 8008d64:	d07e      	beq.n	8008e64 <__aeabi_dsub+0x558>
 8008d66:	1e5a      	subs	r2, r3, #1
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d100      	bne.n	8008d6e <__aeabi_dsub+0x462>
 8008d6c:	e11f      	b.n	8008fae <__aeabi_dsub+0x6a2>
 8008d6e:	4ca9      	ldr	r4, [pc, #676]	@ (8009014 <__aeabi_dsub+0x708>)
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	d100      	bne.n	8008d76 <__aeabi_dsub+0x46a>
 8008d74:	e198      	b.n	80090a8 <__aeabi_dsub+0x79c>
 8008d76:	2a38      	cmp	r2, #56	@ 0x38
 8008d78:	dc00      	bgt.n	8008d7c <__aeabi_dsub+0x470>
 8008d7a:	e19c      	b.n	80090b6 <__aeabi_dsub+0x7aa>
 8008d7c:	4662      	mov	r2, ip
 8008d7e:	1e57      	subs	r7, r2, #1
 8008d80:	45bc      	cmp	ip, r7
 8008d82:	4192      	sbcs	r2, r2
 8008d84:	4252      	negs	r2, r2
 8008d86:	1a8d      	subs	r5, r1, r2
 8008d88:	4644      	mov	r4, r8
 8008d8a:	001e      	movs	r6, r3
 8008d8c:	022a      	lsls	r2, r5, #8
 8008d8e:	d500      	bpl.n	8008d92 <__aeabi_dsub+0x486>
 8008d90:	e686      	b.n	8008aa0 <__aeabi_dsub+0x194>
 8008d92:	e637      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8008d94:	001a      	movs	r2, r3
 8008d96:	000f      	movs	r7, r1
 8008d98:	3a20      	subs	r2, #32
 8008d9a:	40d7      	lsrs	r7, r2
 8008d9c:	46b8      	mov	r8, r7
 8008d9e:	2b20      	cmp	r3, #32
 8008da0:	d005      	beq.n	8008dae <__aeabi_dsub+0x4a2>
 8008da2:	2240      	movs	r2, #64	@ 0x40
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	4099      	lsls	r1, r3
 8008da8:	4663      	mov	r3, ip
 8008daa:	430b      	orrs	r3, r1
 8008dac:	469a      	mov	sl, r3
 8008dae:	4657      	mov	r7, sl
 8008db0:	1e7b      	subs	r3, r7, #1
 8008db2:	419f      	sbcs	r7, r3
 8008db4:	4643      	mov	r3, r8
 8008db6:	431f      	orrs	r7, r3
 8008db8:	e746      	b.n	8008c48 <__aeabi_dsub+0x33c>
 8008dba:	4a95      	ldr	r2, [pc, #596]	@ (8009010 <__aeabi_dsub+0x704>)
 8008dbc:	1a33      	subs	r3, r6, r0
 8008dbe:	4011      	ands	r1, r2
 8008dc0:	074a      	lsls	r2, r1, #29
 8008dc2:	08c8      	lsrs	r0, r1, #3
 8008dc4:	0305      	lsls	r5, r0, #12
 8008dc6:	055b      	lsls	r3, r3, #21
 8008dc8:	0b2d      	lsrs	r5, r5, #12
 8008dca:	0d5b      	lsrs	r3, r3, #21
 8008dcc:	e630      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008dce:	2380      	movs	r3, #128	@ 0x80
 8008dd0:	041b      	lsls	r3, r3, #16
 8008dd2:	421d      	tst	r5, r3
 8008dd4:	d100      	bne.n	8008dd8 <__aeabi_dsub+0x4cc>
 8008dd6:	e0fb      	b.n	8008fd0 <__aeabi_dsub+0x6c4>
 8008dd8:	001d      	movs	r5, r3
 8008dda:	2700      	movs	r7, #0
 8008ddc:	e5fd      	b.n	80089da <__aeabi_dsub+0xce>
 8008dde:	4a8d      	ldr	r2, [pc, #564]	@ (8009014 <__aeabi_dsub+0x708>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d100      	bne.n	8008de6 <__aeabi_dsub+0x4da>
 8008de4:	e703      	b.n	8008bee <__aeabi_dsub+0x2e2>
 8008de6:	4662      	mov	r2, ip
 8008de8:	1882      	adds	r2, r0, r2
 8008dea:	4282      	cmp	r2, r0
 8008dec:	4180      	sbcs	r0, r0
 8008dee:	1869      	adds	r1, r5, r1
 8008df0:	4240      	negs	r0, r0
 8008df2:	1808      	adds	r0, r1, r0
 8008df4:	07c7      	lsls	r7, r0, #31
 8008df6:	0852      	lsrs	r2, r2, #1
 8008df8:	4317      	orrs	r7, r2
 8008dfa:	0845      	lsrs	r5, r0, #1
 8008dfc:	0752      	lsls	r2, r2, #29
 8008dfe:	d400      	bmi.n	8008e02 <__aeabi_dsub+0x4f6>
 8008e00:	e1ae      	b.n	8009160 <__aeabi_dsub+0x854>
 8008e02:	220f      	movs	r2, #15
 8008e04:	001e      	movs	r6, r3
 8008e06:	403a      	ands	r2, r7
 8008e08:	2a04      	cmp	r2, #4
 8008e0a:	d000      	beq.n	8008e0e <__aeabi_dsub+0x502>
 8008e0c:	e5fa      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8008e0e:	08ff      	lsrs	r7, r7, #3
 8008e10:	076a      	lsls	r2, r5, #29
 8008e12:	433a      	orrs	r2, r7
 8008e14:	0900      	lsrs	r0, r0, #4
 8008e16:	e7d5      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8008e18:	4663      	mov	r3, ip
 8008e1a:	074f      	lsls	r7, r1, #29
 8008e1c:	08da      	lsrs	r2, r3, #3
 8008e1e:	4317      	orrs	r7, r2
 8008e20:	08c8      	lsrs	r0, r1, #3
 8008e22:	e624      	b.n	8008a6e <__aeabi_dsub+0x162>
 8008e24:	1e47      	subs	r7, r0, #1
 8008e26:	42b8      	cmp	r0, r7
 8008e28:	4180      	sbcs	r0, r0
 8008e2a:	4240      	negs	r0, r0
 8008e2c:	1a2d      	subs	r5, r5, r0
 8008e2e:	001e      	movs	r6, r3
 8008e30:	022a      	lsls	r2, r5, #8
 8008e32:	d500      	bpl.n	8008e36 <__aeabi_dsub+0x52a>
 8008e34:	e634      	b.n	8008aa0 <__aeabi_dsub+0x194>
 8008e36:	e5e5      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d000      	beq.n	8008e3e <__aeabi_dsub+0x532>
 8008e3c:	e10d      	b.n	800905a <__aeabi_dsub+0x74e>
 8008e3e:	2a00      	cmp	r2, #0
 8008e40:	d000      	beq.n	8008e44 <__aeabi_dsub+0x538>
 8008e42:	e169      	b.n	8009118 <__aeabi_dsub+0x80c>
 8008e44:	2580      	movs	r5, #128	@ 0x80
 8008e46:	2400      	movs	r4, #0
 8008e48:	4b72      	ldr	r3, [pc, #456]	@ (8009014 <__aeabi_dsub+0x708>)
 8008e4a:	032d      	lsls	r5, r5, #12
 8008e4c:	e5f0      	b.n	8008a30 <__aeabi_dsub+0x124>
 8008e4e:	4663      	mov	r3, ip
 8008e50:	1a1f      	subs	r7, r3, r0
 8008e52:	45bc      	cmp	ip, r7
 8008e54:	4192      	sbcs	r2, r2
 8008e56:	2401      	movs	r4, #1
 8008e58:	4643      	mov	r3, r8
 8008e5a:	1b4d      	subs	r5, r1, r5
 8008e5c:	4252      	negs	r2, r2
 8008e5e:	1aad      	subs	r5, r5, r2
 8008e60:	401c      	ands	r4, r3
 8008e62:	e711      	b.n	8008c88 <__aeabi_dsub+0x37c>
 8008e64:	4662      	mov	r2, ip
 8008e66:	4644      	mov	r4, r8
 8008e68:	000d      	movs	r5, r1
 8008e6a:	08d7      	lsrs	r7, r2, #3
 8008e6c:	e6c8      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 8008e6e:	4663      	mov	r3, ip
 8008e70:	18c6      	adds	r6, r0, r3
 8008e72:	4286      	cmp	r6, r0
 8008e74:	4180      	sbcs	r0, r0
 8008e76:	1869      	adds	r1, r5, r1
 8008e78:	4240      	negs	r0, r0
 8008e7a:	1809      	adds	r1, r1, r0
 8008e7c:	020b      	lsls	r3, r1, #8
 8008e7e:	d400      	bmi.n	8008e82 <__aeabi_dsub+0x576>
 8008e80:	e10c      	b.n	800909c <__aeabi_dsub+0x790>
 8008e82:	4b63      	ldr	r3, [pc, #396]	@ (8009010 <__aeabi_dsub+0x704>)
 8008e84:	0870      	lsrs	r0, r6, #1
 8008e86:	4019      	ands	r1, r3
 8008e88:	07cb      	lsls	r3, r1, #31
 8008e8a:	4303      	orrs	r3, r0
 8008e8c:	084a      	lsrs	r2, r1, #1
 8008e8e:	0740      	lsls	r0, r0, #29
 8008e90:	d400      	bmi.n	8008e94 <__aeabi_dsub+0x588>
 8008e92:	e13b      	b.n	800910c <__aeabi_dsub+0x800>
 8008e94:	200f      	movs	r0, #15
 8008e96:	4018      	ands	r0, r3
 8008e98:	2804      	cmp	r0, #4
 8008e9a:	d100      	bne.n	8008e9e <__aeabi_dsub+0x592>
 8008e9c:	e136      	b.n	800910c <__aeabi_dsub+0x800>
 8008e9e:	1d1f      	adds	r7, r3, #4
 8008ea0:	429f      	cmp	r7, r3
 8008ea2:	41ad      	sbcs	r5, r5
 8008ea4:	426d      	negs	r5, r5
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	18ad      	adds	r5, r5, r2
 8008eaa:	08ff      	lsrs	r7, r7, #3
 8008eac:	e6a8      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d100      	bne.n	8008eb4 <__aeabi_dsub+0x5a8>
 8008eb2:	e640      	b.n	8008b36 <__aeabi_dsub+0x22a>
 8008eb4:	464b      	mov	r3, r9
 8008eb6:	1b9b      	subs	r3, r3, r6
 8008eb8:	2e00      	cmp	r6, #0
 8008eba:	d100      	bne.n	8008ebe <__aeabi_dsub+0x5b2>
 8008ebc:	e750      	b.n	8008d60 <__aeabi_dsub+0x454>
 8008ebe:	2b38      	cmp	r3, #56	@ 0x38
 8008ec0:	dd2e      	ble.n	8008f20 <__aeabi_dsub+0x614>
 8008ec2:	4663      	mov	r3, ip
 8008ec4:	1e5f      	subs	r7, r3, #1
 8008ec6:	45bc      	cmp	ip, r7
 8008ec8:	4192      	sbcs	r2, r2
 8008eca:	4252      	negs	r2, r2
 8008ecc:	1a8d      	subs	r5, r1, r2
 8008ece:	4644      	mov	r4, r8
 8008ed0:	464e      	mov	r6, r9
 8008ed2:	022b      	lsls	r3, r5, #8
 8008ed4:	d500      	bpl.n	8008ed8 <__aeabi_dsub+0x5cc>
 8008ed6:	e5e3      	b.n	8008aa0 <__aeabi_dsub+0x194>
 8008ed8:	e594      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8008eda:	4663      	mov	r3, ip
 8008edc:	1ac7      	subs	r7, r0, r3
 8008ede:	42b8      	cmp	r0, r7
 8008ee0:	4180      	sbcs	r0, r0
 8008ee2:	1a6d      	subs	r5, r5, r1
 8008ee4:	4240      	negs	r0, r0
 8008ee6:	1a2d      	subs	r5, r5, r0
 8008ee8:	022b      	lsls	r3, r5, #8
 8008eea:	d500      	bpl.n	8008eee <__aeabi_dsub+0x5e2>
 8008eec:	e6c9      	b.n	8008c82 <__aeabi_dsub+0x376>
 8008eee:	076a      	lsls	r2, r5, #29
 8008ef0:	08ff      	lsrs	r7, r7, #3
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	433a      	orrs	r2, r7
 8008ef6:	08e8      	lsrs	r0, r5, #3
 8008ef8:	e764      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8008efa:	001a      	movs	r2, r3
 8008efc:	000f      	movs	r7, r1
 8008efe:	3a20      	subs	r2, #32
 8008f00:	40d7      	lsrs	r7, r2
 8008f02:	46b8      	mov	r8, r7
 8008f04:	2b20      	cmp	r3, #32
 8008f06:	d005      	beq.n	8008f14 <__aeabi_dsub+0x608>
 8008f08:	2240      	movs	r2, #64	@ 0x40
 8008f0a:	1ad3      	subs	r3, r2, r3
 8008f0c:	4099      	lsls	r1, r3
 8008f0e:	4663      	mov	r3, ip
 8008f10:	430b      	orrs	r3, r1
 8008f12:	469a      	mov	sl, r3
 8008f14:	4657      	mov	r7, sl
 8008f16:	1e7b      	subs	r3, r7, #1
 8008f18:	419f      	sbcs	r7, r3
 8008f1a:	4643      	mov	r3, r8
 8008f1c:	431f      	orrs	r7, r3
 8008f1e:	e65c      	b.n	8008bda <__aeabi_dsub+0x2ce>
 8008f20:	2280      	movs	r2, #128	@ 0x80
 8008f22:	003c      	movs	r4, r7
 8008f24:	0412      	lsls	r2, r2, #16
 8008f26:	4315      	orrs	r5, r2
 8008f28:	2b1f      	cmp	r3, #31
 8008f2a:	dc26      	bgt.n	8008f7a <__aeabi_dsub+0x66e>
 8008f2c:	2220      	movs	r2, #32
 8008f2e:	002f      	movs	r7, r5
 8008f30:	1ad2      	subs	r2, r2, r3
 8008f32:	0006      	movs	r6, r0
 8008f34:	4090      	lsls	r0, r2
 8008f36:	4097      	lsls	r7, r2
 8008f38:	40de      	lsrs	r6, r3
 8008f3a:	1e42      	subs	r2, r0, #1
 8008f3c:	4190      	sbcs	r0, r2
 8008f3e:	40dd      	lsrs	r5, r3
 8008f40:	4337      	orrs	r7, r6
 8008f42:	4307      	orrs	r7, r0
 8008f44:	1b49      	subs	r1, r1, r5
 8008f46:	4663      	mov	r3, ip
 8008f48:	1bdf      	subs	r7, r3, r7
 8008f4a:	45bc      	cmp	ip, r7
 8008f4c:	4192      	sbcs	r2, r2
 8008f4e:	4252      	negs	r2, r2
 8008f50:	464e      	mov	r6, r9
 8008f52:	1a8d      	subs	r5, r1, r2
 8008f54:	e67d      	b.n	8008c52 <__aeabi_dsub+0x346>
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d100      	bne.n	8008f5c <__aeabi_dsub+0x650>
 8008f5a:	e6c1      	b.n	8008ce0 <__aeabi_dsub+0x3d4>
 8008f5c:	464b      	mov	r3, r9
 8008f5e:	1b9b      	subs	r3, r3, r6
 8008f60:	2e00      	cmp	r6, #0
 8008f62:	d100      	bne.n	8008f66 <__aeabi_dsub+0x65a>
 8008f64:	e5d0      	b.n	8008b08 <__aeabi_dsub+0x1fc>
 8008f66:	2b38      	cmp	r3, #56	@ 0x38
 8008f68:	dd36      	ble.n	8008fd8 <__aeabi_dsub+0x6cc>
 8008f6a:	2580      	movs	r5, #128	@ 0x80
 8008f6c:	042d      	lsls	r5, r5, #16
 8008f6e:	4229      	tst	r1, r5
 8008f70:	d100      	bne.n	8008f74 <__aeabi_dsub+0x668>
 8008f72:	e0dd      	b.n	8009130 <__aeabi_dsub+0x824>
 8008f74:	464e      	mov	r6, r9
 8008f76:	2700      	movs	r7, #0
 8008f78:	e52f      	b.n	80089da <__aeabi_dsub+0xce>
 8008f7a:	001a      	movs	r2, r3
 8008f7c:	002e      	movs	r6, r5
 8008f7e:	3a20      	subs	r2, #32
 8008f80:	40d6      	lsrs	r6, r2
 8008f82:	2b20      	cmp	r3, #32
 8008f84:	d005      	beq.n	8008f92 <__aeabi_dsub+0x686>
 8008f86:	2240      	movs	r2, #64	@ 0x40
 8008f88:	1ad3      	subs	r3, r2, r3
 8008f8a:	409d      	lsls	r5, r3
 8008f8c:	002f      	movs	r7, r5
 8008f8e:	4307      	orrs	r7, r0
 8008f90:	46bb      	mov	fp, r7
 8008f92:	465f      	mov	r7, fp
 8008f94:	1e7b      	subs	r3, r7, #1
 8008f96:	419f      	sbcs	r7, r3
 8008f98:	4337      	orrs	r7, r6
 8008f9a:	e7d4      	b.n	8008f46 <__aeabi_dsub+0x63a>
 8008f9c:	2a00      	cmp	r2, #0
 8008f9e:	d100      	bne.n	8008fa2 <__aeabi_dsub+0x696>
 8008fa0:	e6d1      	b.n	8008d46 <__aeabi_dsub+0x43a>
 8008fa2:	2401      	movs	r4, #1
 8008fa4:	4643      	mov	r3, r8
 8008fa6:	000d      	movs	r5, r1
 8008fa8:	46e3      	mov	fp, ip
 8008faa:	401c      	ands	r4, r3
 8008fac:	e6b6      	b.n	8008d1c <__aeabi_dsub+0x410>
 8008fae:	4663      	mov	r3, ip
 8008fb0:	1a1f      	subs	r7, r3, r0
 8008fb2:	45bc      	cmp	ip, r7
 8008fb4:	4192      	sbcs	r2, r2
 8008fb6:	1b4d      	subs	r5, r1, r5
 8008fb8:	4252      	negs	r2, r2
 8008fba:	1aad      	subs	r5, r5, r2
 8008fbc:	022b      	lsls	r3, r5, #8
 8008fbe:	d500      	bpl.n	8008fc2 <__aeabi_dsub+0x6b6>
 8008fc0:	e65e      	b.n	8008c80 <__aeabi_dsub+0x374>
 8008fc2:	076a      	lsls	r2, r5, #29
 8008fc4:	08ff      	lsrs	r7, r7, #3
 8008fc6:	4644      	mov	r4, r8
 8008fc8:	2301      	movs	r3, #1
 8008fca:	433a      	orrs	r2, r7
 8008fcc:	08e8      	lsrs	r0, r5, #3
 8008fce:	e6f9      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8008fd0:	1c47      	adds	r7, r0, #1
 8008fd2:	e517      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8008fd4:	003b      	movs	r3, r7
 8008fd6:	e5eb      	b.n	8008bb0 <__aeabi_dsub+0x2a4>
 8008fd8:	2280      	movs	r2, #128	@ 0x80
 8008fda:	0412      	lsls	r2, r2, #16
 8008fdc:	4315      	orrs	r5, r2
 8008fde:	2b1f      	cmp	r3, #31
 8008fe0:	dc6c      	bgt.n	80090bc <__aeabi_dsub+0x7b0>
 8008fe2:	2220      	movs	r2, #32
 8008fe4:	002f      	movs	r7, r5
 8008fe6:	1ad2      	subs	r2, r2, r3
 8008fe8:	0006      	movs	r6, r0
 8008fea:	4090      	lsls	r0, r2
 8008fec:	4097      	lsls	r7, r2
 8008fee:	40de      	lsrs	r6, r3
 8008ff0:	1e42      	subs	r2, r0, #1
 8008ff2:	4190      	sbcs	r0, r2
 8008ff4:	40dd      	lsrs	r5, r3
 8008ff6:	4337      	orrs	r7, r6
 8008ff8:	4307      	orrs	r7, r0
 8008ffa:	1949      	adds	r1, r1, r5
 8008ffc:	4467      	add	r7, ip
 8008ffe:	4567      	cmp	r7, ip
 8009000:	4192      	sbcs	r2, r2
 8009002:	4252      	negs	r2, r2
 8009004:	464e      	mov	r6, r9
 8009006:	1855      	adds	r5, r2, r1
 8009008:	e5ec      	b.n	8008be4 <__aeabi_dsub+0x2d8>
 800900a:	46c0      	nop			@ (mov r8, r8)
 800900c:	000007fe 	.word	0x000007fe
 8009010:	ff7fffff 	.word	0xff7fffff
 8009014:	000007ff 	.word	0x000007ff
 8009018:	2b00      	cmp	r3, #0
 800901a:	d100      	bne.n	800901e <__aeabi_dsub+0x712>
 800901c:	e6fc      	b.n	8008e18 <__aeabi_dsub+0x50c>
 800901e:	08c7      	lsrs	r7, r0, #3
 8009020:	076b      	lsls	r3, r5, #29
 8009022:	431f      	orrs	r7, r3
 8009024:	4663      	mov	r3, ip
 8009026:	08e8      	lsrs	r0, r5, #3
 8009028:	430b      	orrs	r3, r1
 800902a:	d100      	bne.n	800902e <__aeabi_dsub+0x722>
 800902c:	e51f      	b.n	8008a6e <__aeabi_dsub+0x162>
 800902e:	2380      	movs	r3, #128	@ 0x80
 8009030:	031b      	lsls	r3, r3, #12
 8009032:	4218      	tst	r0, r3
 8009034:	d007      	beq.n	8009046 <__aeabi_dsub+0x73a>
 8009036:	08ca      	lsrs	r2, r1, #3
 8009038:	421a      	tst	r2, r3
 800903a:	d104      	bne.n	8009046 <__aeabi_dsub+0x73a>
 800903c:	4663      	mov	r3, ip
 800903e:	0010      	movs	r0, r2
 8009040:	08df      	lsrs	r7, r3, #3
 8009042:	0749      	lsls	r1, r1, #29
 8009044:	430f      	orrs	r7, r1
 8009046:	0f7b      	lsrs	r3, r7, #29
 8009048:	00ff      	lsls	r7, r7, #3
 800904a:	08ff      	lsrs	r7, r7, #3
 800904c:	075b      	lsls	r3, r3, #29
 800904e:	431f      	orrs	r7, r3
 8009050:	e50d      	b.n	8008a6e <__aeabi_dsub+0x162>
 8009052:	4662      	mov	r2, ip
 8009054:	000d      	movs	r5, r1
 8009056:	08d7      	lsrs	r7, r2, #3
 8009058:	e5d2      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 800905a:	08c7      	lsrs	r7, r0, #3
 800905c:	076b      	lsls	r3, r5, #29
 800905e:	431f      	orrs	r7, r3
 8009060:	08e8      	lsrs	r0, r5, #3
 8009062:	2a00      	cmp	r2, #0
 8009064:	d100      	bne.n	8009068 <__aeabi_dsub+0x75c>
 8009066:	e502      	b.n	8008a6e <__aeabi_dsub+0x162>
 8009068:	2380      	movs	r3, #128	@ 0x80
 800906a:	031b      	lsls	r3, r3, #12
 800906c:	4218      	tst	r0, r3
 800906e:	d0ea      	beq.n	8009046 <__aeabi_dsub+0x73a>
 8009070:	08ca      	lsrs	r2, r1, #3
 8009072:	421a      	tst	r2, r3
 8009074:	d1e7      	bne.n	8009046 <__aeabi_dsub+0x73a>
 8009076:	4663      	mov	r3, ip
 8009078:	2401      	movs	r4, #1
 800907a:	08df      	lsrs	r7, r3, #3
 800907c:	4643      	mov	r3, r8
 800907e:	0749      	lsls	r1, r1, #29
 8009080:	0010      	movs	r0, r2
 8009082:	430f      	orrs	r7, r1
 8009084:	401c      	ands	r4, r3
 8009086:	e7de      	b.n	8009046 <__aeabi_dsub+0x73a>
 8009088:	4460      	add	r0, ip
 800908a:	4560      	cmp	r0, ip
 800908c:	4192      	sbcs	r2, r2
 800908e:	1869      	adds	r1, r5, r1
 8009090:	4252      	negs	r2, r2
 8009092:	1889      	adds	r1, r1, r2
 8009094:	0006      	movs	r6, r0
 8009096:	020b      	lsls	r3, r1, #8
 8009098:	d500      	bpl.n	800909c <__aeabi_dsub+0x790>
 800909a:	e6f2      	b.n	8008e82 <__aeabi_dsub+0x576>
 800909c:	074a      	lsls	r2, r1, #29
 800909e:	08f6      	lsrs	r6, r6, #3
 80090a0:	2301      	movs	r3, #1
 80090a2:	4332      	orrs	r2, r6
 80090a4:	08c8      	lsrs	r0, r1, #3
 80090a6:	e68d      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 80090a8:	4663      	mov	r3, ip
 80090aa:	08df      	lsrs	r7, r3, #3
 80090ac:	074b      	lsls	r3, r1, #29
 80090ae:	4644      	mov	r4, r8
 80090b0:	431f      	orrs	r7, r3
 80090b2:	08c8      	lsrs	r0, r1, #3
 80090b4:	e4db      	b.n	8008a6e <__aeabi_dsub+0x162>
 80090b6:	4644      	mov	r4, r8
 80090b8:	0013      	movs	r3, r2
 80090ba:	e735      	b.n	8008f28 <__aeabi_dsub+0x61c>
 80090bc:	001a      	movs	r2, r3
 80090be:	002e      	movs	r6, r5
 80090c0:	3a20      	subs	r2, #32
 80090c2:	40d6      	lsrs	r6, r2
 80090c4:	2b20      	cmp	r3, #32
 80090c6:	d005      	beq.n	80090d4 <__aeabi_dsub+0x7c8>
 80090c8:	2240      	movs	r2, #64	@ 0x40
 80090ca:	1ad3      	subs	r3, r2, r3
 80090cc:	409d      	lsls	r5, r3
 80090ce:	002f      	movs	r7, r5
 80090d0:	4307      	orrs	r7, r0
 80090d2:	46bb      	mov	fp, r7
 80090d4:	465f      	mov	r7, fp
 80090d6:	1e7b      	subs	r3, r7, #1
 80090d8:	419f      	sbcs	r7, r3
 80090da:	4337      	orrs	r7, r6
 80090dc:	e78e      	b.n	8008ffc <__aeabi_dsub+0x6f0>
 80090de:	2320      	movs	r3, #32
 80090e0:	2700      	movs	r7, #0
 80090e2:	1a1b      	subs	r3, r3, r0
 80090e4:	e4f5      	b.n	8008ad2 <__aeabi_dsub+0x1c6>
 80090e6:	2300      	movs	r3, #0
 80090e8:	2a00      	cmp	r2, #0
 80090ea:	d100      	bne.n	80090ee <__aeabi_dsub+0x7e2>
 80090ec:	e592      	b.n	8008c14 <__aeabi_dsub+0x308>
 80090ee:	4667      	mov	r7, ip
 80090f0:	000d      	movs	r5, r1
 80090f2:	08ff      	lsrs	r7, r7, #3
 80090f4:	e584      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 80090f6:	003a      	movs	r2, r7
 80090f8:	431a      	orrs	r2, r3
 80090fa:	d100      	bne.n	80090fe <__aeabi_dsub+0x7f2>
 80090fc:	e623      	b.n	8008d46 <__aeabi_dsub+0x43a>
 80090fe:	001d      	movs	r5, r3
 8009100:	46bb      	mov	fp, r7
 8009102:	e60b      	b.n	8008d1c <__aeabi_dsub+0x410>
 8009104:	0017      	movs	r7, r2
 8009106:	0033      	movs	r3, r6
 8009108:	08ff      	lsrs	r7, r7, #3
 800910a:	e579      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 800910c:	08db      	lsrs	r3, r3, #3
 800910e:	0752      	lsls	r2, r2, #29
 8009110:	431a      	orrs	r2, r3
 8009112:	0908      	lsrs	r0, r1, #4
 8009114:	2302      	movs	r3, #2
 8009116:	e655      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8009118:	4663      	mov	r3, ip
 800911a:	2401      	movs	r4, #1
 800911c:	08da      	lsrs	r2, r3, #3
 800911e:	4643      	mov	r3, r8
 8009120:	074f      	lsls	r7, r1, #29
 8009122:	4317      	orrs	r7, r2
 8009124:	08c8      	lsrs	r0, r1, #3
 8009126:	401c      	ands	r4, r3
 8009128:	e4a1      	b.n	8008a6e <__aeabi_dsub+0x162>
 800912a:	001e      	movs	r6, r3
 800912c:	1c47      	adds	r7, r0, #1
 800912e:	e469      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8009130:	4667      	mov	r7, ip
 8009132:	000d      	movs	r5, r1
 8009134:	464e      	mov	r6, r9
 8009136:	3701      	adds	r7, #1
 8009138:	e464      	b.n	8008a04 <__aeabi_dsub+0xf8>
 800913a:	4b0f      	ldr	r3, [pc, #60]	@ (8009178 <__aeabi_dsub+0x86c>)
 800913c:	08ff      	lsrs	r7, r7, #3
 800913e:	401d      	ands	r5, r3
 8009140:	076a      	lsls	r2, r5, #29
 8009142:	026d      	lsls	r5, r5, #9
 8009144:	2301      	movs	r3, #1
 8009146:	433a      	orrs	r2, r7
 8009148:	0b2d      	lsrs	r5, r5, #12
 800914a:	e471      	b.n	8008a30 <__aeabi_dsub+0x124>
 800914c:	0013      	movs	r3, r2
 800914e:	e746      	b.n	8008fde <__aeabi_dsub+0x6d2>
 8009150:	0033      	movs	r3, r6
 8009152:	08ff      	lsrs	r7, r7, #3
 8009154:	e554      	b.n	8008c00 <__aeabi_dsub+0x2f4>
 8009156:	4667      	mov	r7, ip
 8009158:	000d      	movs	r5, r1
 800915a:	001e      	movs	r6, r3
 800915c:	3701      	adds	r7, #1
 800915e:	e451      	b.n	8008a04 <__aeabi_dsub+0xf8>
 8009160:	076a      	lsls	r2, r5, #29
 8009162:	08ff      	lsrs	r7, r7, #3
 8009164:	433a      	orrs	r2, r7
 8009166:	0900      	lsrs	r0, r0, #4
 8009168:	e62c      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 800916a:	08c0      	lsrs	r0, r0, #3
 800916c:	076a      	lsls	r2, r5, #29
 800916e:	4302      	orrs	r2, r0
 8009170:	2300      	movs	r3, #0
 8009172:	08e8      	lsrs	r0, r5, #3
 8009174:	e626      	b.n	8008dc4 <__aeabi_dsub+0x4b8>
 8009176:	46c0      	nop			@ (mov r8, r8)
 8009178:	ff7fffff 	.word	0xff7fffff

0800917c <__aeabi_dcmpun>:
 800917c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800917e:	46c6      	mov	lr, r8
 8009180:	031e      	lsls	r6, r3, #12
 8009182:	0b36      	lsrs	r6, r6, #12
 8009184:	46b0      	mov	r8, r6
 8009186:	4e0d      	ldr	r6, [pc, #52]	@ (80091bc <__aeabi_dcmpun+0x40>)
 8009188:	030c      	lsls	r4, r1, #12
 800918a:	004d      	lsls	r5, r1, #1
 800918c:	005f      	lsls	r7, r3, #1
 800918e:	b500      	push	{lr}
 8009190:	0b24      	lsrs	r4, r4, #12
 8009192:	0d6d      	lsrs	r5, r5, #21
 8009194:	0d7f      	lsrs	r7, r7, #21
 8009196:	42b5      	cmp	r5, r6
 8009198:	d00b      	beq.n	80091b2 <__aeabi_dcmpun+0x36>
 800919a:	4908      	ldr	r1, [pc, #32]	@ (80091bc <__aeabi_dcmpun+0x40>)
 800919c:	2000      	movs	r0, #0
 800919e:	428f      	cmp	r7, r1
 80091a0:	d104      	bne.n	80091ac <__aeabi_dcmpun+0x30>
 80091a2:	4646      	mov	r6, r8
 80091a4:	4316      	orrs	r6, r2
 80091a6:	0030      	movs	r0, r6
 80091a8:	1e43      	subs	r3, r0, #1
 80091aa:	4198      	sbcs	r0, r3
 80091ac:	bc80      	pop	{r7}
 80091ae:	46b8      	mov	r8, r7
 80091b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091b2:	4304      	orrs	r4, r0
 80091b4:	2001      	movs	r0, #1
 80091b6:	2c00      	cmp	r4, #0
 80091b8:	d1f8      	bne.n	80091ac <__aeabi_dcmpun+0x30>
 80091ba:	e7ee      	b.n	800919a <__aeabi_dcmpun+0x1e>
 80091bc:	000007ff 	.word	0x000007ff

080091c0 <__aeabi_d2iz>:
 80091c0:	000b      	movs	r3, r1
 80091c2:	0002      	movs	r2, r0
 80091c4:	b570      	push	{r4, r5, r6, lr}
 80091c6:	4d16      	ldr	r5, [pc, #88]	@ (8009220 <__aeabi_d2iz+0x60>)
 80091c8:	030c      	lsls	r4, r1, #12
 80091ca:	b082      	sub	sp, #8
 80091cc:	0049      	lsls	r1, r1, #1
 80091ce:	2000      	movs	r0, #0
 80091d0:	9200      	str	r2, [sp, #0]
 80091d2:	9301      	str	r3, [sp, #4]
 80091d4:	0b24      	lsrs	r4, r4, #12
 80091d6:	0d49      	lsrs	r1, r1, #21
 80091d8:	0fde      	lsrs	r6, r3, #31
 80091da:	42a9      	cmp	r1, r5
 80091dc:	dd04      	ble.n	80091e8 <__aeabi_d2iz+0x28>
 80091de:	4811      	ldr	r0, [pc, #68]	@ (8009224 <__aeabi_d2iz+0x64>)
 80091e0:	4281      	cmp	r1, r0
 80091e2:	dd03      	ble.n	80091ec <__aeabi_d2iz+0x2c>
 80091e4:	4b10      	ldr	r3, [pc, #64]	@ (8009228 <__aeabi_d2iz+0x68>)
 80091e6:	18f0      	adds	r0, r6, r3
 80091e8:	b002      	add	sp, #8
 80091ea:	bd70      	pop	{r4, r5, r6, pc}
 80091ec:	2080      	movs	r0, #128	@ 0x80
 80091ee:	0340      	lsls	r0, r0, #13
 80091f0:	4320      	orrs	r0, r4
 80091f2:	4c0e      	ldr	r4, [pc, #56]	@ (800922c <__aeabi_d2iz+0x6c>)
 80091f4:	1a64      	subs	r4, r4, r1
 80091f6:	2c1f      	cmp	r4, #31
 80091f8:	dd08      	ble.n	800920c <__aeabi_d2iz+0x4c>
 80091fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009230 <__aeabi_d2iz+0x70>)
 80091fc:	1a5b      	subs	r3, r3, r1
 80091fe:	40d8      	lsrs	r0, r3
 8009200:	0003      	movs	r3, r0
 8009202:	4258      	negs	r0, r3
 8009204:	2e00      	cmp	r6, #0
 8009206:	d1ef      	bne.n	80091e8 <__aeabi_d2iz+0x28>
 8009208:	0018      	movs	r0, r3
 800920a:	e7ed      	b.n	80091e8 <__aeabi_d2iz+0x28>
 800920c:	4b09      	ldr	r3, [pc, #36]	@ (8009234 <__aeabi_d2iz+0x74>)
 800920e:	9a00      	ldr	r2, [sp, #0]
 8009210:	469c      	mov	ip, r3
 8009212:	0003      	movs	r3, r0
 8009214:	4461      	add	r1, ip
 8009216:	408b      	lsls	r3, r1
 8009218:	40e2      	lsrs	r2, r4
 800921a:	4313      	orrs	r3, r2
 800921c:	e7f1      	b.n	8009202 <__aeabi_d2iz+0x42>
 800921e:	46c0      	nop			@ (mov r8, r8)
 8009220:	000003fe 	.word	0x000003fe
 8009224:	0000041d 	.word	0x0000041d
 8009228:	7fffffff 	.word	0x7fffffff
 800922c:	00000433 	.word	0x00000433
 8009230:	00000413 	.word	0x00000413
 8009234:	fffffbed 	.word	0xfffffbed

08009238 <__aeabi_i2d>:
 8009238:	b570      	push	{r4, r5, r6, lr}
 800923a:	2800      	cmp	r0, #0
 800923c:	d016      	beq.n	800926c <__aeabi_i2d+0x34>
 800923e:	17c3      	asrs	r3, r0, #31
 8009240:	18c5      	adds	r5, r0, r3
 8009242:	405d      	eors	r5, r3
 8009244:	0fc4      	lsrs	r4, r0, #31
 8009246:	0028      	movs	r0, r5
 8009248:	f7f7 f9e6 	bl	8000618 <__clzsi2>
 800924c:	4b10      	ldr	r3, [pc, #64]	@ (8009290 <__aeabi_i2d+0x58>)
 800924e:	1a1b      	subs	r3, r3, r0
 8009250:	055b      	lsls	r3, r3, #21
 8009252:	0d5b      	lsrs	r3, r3, #21
 8009254:	280a      	cmp	r0, #10
 8009256:	dc14      	bgt.n	8009282 <__aeabi_i2d+0x4a>
 8009258:	0002      	movs	r2, r0
 800925a:	002e      	movs	r6, r5
 800925c:	3215      	adds	r2, #21
 800925e:	4096      	lsls	r6, r2
 8009260:	220b      	movs	r2, #11
 8009262:	1a12      	subs	r2, r2, r0
 8009264:	40d5      	lsrs	r5, r2
 8009266:	032d      	lsls	r5, r5, #12
 8009268:	0b2d      	lsrs	r5, r5, #12
 800926a:	e003      	b.n	8009274 <__aeabi_i2d+0x3c>
 800926c:	2400      	movs	r4, #0
 800926e:	2300      	movs	r3, #0
 8009270:	2500      	movs	r5, #0
 8009272:	2600      	movs	r6, #0
 8009274:	051b      	lsls	r3, r3, #20
 8009276:	432b      	orrs	r3, r5
 8009278:	07e4      	lsls	r4, r4, #31
 800927a:	4323      	orrs	r3, r4
 800927c:	0030      	movs	r0, r6
 800927e:	0019      	movs	r1, r3
 8009280:	bd70      	pop	{r4, r5, r6, pc}
 8009282:	380b      	subs	r0, #11
 8009284:	4085      	lsls	r5, r0
 8009286:	032d      	lsls	r5, r5, #12
 8009288:	2600      	movs	r6, #0
 800928a:	0b2d      	lsrs	r5, r5, #12
 800928c:	e7f2      	b.n	8009274 <__aeabi_i2d+0x3c>
 800928e:	46c0      	nop			@ (mov r8, r8)
 8009290:	0000041e 	.word	0x0000041e

08009294 <__aeabi_ui2d>:
 8009294:	b510      	push	{r4, lr}
 8009296:	1e04      	subs	r4, r0, #0
 8009298:	d010      	beq.n	80092bc <__aeabi_ui2d+0x28>
 800929a:	f7f7 f9bd 	bl	8000618 <__clzsi2>
 800929e:	4b0e      	ldr	r3, [pc, #56]	@ (80092d8 <__aeabi_ui2d+0x44>)
 80092a0:	1a1b      	subs	r3, r3, r0
 80092a2:	055b      	lsls	r3, r3, #21
 80092a4:	0d5b      	lsrs	r3, r3, #21
 80092a6:	280a      	cmp	r0, #10
 80092a8:	dc0f      	bgt.n	80092ca <__aeabi_ui2d+0x36>
 80092aa:	220b      	movs	r2, #11
 80092ac:	0021      	movs	r1, r4
 80092ae:	1a12      	subs	r2, r2, r0
 80092b0:	40d1      	lsrs	r1, r2
 80092b2:	3015      	adds	r0, #21
 80092b4:	030a      	lsls	r2, r1, #12
 80092b6:	4084      	lsls	r4, r0
 80092b8:	0b12      	lsrs	r2, r2, #12
 80092ba:	e001      	b.n	80092c0 <__aeabi_ui2d+0x2c>
 80092bc:	2300      	movs	r3, #0
 80092be:	2200      	movs	r2, #0
 80092c0:	051b      	lsls	r3, r3, #20
 80092c2:	4313      	orrs	r3, r2
 80092c4:	0020      	movs	r0, r4
 80092c6:	0019      	movs	r1, r3
 80092c8:	bd10      	pop	{r4, pc}
 80092ca:	0022      	movs	r2, r4
 80092cc:	380b      	subs	r0, #11
 80092ce:	4082      	lsls	r2, r0
 80092d0:	0312      	lsls	r2, r2, #12
 80092d2:	2400      	movs	r4, #0
 80092d4:	0b12      	lsrs	r2, r2, #12
 80092d6:	e7f3      	b.n	80092c0 <__aeabi_ui2d+0x2c>
 80092d8:	0000041e 	.word	0x0000041e

080092dc <__aeabi_f2d>:
 80092dc:	b570      	push	{r4, r5, r6, lr}
 80092de:	0242      	lsls	r2, r0, #9
 80092e0:	0043      	lsls	r3, r0, #1
 80092e2:	0fc4      	lsrs	r4, r0, #31
 80092e4:	20fe      	movs	r0, #254	@ 0xfe
 80092e6:	0e1b      	lsrs	r3, r3, #24
 80092e8:	1c59      	adds	r1, r3, #1
 80092ea:	0a55      	lsrs	r5, r2, #9
 80092ec:	4208      	tst	r0, r1
 80092ee:	d00c      	beq.n	800930a <__aeabi_f2d+0x2e>
 80092f0:	21e0      	movs	r1, #224	@ 0xe0
 80092f2:	0089      	lsls	r1, r1, #2
 80092f4:	468c      	mov	ip, r1
 80092f6:	076d      	lsls	r5, r5, #29
 80092f8:	0b12      	lsrs	r2, r2, #12
 80092fa:	4463      	add	r3, ip
 80092fc:	051b      	lsls	r3, r3, #20
 80092fe:	4313      	orrs	r3, r2
 8009300:	07e4      	lsls	r4, r4, #31
 8009302:	4323      	orrs	r3, r4
 8009304:	0028      	movs	r0, r5
 8009306:	0019      	movs	r1, r3
 8009308:	bd70      	pop	{r4, r5, r6, pc}
 800930a:	2b00      	cmp	r3, #0
 800930c:	d114      	bne.n	8009338 <__aeabi_f2d+0x5c>
 800930e:	2d00      	cmp	r5, #0
 8009310:	d01b      	beq.n	800934a <__aeabi_f2d+0x6e>
 8009312:	0028      	movs	r0, r5
 8009314:	f7f7 f980 	bl	8000618 <__clzsi2>
 8009318:	280a      	cmp	r0, #10
 800931a:	dc1c      	bgt.n	8009356 <__aeabi_f2d+0x7a>
 800931c:	230b      	movs	r3, #11
 800931e:	002a      	movs	r2, r5
 8009320:	1a1b      	subs	r3, r3, r0
 8009322:	40da      	lsrs	r2, r3
 8009324:	0003      	movs	r3, r0
 8009326:	3315      	adds	r3, #21
 8009328:	409d      	lsls	r5, r3
 800932a:	4b0e      	ldr	r3, [pc, #56]	@ (8009364 <__aeabi_f2d+0x88>)
 800932c:	0312      	lsls	r2, r2, #12
 800932e:	1a1b      	subs	r3, r3, r0
 8009330:	055b      	lsls	r3, r3, #21
 8009332:	0b12      	lsrs	r2, r2, #12
 8009334:	0d5b      	lsrs	r3, r3, #21
 8009336:	e7e1      	b.n	80092fc <__aeabi_f2d+0x20>
 8009338:	2d00      	cmp	r5, #0
 800933a:	d009      	beq.n	8009350 <__aeabi_f2d+0x74>
 800933c:	0b13      	lsrs	r3, r2, #12
 800933e:	2280      	movs	r2, #128	@ 0x80
 8009340:	0312      	lsls	r2, r2, #12
 8009342:	431a      	orrs	r2, r3
 8009344:	076d      	lsls	r5, r5, #29
 8009346:	4b08      	ldr	r3, [pc, #32]	@ (8009368 <__aeabi_f2d+0x8c>)
 8009348:	e7d8      	b.n	80092fc <__aeabi_f2d+0x20>
 800934a:	2300      	movs	r3, #0
 800934c:	2200      	movs	r2, #0
 800934e:	e7d5      	b.n	80092fc <__aeabi_f2d+0x20>
 8009350:	2200      	movs	r2, #0
 8009352:	4b05      	ldr	r3, [pc, #20]	@ (8009368 <__aeabi_f2d+0x8c>)
 8009354:	e7d2      	b.n	80092fc <__aeabi_f2d+0x20>
 8009356:	0003      	movs	r3, r0
 8009358:	002a      	movs	r2, r5
 800935a:	3b0b      	subs	r3, #11
 800935c:	409a      	lsls	r2, r3
 800935e:	2500      	movs	r5, #0
 8009360:	e7e3      	b.n	800932a <__aeabi_f2d+0x4e>
 8009362:	46c0      	nop			@ (mov r8, r8)
 8009364:	00000389 	.word	0x00000389
 8009368:	000007ff 	.word	0x000007ff

0800936c <__aeabi_d2f>:
 800936c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800936e:	004b      	lsls	r3, r1, #1
 8009370:	030f      	lsls	r7, r1, #12
 8009372:	0d5b      	lsrs	r3, r3, #21
 8009374:	4c3d      	ldr	r4, [pc, #244]	@ (800946c <__aeabi_d2f+0x100>)
 8009376:	0f45      	lsrs	r5, r0, #29
 8009378:	b083      	sub	sp, #12
 800937a:	0a7f      	lsrs	r7, r7, #9
 800937c:	1c5e      	adds	r6, r3, #1
 800937e:	432f      	orrs	r7, r5
 8009380:	9000      	str	r0, [sp, #0]
 8009382:	9101      	str	r1, [sp, #4]
 8009384:	0fca      	lsrs	r2, r1, #31
 8009386:	00c5      	lsls	r5, r0, #3
 8009388:	4226      	tst	r6, r4
 800938a:	d00b      	beq.n	80093a4 <__aeabi_d2f+0x38>
 800938c:	4938      	ldr	r1, [pc, #224]	@ (8009470 <__aeabi_d2f+0x104>)
 800938e:	185c      	adds	r4, r3, r1
 8009390:	2cfe      	cmp	r4, #254	@ 0xfe
 8009392:	dd12      	ble.n	80093ba <__aeabi_d2f+0x4e>
 8009394:	20ff      	movs	r0, #255	@ 0xff
 8009396:	2300      	movs	r3, #0
 8009398:	05c0      	lsls	r0, r0, #23
 800939a:	4318      	orrs	r0, r3
 800939c:	07d2      	lsls	r2, r2, #31
 800939e:	4310      	orrs	r0, r2
 80093a0:	b003      	add	sp, #12
 80093a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093a4:	2000      	movs	r0, #0
 80093a6:	433d      	orrs	r5, r7
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d0f5      	beq.n	8009398 <__aeabi_d2f+0x2c>
 80093ac:	2d00      	cmp	r5, #0
 80093ae:	d0f1      	beq.n	8009394 <__aeabi_d2f+0x28>
 80093b0:	2380      	movs	r3, #128	@ 0x80
 80093b2:	03db      	lsls	r3, r3, #15
 80093b4:	20ff      	movs	r0, #255	@ 0xff
 80093b6:	433b      	orrs	r3, r7
 80093b8:	e7ee      	b.n	8009398 <__aeabi_d2f+0x2c>
 80093ba:	2c00      	cmp	r4, #0
 80093bc:	dd0c      	ble.n	80093d8 <__aeabi_d2f+0x6c>
 80093be:	9b00      	ldr	r3, [sp, #0]
 80093c0:	00ff      	lsls	r7, r7, #3
 80093c2:	019b      	lsls	r3, r3, #6
 80093c4:	1e58      	subs	r0, r3, #1
 80093c6:	4183      	sbcs	r3, r0
 80093c8:	0f69      	lsrs	r1, r5, #29
 80093ca:	433b      	orrs	r3, r7
 80093cc:	430b      	orrs	r3, r1
 80093ce:	0759      	lsls	r1, r3, #29
 80093d0:	d125      	bne.n	800941e <__aeabi_d2f+0xb2>
 80093d2:	08db      	lsrs	r3, r3, #3
 80093d4:	b2e0      	uxtb	r0, r4
 80093d6:	e7df      	b.n	8009398 <__aeabi_d2f+0x2c>
 80093d8:	0021      	movs	r1, r4
 80093da:	3117      	adds	r1, #23
 80093dc:	db2e      	blt.n	800943c <__aeabi_d2f+0xd0>
 80093de:	2180      	movs	r1, #128	@ 0x80
 80093e0:	201e      	movs	r0, #30
 80093e2:	0409      	lsls	r1, r1, #16
 80093e4:	4339      	orrs	r1, r7
 80093e6:	1b00      	subs	r0, r0, r4
 80093e8:	281f      	cmp	r0, #31
 80093ea:	dd2a      	ble.n	8009442 <__aeabi_d2f+0xd6>
 80093ec:	2602      	movs	r6, #2
 80093ee:	4276      	negs	r6, r6
 80093f0:	1b34      	subs	r4, r6, r4
 80093f2:	000e      	movs	r6, r1
 80093f4:	40e6      	lsrs	r6, r4
 80093f6:	0034      	movs	r4, r6
 80093f8:	2820      	cmp	r0, #32
 80093fa:	d004      	beq.n	8009406 <__aeabi_d2f+0x9a>
 80093fc:	481d      	ldr	r0, [pc, #116]	@ (8009474 <__aeabi_d2f+0x108>)
 80093fe:	4684      	mov	ip, r0
 8009400:	4463      	add	r3, ip
 8009402:	4099      	lsls	r1, r3
 8009404:	430d      	orrs	r5, r1
 8009406:	002b      	movs	r3, r5
 8009408:	1e59      	subs	r1, r3, #1
 800940a:	418b      	sbcs	r3, r1
 800940c:	4323      	orrs	r3, r4
 800940e:	2107      	movs	r1, #7
 8009410:	0018      	movs	r0, r3
 8009412:	4008      	ands	r0, r1
 8009414:	420b      	tst	r3, r1
 8009416:	d11f      	bne.n	8009458 <__aeabi_d2f+0xec>
 8009418:	019b      	lsls	r3, r3, #6
 800941a:	0a5b      	lsrs	r3, r3, #9
 800941c:	e7bc      	b.n	8009398 <__aeabi_d2f+0x2c>
 800941e:	210f      	movs	r1, #15
 8009420:	4019      	ands	r1, r3
 8009422:	2904      	cmp	r1, #4
 8009424:	d103      	bne.n	800942e <__aeabi_d2f+0xc2>
 8009426:	019b      	lsls	r3, r3, #6
 8009428:	0a5b      	lsrs	r3, r3, #9
 800942a:	b2e0      	uxtb	r0, r4
 800942c:	e7b4      	b.n	8009398 <__aeabi_d2f+0x2c>
 800942e:	3304      	adds	r3, #4
 8009430:	0159      	lsls	r1, r3, #5
 8009432:	d5f8      	bpl.n	8009426 <__aeabi_d2f+0xba>
 8009434:	3401      	adds	r4, #1
 8009436:	2300      	movs	r3, #0
 8009438:	b2e0      	uxtb	r0, r4
 800943a:	e7ad      	b.n	8009398 <__aeabi_d2f+0x2c>
 800943c:	2000      	movs	r0, #0
 800943e:	2300      	movs	r3, #0
 8009440:	e7aa      	b.n	8009398 <__aeabi_d2f+0x2c>
 8009442:	4c0d      	ldr	r4, [pc, #52]	@ (8009478 <__aeabi_d2f+0x10c>)
 8009444:	191c      	adds	r4, r3, r4
 8009446:	002b      	movs	r3, r5
 8009448:	40a5      	lsls	r5, r4
 800944a:	40c3      	lsrs	r3, r0
 800944c:	40a1      	lsls	r1, r4
 800944e:	1e68      	subs	r0, r5, #1
 8009450:	4185      	sbcs	r5, r0
 8009452:	4329      	orrs	r1, r5
 8009454:	430b      	orrs	r3, r1
 8009456:	e7da      	b.n	800940e <__aeabi_d2f+0xa2>
 8009458:	210f      	movs	r1, #15
 800945a:	2400      	movs	r4, #0
 800945c:	4019      	ands	r1, r3
 800945e:	2904      	cmp	r1, #4
 8009460:	d1e5      	bne.n	800942e <__aeabi_d2f+0xc2>
 8009462:	019b      	lsls	r3, r3, #6
 8009464:	0020      	movs	r0, r4
 8009466:	0a5b      	lsrs	r3, r3, #9
 8009468:	e796      	b.n	8009398 <__aeabi_d2f+0x2c>
 800946a:	46c0      	nop			@ (mov r8, r8)
 800946c:	000007fe 	.word	0x000007fe
 8009470:	fffffc80 	.word	0xfffffc80
 8009474:	fffffca2 	.word	0xfffffca2
 8009478:	fffffc82 	.word	0xfffffc82

0800947c <selfrel_offset31>:
 800947c:	6803      	ldr	r3, [r0, #0]
 800947e:	005a      	lsls	r2, r3, #1
 8009480:	d504      	bpl.n	800948c <selfrel_offset31+0x10>
 8009482:	2280      	movs	r2, #128	@ 0x80
 8009484:	0612      	lsls	r2, r2, #24
 8009486:	4313      	orrs	r3, r2
 8009488:	18c0      	adds	r0, r0, r3
 800948a:	4770      	bx	lr
 800948c:	005b      	lsls	r3, r3, #1
 800948e:	085b      	lsrs	r3, r3, #1
 8009490:	e7fa      	b.n	8009488 <selfrel_offset31+0xc>
 8009492:	46c0      	nop			@ (mov r8, r8)

08009494 <search_EIT_table>:
 8009494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009496:	464e      	mov	r6, r9
 8009498:	4645      	mov	r5, r8
 800949a:	46de      	mov	lr, fp
 800949c:	4657      	mov	r7, sl
 800949e:	4680      	mov	r8, r0
 80094a0:	4691      	mov	r9, r2
 80094a2:	b5e0      	push	{r5, r6, r7, lr}
 80094a4:	2900      	cmp	r1, #0
 80094a6:	d02a      	beq.n	80094fe <search_EIT_table+0x6a>
 80094a8:	1e4b      	subs	r3, r1, #1
 80094aa:	469b      	mov	fp, r3
 80094ac:	469a      	mov	sl, r3
 80094ae:	2700      	movs	r7, #0
 80094b0:	4653      	mov	r3, sl
 80094b2:	18fb      	adds	r3, r7, r3
 80094b4:	0fdc      	lsrs	r4, r3, #31
 80094b6:	18e4      	adds	r4, r4, r3
 80094b8:	4643      	mov	r3, r8
 80094ba:	1064      	asrs	r4, r4, #1
 80094bc:	00e5      	lsls	r5, r4, #3
 80094be:	195e      	adds	r6, r3, r5
 80094c0:	0030      	movs	r0, r6
 80094c2:	f7ff ffdb 	bl	800947c <selfrel_offset31>
 80094c6:	45a3      	cmp	fp, r4
 80094c8:	d010      	beq.n	80094ec <search_EIT_table+0x58>
 80094ca:	4548      	cmp	r0, r9
 80094cc:	d809      	bhi.n	80094e2 <search_EIT_table+0x4e>
 80094ce:	3508      	adds	r5, #8
 80094d0:	0028      	movs	r0, r5
 80094d2:	4440      	add	r0, r8
 80094d4:	f7ff ffd2 	bl	800947c <selfrel_offset31>
 80094d8:	3801      	subs	r0, #1
 80094da:	4548      	cmp	r0, r9
 80094dc:	d208      	bcs.n	80094f0 <search_EIT_table+0x5c>
 80094de:	1c67      	adds	r7, r4, #1
 80094e0:	e7e6      	b.n	80094b0 <search_EIT_table+0x1c>
 80094e2:	42a7      	cmp	r7, r4
 80094e4:	d00b      	beq.n	80094fe <search_EIT_table+0x6a>
 80094e6:	1e63      	subs	r3, r4, #1
 80094e8:	469a      	mov	sl, r3
 80094ea:	e7e1      	b.n	80094b0 <search_EIT_table+0x1c>
 80094ec:	4548      	cmp	r0, r9
 80094ee:	d8f8      	bhi.n	80094e2 <search_EIT_table+0x4e>
 80094f0:	0030      	movs	r0, r6
 80094f2:	bcf0      	pop	{r4, r5, r6, r7}
 80094f4:	46bb      	mov	fp, r7
 80094f6:	46b2      	mov	sl, r6
 80094f8:	46a9      	mov	r9, r5
 80094fa:	46a0      	mov	r8, r4
 80094fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094fe:	2600      	movs	r6, #0
 8009500:	e7f6      	b.n	80094f0 <search_EIT_table+0x5c>
 8009502:	46c0      	nop			@ (mov r8, r8)

08009504 <__gnu_unwind_get_pr_addr>:
 8009504:	0003      	movs	r3, r0
 8009506:	2801      	cmp	r0, #1
 8009508:	d008      	beq.n	800951c <__gnu_unwind_get_pr_addr+0x18>
 800950a:	2802      	cmp	r0, #2
 800950c:	d004      	beq.n	8009518 <__gnu_unwind_get_pr_addr+0x14>
 800950e:	2000      	movs	r0, #0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d100      	bne.n	8009516 <__gnu_unwind_get_pr_addr+0x12>
 8009514:	4802      	ldr	r0, [pc, #8]	@ (8009520 <__gnu_unwind_get_pr_addr+0x1c>)
 8009516:	4770      	bx	lr
 8009518:	4802      	ldr	r0, [pc, #8]	@ (8009524 <__gnu_unwind_get_pr_addr+0x20>)
 800951a:	e7fc      	b.n	8009516 <__gnu_unwind_get_pr_addr+0x12>
 800951c:	4802      	ldr	r0, [pc, #8]	@ (8009528 <__gnu_unwind_get_pr_addr+0x24>)
 800951e:	e7fa      	b.n	8009516 <__gnu_unwind_get_pr_addr+0x12>
 8009520:	08009c15 	.word	0x08009c15
 8009524:	08009c2d 	.word	0x08009c2d
 8009528:	08009c21 	.word	0x08009c21

0800952c <get_eit_entry>:
 800952c:	b530      	push	{r4, r5, lr}
 800952e:	4b21      	ldr	r3, [pc, #132]	@ (80095b4 <get_eit_entry+0x88>)
 8009530:	0005      	movs	r5, r0
 8009532:	b085      	sub	sp, #20
 8009534:	1e8c      	subs	r4, r1, #2
 8009536:	2b00      	cmp	r3, #0
 8009538:	d026      	beq.n	8009588 <get_eit_entry+0x5c>
 800953a:	0020      	movs	r0, r4
 800953c:	a903      	add	r1, sp, #12
 800953e:	e000      	b.n	8009542 <get_eit_entry+0x16>
 8009540:	bf00      	nop
 8009542:	2800      	cmp	r0, #0
 8009544:	d01d      	beq.n	8009582 <get_eit_entry+0x56>
 8009546:	9903      	ldr	r1, [sp, #12]
 8009548:	0022      	movs	r2, r4
 800954a:	f7ff ffa3 	bl	8009494 <search_EIT_table>
 800954e:	1e04      	subs	r4, r0, #0
 8009550:	d017      	beq.n	8009582 <get_eit_entry+0x56>
 8009552:	f7ff ff93 	bl	800947c <selfrel_offset31>
 8009556:	6863      	ldr	r3, [r4, #4]
 8009558:	64a8      	str	r0, [r5, #72]	@ 0x48
 800955a:	2b01      	cmp	r3, #1
 800955c:	d027      	beq.n	80095ae <get_eit_entry+0x82>
 800955e:	1d20      	adds	r0, r4, #4
 8009560:	2b00      	cmp	r3, #0
 8009562:	db22      	blt.n	80095aa <get_eit_entry+0x7e>
 8009564:	f7ff ff8a 	bl	800947c <selfrel_offset31>
 8009568:	2300      	movs	r3, #0
 800956a:	652b      	str	r3, [r5, #80]	@ 0x50
 800956c:	6803      	ldr	r3, [r0, #0]
 800956e:	64e8      	str	r0, [r5, #76]	@ 0x4c
 8009570:	2b00      	cmp	r3, #0
 8009572:	db0f      	blt.n	8009594 <get_eit_entry+0x68>
 8009574:	f7ff ff82 	bl	800947c <selfrel_offset31>
 8009578:	0003      	movs	r3, r0
 800957a:	2000      	movs	r0, #0
 800957c:	612b      	str	r3, [r5, #16]
 800957e:	b005      	add	sp, #20
 8009580:	bd30      	pop	{r4, r5, pc}
 8009582:	2300      	movs	r3, #0
 8009584:	2009      	movs	r0, #9
 8009586:	e7f9      	b.n	800957c <get_eit_entry+0x50>
 8009588:	4b0b      	ldr	r3, [pc, #44]	@ (80095b8 <get_eit_entry+0x8c>)
 800958a:	480c      	ldr	r0, [pc, #48]	@ (80095bc <get_eit_entry+0x90>)
 800958c:	1a1b      	subs	r3, r3, r0
 800958e:	10d9      	asrs	r1, r3, #3
 8009590:	9103      	str	r1, [sp, #12]
 8009592:	e7d9      	b.n	8009548 <get_eit_entry+0x1c>
 8009594:	0118      	lsls	r0, r3, #4
 8009596:	0f00      	lsrs	r0, r0, #28
 8009598:	f7ff ffb4 	bl	8009504 <__gnu_unwind_get_pr_addr>
 800959c:	0003      	movs	r3, r0
 800959e:	425a      	negs	r2, r3
 80095a0:	415a      	adcs	r2, r3
 80095a2:	2009      	movs	r0, #9
 80095a4:	4252      	negs	r2, r2
 80095a6:	4010      	ands	r0, r2
 80095a8:	e7e8      	b.n	800957c <get_eit_entry+0x50>
 80095aa:	2301      	movs	r3, #1
 80095ac:	e7dd      	b.n	800956a <get_eit_entry+0x3e>
 80095ae:	2300      	movs	r3, #0
 80095b0:	2005      	movs	r0, #5
 80095b2:	e7e3      	b.n	800957c <get_eit_entry+0x50>
 80095b4:	00000000 	.word	0x00000000
 80095b8:	0800b0fc 	.word	0x0800b0fc
 80095bc:	0800afb4 	.word	0x0800afb4

080095c0 <restore_non_core_regs>:
 80095c0:	6803      	ldr	r3, [r0, #0]
 80095c2:	b510      	push	{r4, lr}
 80095c4:	0004      	movs	r4, r0
 80095c6:	07da      	lsls	r2, r3, #31
 80095c8:	d405      	bmi.n	80095d6 <restore_non_core_regs+0x16>
 80095ca:	079b      	lsls	r3, r3, #30
 80095cc:	d50a      	bpl.n	80095e4 <restore_non_core_regs+0x24>
 80095ce:	3050      	adds	r0, #80	@ 0x50
 80095d0:	f7f6 ff9a 	bl	8000508 <__gnu_Unwind_Restore_VFP_D>
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	075a      	lsls	r2, r3, #29
 80095d8:	d50a      	bpl.n	80095f0 <restore_non_core_regs+0x30>
 80095da:	071a      	lsls	r2, r3, #28
 80095dc:	d50f      	bpl.n	80095fe <restore_non_core_regs+0x3e>
 80095de:	06db      	lsls	r3, r3, #27
 80095e0:	d515      	bpl.n	800960e <restore_non_core_regs+0x4e>
 80095e2:	bd10      	pop	{r4, pc}
 80095e4:	3050      	adds	r0, #80	@ 0x50
 80095e6:	f7f6 ff8b 	bl	8000500 <__gnu_Unwind_Restore_VFP>
 80095ea:	6823      	ldr	r3, [r4, #0]
 80095ec:	075a      	lsls	r2, r3, #29
 80095ee:	d4f4      	bmi.n	80095da <restore_non_core_regs+0x1a>
 80095f0:	0020      	movs	r0, r4
 80095f2:	30d8      	adds	r0, #216	@ 0xd8
 80095f4:	f7f6 ff8c 	bl	8000510 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80095f8:	6823      	ldr	r3, [r4, #0]
 80095fa:	071a      	lsls	r2, r3, #28
 80095fc:	d4ef      	bmi.n	80095de <restore_non_core_regs+0x1e>
 80095fe:	0020      	movs	r0, r4
 8009600:	3059      	adds	r0, #89	@ 0x59
 8009602:	30ff      	adds	r0, #255	@ 0xff
 8009604:	f7f6 ff88 	bl	8000518 <__gnu_Unwind_Restore_WMMXD>
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	06db      	lsls	r3, r3, #27
 800960c:	d4e9      	bmi.n	80095e2 <restore_non_core_regs+0x22>
 800960e:	0020      	movs	r0, r4
 8009610:	30d9      	adds	r0, #217	@ 0xd9
 8009612:	30ff      	adds	r0, #255	@ 0xff
 8009614:	f7f6 ff84 	bl	8000520 <__gnu_Unwind_Restore_WMMXC>
 8009618:	e7e3      	b.n	80095e2 <restore_non_core_regs+0x22>
 800961a:	46c0      	nop			@ (mov r8, r8)

0800961c <_Unwind_decode_typeinfo_ptr.constprop.0>:
 800961c:	0003      	movs	r3, r0
 800961e:	6800      	ldr	r0, [r0, #0]
 8009620:	2800      	cmp	r0, #0
 8009622:	d000      	beq.n	8009626 <_Unwind_decode_typeinfo_ptr.constprop.0+0xa>
 8009624:	18c0      	adds	r0, r0, r3
 8009626:	4770      	bx	lr

08009628 <_Unwind_DebugHook>:
 8009628:	4770      	bx	lr
 800962a:	46c0      	nop			@ (mov r8, r8)

0800962c <unwind_phase2>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	0004      	movs	r4, r0
 8009630:	000d      	movs	r5, r1
 8009632:	0020      	movs	r0, r4
 8009634:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 8009636:	f7ff ff79 	bl	800952c <get_eit_entry>
 800963a:	2800      	cmp	r0, #0
 800963c:	d111      	bne.n	8009662 <unwind_phase2+0x36>
 800963e:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8009640:	002a      	movs	r2, r5
 8009642:	6163      	str	r3, [r4, #20]
 8009644:	0021      	movs	r1, r4
 8009646:	2001      	movs	r0, #1
 8009648:	6923      	ldr	r3, [r4, #16]
 800964a:	4798      	blx	r3
 800964c:	2808      	cmp	r0, #8
 800964e:	d0f0      	beq.n	8009632 <unwind_phase2+0x6>
 8009650:	2807      	cmp	r0, #7
 8009652:	d106      	bne.n	8009662 <unwind_phase2+0x36>
 8009654:	2000      	movs	r0, #0
 8009656:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 8009658:	f7ff ffe6 	bl	8009628 <_Unwind_DebugHook>
 800965c:	1d28      	adds	r0, r5, #4
 800965e:	f7f6 ff39 	bl	80004d4 <__restore_core_regs>
 8009662:	f7f9 faa1 	bl	8002ba8 <abort>
 8009666:	46c0      	nop			@ (mov r8, r8)

08009668 <unwind_phase2_forced>:
 8009668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966a:	46de      	mov	lr, fp
 800966c:	464e      	mov	r6, r9
 800966e:	4657      	mov	r7, sl
 8009670:	4645      	mov	r5, r8
 8009672:	b5e0      	push	{r5, r6, r7, lr}
 8009674:	68c3      	ldr	r3, [r0, #12]
 8009676:	4c31      	ldr	r4, [pc, #196]	@ (800973c <unwind_phase2_forced+0xd4>)
 8009678:	4699      	mov	r9, r3
 800967a:	44a5      	add	sp, r4
 800967c:	6983      	ldr	r3, [r0, #24]
 800967e:	0005      	movs	r5, r0
 8009680:	0016      	movs	r6, r2
 8009682:	3104      	adds	r1, #4
 8009684:	2240      	movs	r2, #64	@ 0x40
 8009686:	a803      	add	r0, sp, #12
 8009688:	469a      	mov	sl, r3
 800968a:	f7f9 fa09 	bl	8002aa0 <memcpy>
 800968e:	2300      	movs	r3, #0
 8009690:	9302      	str	r3, [sp, #8]
 8009692:	ab7c      	add	r3, sp, #496	@ 0x1f0
 8009694:	469b      	mov	fp, r3
 8009696:	ac02      	add	r4, sp, #8
 8009698:	e023      	b.n	80096e2 <unwind_phase2_forced+0x7a>
 800969a:	22f4      	movs	r2, #244	@ 0xf4
 800969c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800969e:	0021      	movs	r1, r4
 80096a0:	616b      	str	r3, [r5, #20]
 80096a2:	0052      	lsls	r2, r2, #1
 80096a4:	4658      	mov	r0, fp
 80096a6:	f7f9 f9fb 	bl	8002aa0 <memcpy>
 80096aa:	465a      	mov	r2, fp
 80096ac:	0029      	movs	r1, r5
 80096ae:	692b      	ldr	r3, [r5, #16]
 80096b0:	4640      	mov	r0, r8
 80096b2:	4798      	blx	r3
 80096b4:	465b      	mov	r3, fp
 80096b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b8:	0007      	movs	r7, r0
 80096ba:	64a3      	str	r3, [r4, #72]	@ 0x48
 80096bc:	4653      	mov	r3, sl
 80096be:	002a      	movs	r2, r5
 80096c0:	9301      	str	r3, [sp, #4]
 80096c2:	0031      	movs	r1, r6
 80096c4:	002b      	movs	r3, r5
 80096c6:	2001      	movs	r0, #1
 80096c8:	9400      	str	r4, [sp, #0]
 80096ca:	47c8      	blx	r9
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d12c      	bne.n	800972a <unwind_phase2_forced+0xc2>
 80096d0:	22f4      	movs	r2, #244	@ 0xf4
 80096d2:	4659      	mov	r1, fp
 80096d4:	0020      	movs	r0, r4
 80096d6:	0052      	lsls	r2, r2, #1
 80096d8:	f7f9 f9e2 	bl	8002aa0 <memcpy>
 80096dc:	2600      	movs	r6, #0
 80096de:	2f08      	cmp	r7, #8
 80096e0:	d121      	bne.n	8009726 <unwind_phase2_forced+0xbe>
 80096e2:	0028      	movs	r0, r5
 80096e4:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80096e6:	f7ff ff21 	bl	800952c <get_eit_entry>
 80096ea:	3609      	adds	r6, #9
 80096ec:	b2f3      	uxtb	r3, r6
 80096ee:	1e07      	subs	r7, r0, #0
 80096f0:	4698      	mov	r8, r3
 80096f2:	d0d2      	beq.n	800969a <unwind_phase2_forced+0x32>
 80096f4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80096f6:	2110      	movs	r1, #16
 80096f8:	64a3      	str	r3, [r4, #72]	@ 0x48
 80096fa:	4643      	mov	r3, r8
 80096fc:	430b      	orrs	r3, r1
 80096fe:	0019      	movs	r1, r3
 8009700:	4653      	mov	r3, sl
 8009702:	002a      	movs	r2, r5
 8009704:	9301      	str	r3, [sp, #4]
 8009706:	2001      	movs	r0, #1
 8009708:	002b      	movs	r3, r5
 800970a:	9400      	str	r4, [sp, #0]
 800970c:	47c8      	blx	r9
 800970e:	2800      	cmp	r0, #0
 8009710:	d10b      	bne.n	800972a <unwind_phase2_forced+0xc2>
 8009712:	0038      	movs	r0, r7
 8009714:	23f7      	movs	r3, #247	@ 0xf7
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	449d      	add	sp, r3
 800971a:	bcf0      	pop	{r4, r5, r6, r7}
 800971c:	46bb      	mov	fp, r7
 800971e:	46b2      	mov	sl, r6
 8009720:	46a9      	mov	r9, r5
 8009722:	46a0      	mov	r8, r4
 8009724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009726:	2f07      	cmp	r7, #7
 8009728:	d001      	beq.n	800972e <unwind_phase2_forced+0xc6>
 800972a:	2709      	movs	r7, #9
 800972c:	e7f1      	b.n	8009712 <unwind_phase2_forced+0xaa>
 800972e:	0030      	movs	r0, r6
 8009730:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8009732:	f7ff ff79 	bl	8009628 <_Unwind_DebugHook>
 8009736:	a803      	add	r0, sp, #12
 8009738:	f7f6 fecc 	bl	80004d4 <__restore_core_regs>
 800973c:	fffffc24 	.word	0xfffffc24

08009740 <__gnu_Unwind_RaiseException>:
 8009740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009742:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8009744:	b0fb      	sub	sp, #492	@ 0x1ec
 8009746:	0005      	movs	r5, r0
 8009748:	640b      	str	r3, [r1, #64]	@ 0x40
 800974a:	000f      	movs	r7, r1
 800974c:	2240      	movs	r2, #64	@ 0x40
 800974e:	3104      	adds	r1, #4
 8009750:	a801      	add	r0, sp, #4
 8009752:	f7f9 f9a5 	bl	8002aa0 <memcpy>
 8009756:	2301      	movs	r3, #1
 8009758:	425b      	negs	r3, r3
 800975a:	466e      	mov	r6, sp
 800975c:	9300      	str	r3, [sp, #0]
 800975e:	e006      	b.n	800976e <__gnu_Unwind_RaiseException+0x2e>
 8009760:	0032      	movs	r2, r6
 8009762:	0029      	movs	r1, r5
 8009764:	692b      	ldr	r3, [r5, #16]
 8009766:	4798      	blx	r3
 8009768:	0004      	movs	r4, r0
 800976a:	2808      	cmp	r0, #8
 800976c:	d108      	bne.n	8009780 <__gnu_Unwind_RaiseException+0x40>
 800976e:	0028      	movs	r0, r5
 8009770:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 8009772:	f7ff fedb 	bl	800952c <get_eit_entry>
 8009776:	2800      	cmp	r0, #0
 8009778:	d0f2      	beq.n	8009760 <__gnu_Unwind_RaiseException+0x20>
 800977a:	2009      	movs	r0, #9
 800977c:	b07b      	add	sp, #492	@ 0x1ec
 800977e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009780:	0030      	movs	r0, r6
 8009782:	f7ff ff1d 	bl	80095c0 <restore_non_core_regs>
 8009786:	2c06      	cmp	r4, #6
 8009788:	d1f7      	bne.n	800977a <__gnu_Unwind_RaiseException+0x3a>
 800978a:	0039      	movs	r1, r7
 800978c:	0028      	movs	r0, r5
 800978e:	f7ff ff4d 	bl	800962c <unwind_phase2>
 8009792:	46c0      	nop			@ (mov r8, r8)

08009794 <__gnu_Unwind_ForcedUnwind>:
 8009794:	b510      	push	{r4, lr}
 8009796:	6182      	str	r2, [r0, #24]
 8009798:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800979a:	60c1      	str	r1, [r0, #12]
 800979c:	641a      	str	r2, [r3, #64]	@ 0x40
 800979e:	0019      	movs	r1, r3
 80097a0:	2200      	movs	r2, #0
 80097a2:	f7ff ff61 	bl	8009668 <unwind_phase2_forced>
 80097a6:	bd10      	pop	{r4, pc}

080097a8 <__gnu_Unwind_Resume>:
 80097a8:	6943      	ldr	r3, [r0, #20]
 80097aa:	b570      	push	{r4, r5, r6, lr}
 80097ac:	640b      	str	r3, [r1, #64]	@ 0x40
 80097ae:	68c3      	ldr	r3, [r0, #12]
 80097b0:	0004      	movs	r4, r0
 80097b2:	000d      	movs	r5, r1
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d113      	bne.n	80097e0 <__gnu_Unwind_Resume+0x38>
 80097b8:	000a      	movs	r2, r1
 80097ba:	6903      	ldr	r3, [r0, #16]
 80097bc:	0001      	movs	r1, r0
 80097be:	2002      	movs	r0, #2
 80097c0:	4798      	blx	r3
 80097c2:	2807      	cmp	r0, #7
 80097c4:	d005      	beq.n	80097d2 <__gnu_Unwind_Resume+0x2a>
 80097c6:	2808      	cmp	r0, #8
 80097c8:	d10f      	bne.n	80097ea <__gnu_Unwind_Resume+0x42>
 80097ca:	0029      	movs	r1, r5
 80097cc:	0020      	movs	r0, r4
 80097ce:	f7ff ff2d 	bl	800962c <unwind_phase2>
 80097d2:	2000      	movs	r0, #0
 80097d4:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 80097d6:	f7ff ff27 	bl	8009628 <_Unwind_DebugHook>
 80097da:	1d28      	adds	r0, r5, #4
 80097dc:	f7f6 fe7a 	bl	80004d4 <__restore_core_regs>
 80097e0:	2201      	movs	r2, #1
 80097e2:	f7ff ff41 	bl	8009668 <unwind_phase2_forced>
 80097e6:	f7f9 f9df 	bl	8002ba8 <abort>
 80097ea:	f7f9 f9dd 	bl	8002ba8 <abort>
 80097ee:	46c0      	nop			@ (mov r8, r8)

080097f0 <__gnu_Unwind_Resume_or_Rethrow>:
 80097f0:	68c3      	ldr	r3, [r0, #12]
 80097f2:	b510      	push	{r4, lr}
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d005      	beq.n	8009804 <__gnu_Unwind_Resume_or_Rethrow+0x14>
 80097f8:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80097fa:	2200      	movs	r2, #0
 80097fc:	640b      	str	r3, [r1, #64]	@ 0x40
 80097fe:	f7ff ff33 	bl	8009668 <unwind_phase2_forced>
 8009802:	bd10      	pop	{r4, pc}
 8009804:	f7ff ff9c 	bl	8009740 <__gnu_Unwind_RaiseException>
 8009808:	2009      	movs	r0, #9
 800980a:	e7fa      	b.n	8009802 <__gnu_Unwind_Resume_or_Rethrow+0x12>

0800980c <_Unwind_VRS_Get>:
 800980c:	2904      	cmp	r1, #4
 800980e:	d808      	bhi.n	8009822 <_Unwind_VRS_Get+0x16>
 8009810:	2902      	cmp	r1, #2
 8009812:	d81a      	bhi.n	800984a <_Unwind_VRS_Get+0x3e>
 8009814:	2900      	cmp	r1, #0
 8009816:	d00b      	beq.n	8009830 <_Unwind_VRS_Get+0x24>
 8009818:	1e48      	subs	r0, r1, #1
 800981a:	1e43      	subs	r3, r0, #1
 800981c:	4198      	sbcs	r0, r3
 800981e:	3001      	adds	r0, #1
 8009820:	4770      	bx	lr
 8009822:	2905      	cmp	r1, #5
 8009824:	d10f      	bne.n	8009846 <_Unwind_VRS_Get+0x3a>
 8009826:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8009828:	9a00      	ldr	r2, [sp, #0]
 800982a:	2000      	movs	r0, #0
 800982c:	6013      	str	r3, [r2, #0]
 800982e:	e7f7      	b.n	8009820 <_Unwind_VRS_Get+0x14>
 8009830:	2b00      	cmp	r3, #0
 8009832:	d108      	bne.n	8009846 <_Unwind_VRS_Get+0x3a>
 8009834:	2a0f      	cmp	r2, #15
 8009836:	d806      	bhi.n	8009846 <_Unwind_VRS_Get+0x3a>
 8009838:	0092      	lsls	r2, r2, #2
 800983a:	1880      	adds	r0, r0, r2
 800983c:	6843      	ldr	r3, [r0, #4]
 800983e:	9a00      	ldr	r2, [sp, #0]
 8009840:	2000      	movs	r0, #0
 8009842:	6013      	str	r3, [r2, #0]
 8009844:	e7ec      	b.n	8009820 <_Unwind_VRS_Get+0x14>
 8009846:	2002      	movs	r0, #2
 8009848:	e7ea      	b.n	8009820 <_Unwind_VRS_Get+0x14>
 800984a:	2001      	movs	r0, #1
 800984c:	e7e8      	b.n	8009820 <_Unwind_VRS_Get+0x14>
 800984e:	46c0      	nop			@ (mov r8, r8)

08009850 <_Unwind_GetGR>:
 8009850:	b500      	push	{lr}
 8009852:	b085      	sub	sp, #20
 8009854:	ab03      	add	r3, sp, #12
 8009856:	000a      	movs	r2, r1
 8009858:	9300      	str	r3, [sp, #0]
 800985a:	2100      	movs	r1, #0
 800985c:	2300      	movs	r3, #0
 800985e:	f7ff ffd5 	bl	800980c <_Unwind_VRS_Get>
 8009862:	9803      	ldr	r0, [sp, #12]
 8009864:	b005      	add	sp, #20
 8009866:	bd00      	pop	{pc}

08009868 <_Unwind_VRS_Set>:
 8009868:	2904      	cmp	r1, #4
 800986a:	d808      	bhi.n	800987e <_Unwind_VRS_Set+0x16>
 800986c:	2902      	cmp	r1, #2
 800986e:	d81a      	bhi.n	80098a6 <_Unwind_VRS_Set+0x3e>
 8009870:	2900      	cmp	r1, #0
 8009872:	d00b      	beq.n	800988c <_Unwind_VRS_Set+0x24>
 8009874:	1e48      	subs	r0, r1, #1
 8009876:	1e43      	subs	r3, r0, #1
 8009878:	4198      	sbcs	r0, r3
 800987a:	3001      	adds	r0, #1
 800987c:	4770      	bx	lr
 800987e:	2905      	cmp	r1, #5
 8009880:	d10f      	bne.n	80098a2 <_Unwind_VRS_Set+0x3a>
 8009882:	9b00      	ldr	r3, [sp, #0]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6443      	str	r3, [r0, #68]	@ 0x44
 8009888:	2000      	movs	r0, #0
 800988a:	e7f7      	b.n	800987c <_Unwind_VRS_Set+0x14>
 800988c:	2b00      	cmp	r3, #0
 800988e:	d108      	bne.n	80098a2 <_Unwind_VRS_Set+0x3a>
 8009890:	2a0f      	cmp	r2, #15
 8009892:	d806      	bhi.n	80098a2 <_Unwind_VRS_Set+0x3a>
 8009894:	9b00      	ldr	r3, [sp, #0]
 8009896:	0092      	lsls	r2, r2, #2
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	1880      	adds	r0, r0, r2
 800989c:	6043      	str	r3, [r0, #4]
 800989e:	2000      	movs	r0, #0
 80098a0:	e7ec      	b.n	800987c <_Unwind_VRS_Set+0x14>
 80098a2:	2002      	movs	r0, #2
 80098a4:	e7ea      	b.n	800987c <_Unwind_VRS_Set+0x14>
 80098a6:	2001      	movs	r0, #1
 80098a8:	e7e8      	b.n	800987c <_Unwind_VRS_Set+0x14>
 80098aa:	46c0      	nop			@ (mov r8, r8)

080098ac <_Unwind_SetGR>:
 80098ac:	b500      	push	{lr}
 80098ae:	b085      	sub	sp, #20
 80098b0:	ab03      	add	r3, sp, #12
 80098b2:	9203      	str	r2, [sp, #12]
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	000a      	movs	r2, r1
 80098b8:	2300      	movs	r3, #0
 80098ba:	2100      	movs	r1, #0
 80098bc:	f7ff ffd4 	bl	8009868 <_Unwind_VRS_Set>
 80098c0:	b005      	add	sp, #20
 80098c2:	bd00      	pop	{pc}

080098c4 <__gnu_Unwind_Backtrace>:
 80098c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098c6:	46c6      	mov	lr, r8
 80098c8:	b500      	push	{lr}
 80098ca:	4c1b      	ldr	r4, [pc, #108]	@ (8009938 <__gnu_Unwind_Backtrace+0x74>)
 80098cc:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80098ce:	44a5      	add	sp, r4
 80098d0:	0007      	movs	r7, r0
 80098d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80098d4:	000e      	movs	r6, r1
 80098d6:	a817      	add	r0, sp, #92	@ 0x5c
 80098d8:	1d11      	adds	r1, r2, #4
 80098da:	2240      	movs	r2, #64	@ 0x40
 80098dc:	f7f9 f8e0 	bl	8002aa0 <memcpy>
 80098e0:	2301      	movs	r3, #1
 80098e2:	425b      	negs	r3, r3
 80098e4:	466d      	mov	r5, sp
 80098e6:	9316      	str	r3, [sp, #88]	@ 0x58
 80098e8:	ac16      	add	r4, sp, #88	@ 0x58
 80098ea:	e013      	b.n	8009914 <__gnu_Unwind_Backtrace+0x50>
 80098ec:	210c      	movs	r1, #12
 80098ee:	0020      	movs	r0, r4
 80098f0:	002a      	movs	r2, r5
 80098f2:	f7ff ffdb 	bl	80098ac <_Unwind_SetGR>
 80098f6:	0031      	movs	r1, r6
 80098f8:	0020      	movs	r0, r4
 80098fa:	47b8      	blx	r7
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d10f      	bne.n	8009920 <__gnu_Unwind_Backtrace+0x5c>
 8009900:	0022      	movs	r2, r4
 8009902:	0029      	movs	r1, r5
 8009904:	692b      	ldr	r3, [r5, #16]
 8009906:	3008      	adds	r0, #8
 8009908:	4798      	blx	r3
 800990a:	4680      	mov	r8, r0
 800990c:	2805      	cmp	r0, #5
 800990e:	d009      	beq.n	8009924 <__gnu_Unwind_Backtrace+0x60>
 8009910:	2809      	cmp	r0, #9
 8009912:	d005      	beq.n	8009920 <__gnu_Unwind_Backtrace+0x5c>
 8009914:	0028      	movs	r0, r5
 8009916:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8009918:	f7ff fe08 	bl	800952c <get_eit_entry>
 800991c:	2800      	cmp	r0, #0
 800991e:	d0e5      	beq.n	80098ec <__gnu_Unwind_Backtrace+0x28>
 8009920:	2309      	movs	r3, #9
 8009922:	4698      	mov	r8, r3
 8009924:	0020      	movs	r0, r4
 8009926:	f7ff fe4b 	bl	80095c0 <restore_non_core_regs>
 800992a:	4640      	mov	r0, r8
 800992c:	2390      	movs	r3, #144	@ 0x90
 800992e:	009b      	lsls	r3, r3, #2
 8009930:	449d      	add	sp, r3
 8009932:	bc80      	pop	{r7}
 8009934:	46b8      	mov	r8, r7
 8009936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009938:	fffffdc0 	.word	0xfffffdc0

0800993c <__gnu_unwind_pr_common>:
 800993c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800993e:	4645      	mov	r5, r8
 8009940:	4657      	mov	r7, sl
 8009942:	464e      	mov	r6, r9
 8009944:	46de      	mov	lr, fp
 8009946:	b5e0      	push	{r5, r6, r7, lr}
 8009948:	000d      	movs	r5, r1
 800994a:	2103      	movs	r1, #3
 800994c:	6cec      	ldr	r4, [r5, #76]	@ 0x4c
 800994e:	b08b      	sub	sp, #44	@ 0x2c
 8009950:	0016      	movs	r6, r2
 8009952:	cc04      	ldmia	r4!, {r2}
 8009954:	af07      	add	r7, sp, #28
 8009956:	4694      	mov	ip, r2
 8009958:	46b8      	mov	r8, r7
 800995a:	4001      	ands	r1, r0
 800995c:	9408      	str	r4, [sp, #32]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d021      	beq.n	80099a6 <__gnu_unwind_pr_common+0x6a>
 8009962:	0c17      	lsrs	r7, r2, #16
 8009964:	4642      	mov	r2, r8
 8009966:	7257      	strb	r7, [r2, #9]
 8009968:	4662      	mov	r2, ip
 800996a:	0412      	lsls	r2, r2, #16
 800996c:	9207      	str	r2, [sp, #28]
 800996e:	22ff      	movs	r2, #255	@ 0xff
 8009970:	403a      	ands	r2, r7
 8009972:	0092      	lsls	r2, r2, #2
 8009974:	18a4      	adds	r4, r4, r2
 8009976:	2202      	movs	r2, #2
 8009978:	4647      	mov	r7, r8
 800997a:	723a      	strb	r2, [r7, #8]
 800997c:	2902      	cmp	r1, #2
 800997e:	d100      	bne.n	8009982 <__gnu_unwind_pr_common+0x46>
 8009980:	6bac      	ldr	r4, [r5, #56]	@ 0x38
 8009982:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 8009984:	07d2      	lsls	r2, r2, #31
 8009986:	d513      	bpl.n	80099b0 <__gnu_unwind_pr_common+0x74>
 8009988:	4641      	mov	r1, r8
 800998a:	0030      	movs	r0, r6
 800998c:	f000 fac4 	bl	8009f18 <__gnu_unwind_execute>
 8009990:	2800      	cmp	r0, #0
 8009992:	d000      	beq.n	8009996 <__gnu_unwind_pr_common+0x5a>
 8009994:	e0d6      	b.n	8009b44 <__gnu_unwind_pr_common+0x208>
 8009996:	2008      	movs	r0, #8
 8009998:	b00b      	add	sp, #44	@ 0x2c
 800999a:	bcf0      	pop	{r4, r5, r6, r7}
 800999c:	46bb      	mov	fp, r7
 800999e:	46b2      	mov	sl, r6
 80099a0:	46a9      	mov	r9, r5
 80099a2:	46a0      	mov	r8, r4
 80099a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099a6:	0212      	lsls	r2, r2, #8
 80099a8:	9207      	str	r2, [sp, #28]
 80099aa:	727b      	strb	r3, [r7, #9]
 80099ac:	2203      	movs	r2, #3
 80099ae:	e7e3      	b.n	8009978 <__gnu_unwind_pr_common+0x3c>
 80099b0:	6822      	ldr	r2, [r4, #0]
 80099b2:	4693      	mov	fp, r2
 80099b4:	2a00      	cmp	r2, #0
 80099b6:	d0e7      	beq.n	8009988 <__gnu_unwind_pr_common+0x4c>
 80099b8:	2208      	movs	r2, #8
 80099ba:	4002      	ands	r2, r0
 80099bc:	9203      	str	r2, [sp, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	2701      	movs	r7, #1
 80099c2:	46aa      	mov	sl, r5
 80099c4:	46b1      	mov	r9, r6
 80099c6:	9204      	str	r2, [sp, #16]
 80099c8:	9102      	str	r1, [sp, #8]
 80099ca:	9301      	str	r3, [sp, #4]
 80099cc:	9b01      	ldr	r3, [sp, #4]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d048      	beq.n	8009a64 <__gnu_unwind_pr_common+0x128>
 80099d2:	8823      	ldrh	r3, [r4, #0]
 80099d4:	8865      	ldrh	r5, [r4, #2]
 80099d6:	469b      	mov	fp, r3
 80099d8:	3404      	adds	r4, #4
 80099da:	4653      	mov	r3, sl
 80099dc:	002e      	movs	r6, r5
 80099de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099e0:	210f      	movs	r1, #15
 80099e2:	4648      	mov	r0, r9
 80099e4:	43be      	bics	r6, r7
 80099e6:	18f6      	adds	r6, r6, r3
 80099e8:	f7ff ff32 	bl	8009850 <_Unwind_GetGR>
 80099ec:	2300      	movs	r3, #0
 80099ee:	4286      	cmp	r6, r0
 80099f0:	d805      	bhi.n	80099fe <__gnu_unwind_pr_common+0xc2>
 80099f2:	465b      	mov	r3, fp
 80099f4:	43bb      	bics	r3, r7
 80099f6:	199b      	adds	r3, r3, r6
 80099f8:	4298      	cmp	r0, r3
 80099fa:	419b      	sbcs	r3, r3
 80099fc:	425b      	negs	r3, r3
 80099fe:	2202      	movs	r2, #2
 8009a00:	006d      	lsls	r5, r5, #1
 8009a02:	4015      	ands	r5, r2
 8009a04:	465a      	mov	r2, fp
 8009a06:	403a      	ands	r2, r7
 8009a08:	4315      	orrs	r5, r2
 8009a0a:	2d01      	cmp	r5, #1
 8009a0c:	d044      	beq.n	8009a98 <__gnu_unwind_pr_common+0x15c>
 8009a0e:	2d02      	cmp	r5, #2
 8009a10:	d02b      	beq.n	8009a6a <__gnu_unwind_pr_common+0x12e>
 8009a12:	2d00      	cmp	r5, #0
 8009a14:	d000      	beq.n	8009a18 <__gnu_unwind_pr_common+0xdc>
 8009a16:	e095      	b.n	8009b44 <__gnu_unwind_pr_common+0x208>
 8009a18:	9a02      	ldr	r2, [sp, #8]
 8009a1a:	2a00      	cmp	r2, #0
 8009a1c:	d002      	beq.n	8009a24 <__gnu_unwind_pr_common+0xe8>
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d000      	beq.n	8009a24 <__gnu_unwind_pr_common+0xe8>
 8009a22:	e0b8      	b.n	8009b96 <__gnu_unwind_pr_common+0x25a>
 8009a24:	3404      	adds	r4, #4
 8009a26:	6823      	ldr	r3, [r4, #0]
 8009a28:	469b      	mov	fp, r3
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d1ce      	bne.n	80099cc <__gnu_unwind_pr_common+0x90>
 8009a2e:	464e      	mov	r6, r9
 8009a30:	4641      	mov	r1, r8
 8009a32:	0030      	movs	r0, r6
 8009a34:	f000 fa70 	bl	8009f18 <__gnu_unwind_execute>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	d000      	beq.n	8009a3e <__gnu_unwind_pr_common+0x102>
 8009a3c:	e082      	b.n	8009b44 <__gnu_unwind_pr_common+0x208>
 8009a3e:	9b04      	ldr	r3, [sp, #16]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d0a8      	beq.n	8009996 <__gnu_unwind_pr_common+0x5a>
 8009a44:	210f      	movs	r1, #15
 8009a46:	0030      	movs	r0, r6
 8009a48:	f7ff ff02 	bl	8009850 <_Unwind_GetGR>
 8009a4c:	210e      	movs	r1, #14
 8009a4e:	0002      	movs	r2, r0
 8009a50:	0030      	movs	r0, r6
 8009a52:	f7ff ff2b 	bl	80098ac <_Unwind_SetGR>
 8009a56:	0030      	movs	r0, r6
 8009a58:	210f      	movs	r1, #15
 8009a5a:	4a6d      	ldr	r2, [pc, #436]	@ (8009c10 <__gnu_unwind_pr_common+0x2d4>)
 8009a5c:	f7ff ff26 	bl	80098ac <_Unwind_SetGR>
 8009a60:	2007      	movs	r0, #7
 8009a62:	e799      	b.n	8009998 <__gnu_unwind_pr_common+0x5c>
 8009a64:	6865      	ldr	r5, [r4, #4]
 8009a66:	3408      	adds	r4, #8
 8009a68:	e7b7      	b.n	80099da <__gnu_unwind_pr_common+0x9e>
 8009a6a:	6825      	ldr	r5, [r4, #0]
 8009a6c:	006a      	lsls	r2, r5, #1
 8009a6e:	0852      	lsrs	r2, r2, #1
 8009a70:	4693      	mov	fp, r2
 8009a72:	9a02      	ldr	r2, [sp, #8]
 8009a74:	2a00      	cmp	r2, #0
 8009a76:	d149      	bne.n	8009b0c <__gnu_unwind_pr_common+0x1d0>
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d005      	beq.n	8009a88 <__gnu_unwind_pr_common+0x14c>
 8009a7c:	9b03      	ldr	r3, [sp, #12]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d062      	beq.n	8009b48 <__gnu_unwind_pr_common+0x20c>
 8009a82:	465b      	mov	r3, fp
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d05f      	beq.n	8009b48 <__gnu_unwind_pr_common+0x20c>
 8009a88:	2d00      	cmp	r5, #0
 8009a8a:	da00      	bge.n	8009a8e <__gnu_unwind_pr_common+0x152>
 8009a8c:	3404      	adds	r4, #4
 8009a8e:	465b      	mov	r3, fp
 8009a90:	3301      	adds	r3, #1
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	18e4      	adds	r4, r4, r3
 8009a96:	e7c6      	b.n	8009a26 <__gnu_unwind_pr_common+0xea>
 8009a98:	9a02      	ldr	r2, [sp, #8]
 8009a9a:	2a00      	cmp	r2, #0
 8009a9c:	d119      	bne.n	8009ad2 <__gnu_unwind_pr_common+0x196>
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d015      	beq.n	8009ace <__gnu_unwind_pr_common+0x192>
 8009aa2:	6825      	ldr	r5, [r4, #0]
 8009aa4:	6863      	ldr	r3, [r4, #4]
 8009aa6:	0fed      	lsrs	r5, r5, #31
 8009aa8:	1c9a      	adds	r2, r3, #2
 8009aaa:	d04b      	beq.n	8009b44 <__gnu_unwind_pr_common+0x208>
 8009aac:	4652      	mov	r2, sl
 8009aae:	3258      	adds	r2, #88	@ 0x58
 8009ab0:	9206      	str	r2, [sp, #24]
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	d100      	bne.n	8009ab8 <__gnu_unwind_pr_common+0x17c>
 8009ab6:	e09a      	b.n	8009bee <__gnu_unwind_pr_common+0x2b2>
 8009ab8:	1d20      	adds	r0, r4, #4
 8009aba:	f7ff fdaf 	bl	800961c <_Unwind_decode_typeinfo_ptr.constprop.0>
 8009abe:	002a      	movs	r2, r5
 8009ac0:	0001      	movs	r1, r0
 8009ac2:	ab06      	add	r3, sp, #24
 8009ac4:	4650      	mov	r0, sl
 8009ac6:	e000      	b.n	8009aca <__gnu_unwind_pr_common+0x18e>
 8009ac8:	bf00      	nop
 8009aca:	2800      	cmp	r0, #0
 8009acc:	d177      	bne.n	8009bbe <__gnu_unwind_pr_common+0x282>
 8009ace:	3408      	adds	r4, #8
 8009ad0:	e7a9      	b.n	8009a26 <__gnu_unwind_pr_common+0xea>
 8009ad2:	4653      	mov	r3, sl
 8009ad4:	210d      	movs	r1, #13
 8009ad6:	4648      	mov	r0, r9
 8009ad8:	6a1d      	ldr	r5, [r3, #32]
 8009ada:	f7ff feb9 	bl	8009850 <_Unwind_GetGR>
 8009ade:	4285      	cmp	r5, r0
 8009ae0:	d1f5      	bne.n	8009ace <__gnu_unwind_pr_common+0x192>
 8009ae2:	4653      	mov	r3, sl
 8009ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae6:	429c      	cmp	r4, r3
 8009ae8:	d1f1      	bne.n	8009ace <__gnu_unwind_pr_common+0x192>
 8009aea:	4655      	mov	r5, sl
 8009aec:	464e      	mov	r6, r9
 8009aee:	0020      	movs	r0, r4
 8009af0:	f7ff fcc4 	bl	800947c <selfrel_offset31>
 8009af4:	210f      	movs	r1, #15
 8009af6:	0002      	movs	r2, r0
 8009af8:	0030      	movs	r0, r6
 8009afa:	f7ff fed7 	bl	80098ac <_Unwind_SetGR>
 8009afe:	0030      	movs	r0, r6
 8009b00:	002a      	movs	r2, r5
 8009b02:	2100      	movs	r1, #0
 8009b04:	f7ff fed2 	bl	80098ac <_Unwind_SetGR>
 8009b08:	2007      	movs	r0, #7
 8009b0a:	e745      	b.n	8009998 <__gnu_unwind_pr_common+0x5c>
 8009b0c:	4653      	mov	r3, sl
 8009b0e:	210d      	movs	r1, #13
 8009b10:	4648      	mov	r0, r9
 8009b12:	6a1e      	ldr	r6, [r3, #32]
 8009b14:	f7ff fe9c 	bl	8009850 <_Unwind_GetGR>
 8009b18:	4286      	cmp	r6, r0
 8009b1a:	d1b5      	bne.n	8009a88 <__gnu_unwind_pr_common+0x14c>
 8009b1c:	4653      	mov	r3, sl
 8009b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b20:	429c      	cmp	r4, r3
 8009b22:	d1b1      	bne.n	8009a88 <__gnu_unwind_pr_common+0x14c>
 8009b24:	4653      	mov	r3, sl
 8009b26:	465a      	mov	r2, fp
 8009b28:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b2a:	4652      	mov	r2, sl
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009b30:	3304      	adds	r3, #4
 8009b32:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b34:	1d23      	adds	r3, r4, #4
 8009b36:	6353      	str	r3, [r2, #52]	@ 0x34
 8009b38:	6823      	ldr	r3, [r4, #0]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	db61      	blt.n	8009c02 <__gnu_unwind_pr_common+0x2c6>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	9304      	str	r3, [sp, #16]
 8009b42:	e7a4      	b.n	8009a8e <__gnu_unwind_pr_common+0x152>
 8009b44:	2009      	movs	r0, #9
 8009b46:	e727      	b.n	8009998 <__gnu_unwind_pr_common+0x5c>
 8009b48:	2358      	movs	r3, #88	@ 0x58
 8009b4a:	4453      	add	r3, sl
 8009b4c:	9305      	str	r3, [sp, #20]
 8009b4e:	465b      	mov	r3, fp
 8009b50:	1d26      	adds	r6, r4, #4
 8009b52:	46a3      	mov	fp, r4
 8009b54:	2500      	movs	r5, #0
 8009b56:	001c      	movs	r4, r3
 8009b58:	e00e      	b.n	8009b78 <__gnu_unwind_pr_common+0x23c>
 8009b5a:	9b05      	ldr	r3, [sp, #20]
 8009b5c:	0030      	movs	r0, r6
 8009b5e:	9306      	str	r3, [sp, #24]
 8009b60:	f7ff fd5c 	bl	800961c <_Unwind_decode_typeinfo_ptr.constprop.0>
 8009b64:	2200      	movs	r2, #0
 8009b66:	0001      	movs	r1, r0
 8009b68:	ab06      	add	r3, sp, #24
 8009b6a:	4650      	mov	r0, sl
 8009b6c:	e000      	b.n	8009b70 <__gnu_unwind_pr_common+0x234>
 8009b6e:	bf00      	nop
 8009b70:	3501      	adds	r5, #1
 8009b72:	3604      	adds	r6, #4
 8009b74:	2800      	cmp	r0, #0
 8009b76:	d135      	bne.n	8009be4 <__gnu_unwind_pr_common+0x2a8>
 8009b78:	42a5      	cmp	r5, r4
 8009b7a:	d1ee      	bne.n	8009b5a <__gnu_unwind_pr_common+0x21e>
 8009b7c:	464e      	mov	r6, r9
 8009b7e:	210d      	movs	r1, #13
 8009b80:	0030      	movs	r0, r6
 8009b82:	f7ff fe65 	bl	8009850 <_Unwind_GetGR>
 8009b86:	4655      	mov	r5, sl
 8009b88:	465c      	mov	r4, fp
 8009b8a:	9b06      	ldr	r3, [sp, #24]
 8009b8c:	6228      	str	r0, [r5, #32]
 8009b8e:	626b      	str	r3, [r5, #36]	@ 0x24
 8009b90:	2006      	movs	r0, #6
 8009b92:	62ac      	str	r4, [r5, #40]	@ 0x28
 8009b94:	e700      	b.n	8009998 <__gnu_unwind_pr_common+0x5c>
 8009b96:	0020      	movs	r0, r4
 8009b98:	f7ff fc70 	bl	800947c <selfrel_offset31>
 8009b9c:	4655      	mov	r5, sl
 8009b9e:	3404      	adds	r4, #4
 8009ba0:	0007      	movs	r7, r0
 8009ba2:	63ac      	str	r4, [r5, #56]	@ 0x38
 8009ba4:	0028      	movs	r0, r5
 8009ba6:	464e      	mov	r6, r9
 8009ba8:	e000      	b.n	8009bac <__gnu_unwind_pr_common+0x270>
 8009baa:	bf00      	nop
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d0c9      	beq.n	8009b44 <__gnu_unwind_pr_common+0x208>
 8009bb0:	0030      	movs	r0, r6
 8009bb2:	003a      	movs	r2, r7
 8009bb4:	210f      	movs	r1, #15
 8009bb6:	f7ff fe79 	bl	80098ac <_Unwind_SetGR>
 8009bba:	2007      	movs	r0, #7
 8009bbc:	e6ec      	b.n	8009998 <__gnu_unwind_pr_common+0x5c>
 8009bbe:	464e      	mov	r6, r9
 8009bc0:	4681      	mov	r9, r0
 8009bc2:	210d      	movs	r1, #13
 8009bc4:	0030      	movs	r0, r6
 8009bc6:	f7ff fe43 	bl	8009850 <_Unwind_GetGR>
 8009bca:	4655      	mov	r5, sl
 8009bcc:	464b      	mov	r3, r9
 8009bce:	9f06      	ldr	r7, [sp, #24]
 8009bd0:	6228      	str	r0, [r5, #32]
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d102      	bne.n	8009bdc <__gnu_unwind_pr_common+0x2a0>
 8009bd6:	62ef      	str	r7, [r5, #44]	@ 0x2c
 8009bd8:	002f      	movs	r7, r5
 8009bda:	372c      	adds	r7, #44	@ 0x2c
 8009bdc:	2006      	movs	r0, #6
 8009bde:	626f      	str	r7, [r5, #36]	@ 0x24
 8009be0:	62ac      	str	r4, [r5, #40]	@ 0x28
 8009be2:	e6d9      	b.n	8009998 <__gnu_unwind_pr_common+0x5c>
 8009be4:	0023      	movs	r3, r4
 8009be6:	465c      	mov	r4, fp
 8009be8:	469b      	mov	fp, r3
 8009bea:	6825      	ldr	r5, [r4, #0]
 8009bec:	e74c      	b.n	8009a88 <__gnu_unwind_pr_common+0x14c>
 8009bee:	464e      	mov	r6, r9
 8009bf0:	210d      	movs	r1, #13
 8009bf2:	0030      	movs	r0, r6
 8009bf4:	4655      	mov	r5, sl
 8009bf6:	4692      	mov	sl, r2
 8009bf8:	f7ff fe2a 	bl	8009850 <_Unwind_GetGR>
 8009bfc:	4657      	mov	r7, sl
 8009bfe:	6228      	str	r0, [r5, #32]
 8009c00:	e7ec      	b.n	8009bdc <__gnu_unwind_pr_common+0x2a0>
 8009c02:	4658      	mov	r0, fp
 8009c04:	3001      	adds	r0, #1
 8009c06:	0080      	lsls	r0, r0, #2
 8009c08:	4655      	mov	r5, sl
 8009c0a:	464e      	mov	r6, r9
 8009c0c:	1820      	adds	r0, r4, r0
 8009c0e:	e76f      	b.n	8009af0 <__gnu_unwind_pr_common+0x1b4>
 8009c10:	00000000 	.word	0x00000000

08009c14 <__aeabi_unwind_cpp_pr0>:
 8009c14:	b510      	push	{r4, lr}
 8009c16:	2300      	movs	r3, #0
 8009c18:	f7ff fe90 	bl	800993c <__gnu_unwind_pr_common>
 8009c1c:	bd10      	pop	{r4, pc}
 8009c1e:	46c0      	nop			@ (mov r8, r8)

08009c20 <__aeabi_unwind_cpp_pr1>:
 8009c20:	b510      	push	{r4, lr}
 8009c22:	2301      	movs	r3, #1
 8009c24:	f7ff fe8a 	bl	800993c <__gnu_unwind_pr_common>
 8009c28:	bd10      	pop	{r4, pc}
 8009c2a:	46c0      	nop			@ (mov r8, r8)

08009c2c <__aeabi_unwind_cpp_pr2>:
 8009c2c:	b510      	push	{r4, lr}
 8009c2e:	2302      	movs	r3, #2
 8009c30:	f7ff fe84 	bl	800993c <__gnu_unwind_pr_common>
 8009c34:	bd10      	pop	{r4, pc}
 8009c36:	46c0      	nop			@ (mov r8, r8)

08009c38 <_Unwind_VRS_Pop>:
 8009c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c3a:	4646      	mov	r6, r8
 8009c3c:	46d6      	mov	lr, sl
 8009c3e:	464f      	mov	r7, r9
 8009c40:	b5c0      	push	{r6, r7, lr}
 8009c42:	0005      	movs	r5, r0
 8009c44:	0014      	movs	r4, r2
 8009c46:	001e      	movs	r6, r3
 8009c48:	b0c2      	sub	sp, #264	@ 0x108
 8009c4a:	2905      	cmp	r1, #5
 8009c4c:	d807      	bhi.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009c4e:	4ba4      	ldr	r3, [pc, #656]	@ (8009ee0 <_Unwind_VRS_Pop+0x2a8>)
 8009c50:	0089      	lsls	r1, r1, #2
 8009c52:	585b      	ldr	r3, [r3, r1]
 8009c54:	469f      	mov	pc, r3
 8009c56:	191b      	adds	r3, r3, r4
 8009c58:	2b10      	cmp	r3, #16
 8009c5a:	d800      	bhi.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009c5c:	e0b2      	b.n	8009dc4 <_Unwind_VRS_Pop+0x18c>
 8009c5e:	2002      	movs	r0, #2
 8009c60:	b042      	add	sp, #264	@ 0x108
 8009c62:	bce0      	pop	{r5, r6, r7}
 8009c64:	46ba      	mov	sl, r7
 8009c66:	46b1      	mov	r9, r6
 8009c68:	46a8      	mov	r8, r5
 8009c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c6c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8009c6e:	2a00      	cmp	r2, #0
 8009c70:	d1f5      	bne.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009c72:	cb04      	ldmia	r3!, {r2}
 8009c74:	6442      	str	r2, [r0, #68]	@ 0x44
 8009c76:	6383      	str	r3, [r0, #56]	@ 0x38
 8009c78:	2000      	movs	r0, #0
 8009c7a:	e7f1      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009c7c:	2e00      	cmp	r6, #0
 8009c7e:	d1ee      	bne.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009c80:	2300      	movs	r3, #0
 8009c82:	2701      	movs	r7, #1
 8009c84:	0416      	lsls	r6, r2, #16
 8009c86:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8009c88:	0c36      	lsrs	r6, r6, #16
 8009c8a:	1d01      	adds	r1, r0, #4
 8009c8c:	0038      	movs	r0, r7
 8009c8e:	4098      	lsls	r0, r3
 8009c90:	4206      	tst	r6, r0
 8009c92:	d001      	beq.n	8009c98 <_Unwind_VRS_Pop+0x60>
 8009c94:	ca01      	ldmia	r2!, {r0}
 8009c96:	6008      	str	r0, [r1, #0]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	3104      	adds	r1, #4
 8009c9c:	2b10      	cmp	r3, #16
 8009c9e:	d1f5      	bne.n	8009c8c <_Unwind_VRS_Pop+0x54>
 8009ca0:	04a4      	lsls	r4, r4, #18
 8009ca2:	d4e9      	bmi.n	8009c78 <_Unwind_VRS_Pop+0x40>
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	63aa      	str	r2, [r5, #56]	@ 0x38
 8009ca8:	e7da      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009caa:	2e03      	cmp	r6, #3
 8009cac:	d1d7      	bne.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009cae:	0414      	lsls	r4, r2, #16
 8009cb0:	0c16      	lsrs	r6, r2, #16
 8009cb2:	0c24      	lsrs	r4, r4, #16
 8009cb4:	1933      	adds	r3, r6, r4
 8009cb6:	2b10      	cmp	r3, #16
 8009cb8:	d8d1      	bhi.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009cba:	2208      	movs	r2, #8
 8009cbc:	6803      	ldr	r3, [r0, #0]
 8009cbe:	421a      	tst	r2, r3
 8009cc0:	d000      	beq.n	8009cc4 <_Unwind_VRS_Pop+0x8c>
 8009cc2:	e0d6      	b.n	8009e72 <_Unwind_VRS_Pop+0x23a>
 8009cc4:	af20      	add	r7, sp, #128	@ 0x80
 8009cc6:	0038      	movs	r0, r7
 8009cc8:	f7f6 fc28 	bl	800051c <__gnu_Unwind_Save_WMMXD>
 8009ccc:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8009cce:	0061      	lsls	r1, r4, #1
 8009cd0:	469c      	mov	ip, r3
 8009cd2:	00f6      	lsls	r6, r6, #3
 8009cd4:	1e4a      	subs	r2, r1, #1
 8009cd6:	2900      	cmp	r1, #0
 8009cd8:	d00a      	beq.n	8009cf0 <_Unwind_VRS_Pop+0xb8>
 8009cda:	1af6      	subs	r6, r6, r3
 8009cdc:	3e04      	subs	r6, #4
 8009cde:	19be      	adds	r6, r7, r6
 8009ce0:	0018      	movs	r0, r3
 8009ce2:	6800      	ldr	r0, [r0, #0]
 8009ce4:	3304      	adds	r3, #4
 8009ce6:	5198      	str	r0, [r3, r6]
 8009ce8:	3a01      	subs	r2, #1
 8009cea:	d2f9      	bcs.n	8009ce0 <_Unwind_VRS_Pop+0xa8>
 8009cec:	00e4      	lsls	r4, r4, #3
 8009cee:	44a4      	add	ip, r4
 8009cf0:	4663      	mov	r3, ip
 8009cf2:	0038      	movs	r0, r7
 8009cf4:	63ab      	str	r3, [r5, #56]	@ 0x38
 8009cf6:	f7f6 fc0f 	bl	8000518 <__gnu_Unwind_Restore_WMMXD>
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	e7b0      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009cfe:	0c13      	lsrs	r3, r2, #16
 8009d00:	0414      	lsls	r4, r2, #16
 8009d02:	4698      	mov	r8, r3
 8009d04:	0c24      	lsrs	r4, r4, #16
 8009d06:	2e01      	cmp	r6, #1
 8009d08:	d0a5      	beq.n	8009c56 <_Unwind_VRS_Pop+0x1e>
 8009d0a:	2e05      	cmp	r6, #5
 8009d0c:	d1a7      	bne.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009d0e:	191f      	adds	r7, r3, r4
 8009d10:	2f20      	cmp	r7, #32
 8009d12:	d8a4      	bhi.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009d14:	2b0f      	cmp	r3, #15
 8009d16:	d800      	bhi.n	8009d1a <_Unwind_VRS_Pop+0xe2>
 8009d18:	e08c      	b.n	8009e34 <_Unwind_VRS_Pop+0x1fc>
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	d0ac      	beq.n	8009c78 <_Unwind_VRS_Pop+0x40>
 8009d1e:	2204      	movs	r2, #4
 8009d20:	6803      	ldr	r3, [r0, #0]
 8009d22:	46a2      	mov	sl, r4
 8009d24:	421a      	tst	r2, r3
 8009d26:	d004      	beq.n	8009d32 <_Unwind_VRS_Pop+0xfa>
 8009d28:	4393      	bics	r3, r2
 8009d2a:	6003      	str	r3, [r0, #0]
 8009d2c:	30d8      	adds	r0, #216	@ 0xd8
 8009d2e:	f7f6 fbf1 	bl	8000514 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8009d32:	46e9      	mov	r9, sp
 8009d34:	4668      	mov	r0, sp
 8009d36:	f7f6 fbed 	bl	8000514 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8009d3a:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8009d3c:	4653      	mov	r3, sl
 8009d3e:	4647      	mov	r7, r8
 8009d40:	005c      	lsls	r4, r3, #1
 8009d42:	2f10      	cmp	r7, #16
 8009d44:	d200      	bcs.n	8009d48 <_Unwind_VRS_Pop+0x110>
 8009d46:	2710      	movs	r7, #16
 8009d48:	3c01      	subs	r4, #1
 8009d4a:	0022      	movs	r2, r4
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	3f10      	subs	r7, #16
 8009d50:	00ff      	lsls	r7, r7, #3
 8009d52:	444f      	add	r7, r9
 8009d54:	58c8      	ldr	r0, [r1, r3]
 8009d56:	50f8      	str	r0, [r7, r3]
 8009d58:	3304      	adds	r3, #4
 8009d5a:	3a01      	subs	r2, #1
 8009d5c:	d2fa      	bcs.n	8009d54 <_Unwind_VRS_Pop+0x11c>
 8009d5e:	3104      	adds	r1, #4
 8009d60:	00a4      	lsls	r4, r4, #2
 8009d62:	1909      	adds	r1, r1, r4
 8009d64:	af20      	add	r7, sp, #128	@ 0x80
 8009d66:	2e01      	cmp	r6, #1
 8009d68:	d100      	bne.n	8009d6c <_Unwind_VRS_Pop+0x134>
 8009d6a:	e0a5      	b.n	8009eb8 <_Unwind_VRS_Pop+0x280>
 8009d6c:	4643      	mov	r3, r8
 8009d6e:	63a9      	str	r1, [r5, #56]	@ 0x38
 8009d70:	2b0f      	cmp	r3, #15
 8009d72:	d800      	bhi.n	8009d76 <_Unwind_VRS_Pop+0x13e>
 8009d74:	e0a7      	b.n	8009ec6 <_Unwind_VRS_Pop+0x28e>
 8009d76:	4648      	mov	r0, r9
 8009d78:	f7f6 fbca 	bl	8000510 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	e76f      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009d80:	2e00      	cmp	r6, #0
 8009d82:	d000      	beq.n	8009d86 <_Unwind_VRS_Pop+0x14e>
 8009d84:	e76b      	b.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009d86:	2a10      	cmp	r2, #16
 8009d88:	d900      	bls.n	8009d8c <_Unwind_VRS_Pop+0x154>
 8009d8a:	e768      	b.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009d8c:	2210      	movs	r2, #16
 8009d8e:	6803      	ldr	r3, [r0, #0]
 8009d90:	421a      	tst	r2, r3
 8009d92:	d167      	bne.n	8009e64 <_Unwind_VRS_Pop+0x22c>
 8009d94:	af20      	add	r7, sp, #128	@ 0x80
 8009d96:	0038      	movs	r0, r7
 8009d98:	f7f6 fbc4 	bl	8000524 <__gnu_Unwind_Save_WMMXC>
 8009d9c:	2601      	movs	r6, #1
 8009d9e:	0039      	movs	r1, r7
 8009da0:	2300      	movs	r3, #0
 8009da2:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8009da4:	0030      	movs	r0, r6
 8009da6:	4098      	lsls	r0, r3
 8009da8:	4204      	tst	r4, r0
 8009daa:	d001      	beq.n	8009db0 <_Unwind_VRS_Pop+0x178>
 8009dac:	ca01      	ldmia	r2!, {r0}
 8009dae:	6008      	str	r0, [r1, #0]
 8009db0:	3301      	adds	r3, #1
 8009db2:	3104      	adds	r1, #4
 8009db4:	2b04      	cmp	r3, #4
 8009db6:	d1f5      	bne.n	8009da4 <_Unwind_VRS_Pop+0x16c>
 8009db8:	0038      	movs	r0, r7
 8009dba:	63aa      	str	r2, [r5, #56]	@ 0x38
 8009dbc:	f7f6 fbb0 	bl	8000520 <__gnu_Unwind_Restore_WMMXC>
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	e74d      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009dc4:	4643      	mov	r3, r8
 8009dc6:	2b10      	cmp	r3, #16
 8009dc8:	d100      	bne.n	8009dcc <_Unwind_VRS_Pop+0x194>
 8009dca:	e748      	b.n	8009c5e <_Unwind_VRS_Pop+0x26>
 8009dcc:	6803      	ldr	r3, [r0, #0]
 8009dce:	421e      	tst	r6, r3
 8009dd0:	d006      	beq.n	8009de0 <_Unwind_VRS_Pop+0x1a8>
 8009dd2:	2203      	movs	r2, #3
 8009dd4:	0028      	movs	r0, r5
 8009dd6:	4393      	bics	r3, r2
 8009dd8:	602b      	str	r3, [r5, #0]
 8009dda:	3050      	adds	r0, #80	@ 0x50
 8009ddc:	f7f6 fb92 	bl	8000504 <__gnu_Unwind_Save_VFP>
 8009de0:	af20      	add	r7, sp, #128	@ 0x80
 8009de2:	0038      	movs	r0, r7
 8009de4:	f7f6 fb8e 	bl	8000504 <__gnu_Unwind_Save_VFP>
 8009de8:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8009dea:	2c00      	cmp	r4, #0
 8009dec:	d064      	beq.n	8009eb8 <_Unwind_VRS_Pop+0x280>
 8009dee:	2300      	movs	r3, #0
 8009df0:	469a      	mov	sl, r3
 8009df2:	4643      	mov	r3, r8
 8009df4:	0062      	lsls	r2, r4, #1
 8009df6:	00dc      	lsls	r4, r3, #3
 8009df8:	1e53      	subs	r3, r2, #1
 8009dfa:	4699      	mov	r9, r3
 8009dfc:	001a      	movs	r2, r3
 8009dfe:	2300      	movs	r3, #0
 8009e00:	193c      	adds	r4, r7, r4
 8009e02:	58c8      	ldr	r0, [r1, r3]
 8009e04:	50e0      	str	r0, [r4, r3]
 8009e06:	3304      	adds	r3, #4
 8009e08:	3a01      	subs	r2, #1
 8009e0a:	d2fa      	bcs.n	8009e02 <_Unwind_VRS_Pop+0x1ca>
 8009e0c:	464b      	mov	r3, r9
 8009e0e:	3104      	adds	r1, #4
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	1859      	adds	r1, r3, r1
 8009e14:	4653      	mov	r3, sl
 8009e16:	46e9      	mov	r9, sp
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d18f      	bne.n	8009d3c <_Unwind_VRS_Pop+0x104>
 8009e1c:	2e01      	cmp	r6, #1
 8009e1e:	d04b      	beq.n	8009eb8 <_Unwind_VRS_Pop+0x280>
 8009e20:	4643      	mov	r3, r8
 8009e22:	63a9      	str	r1, [r5, #56]	@ 0x38
 8009e24:	2b0f      	cmp	r3, #15
 8009e26:	d900      	bls.n	8009e2a <_Unwind_VRS_Pop+0x1f2>
 8009e28:	e726      	b.n	8009c78 <_Unwind_VRS_Pop+0x40>
 8009e2a:	0038      	movs	r0, r7
 8009e2c:	f7f6 fb6c 	bl	8000508 <__gnu_Unwind_Restore_VFP_D>
 8009e30:	2000      	movs	r0, #0
 8009e32:	e715      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009e34:	2201      	movs	r2, #1
 8009e36:	0011      	movs	r1, r2
 8009e38:	6803      	ldr	r3, [r0, #0]
 8009e3a:	4019      	ands	r1, r3
 8009e3c:	2f10      	cmp	r7, #16
 8009e3e:	d81f      	bhi.n	8009e80 <_Unwind_VRS_Pop+0x248>
 8009e40:	2900      	cmp	r1, #0
 8009e42:	d007      	beq.n	8009e54 <_Unwind_VRS_Pop+0x21c>
 8009e44:	4393      	bics	r3, r2
 8009e46:	2202      	movs	r2, #2
 8009e48:	0028      	movs	r0, r5
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	602b      	str	r3, [r5, #0]
 8009e4e:	3050      	adds	r0, #80	@ 0x50
 8009e50:	f7f6 fb5c 	bl	800050c <__gnu_Unwind_Save_VFP_D>
 8009e54:	af20      	add	r7, sp, #128	@ 0x80
 8009e56:	0038      	movs	r0, r7
 8009e58:	f7f6 fb58 	bl	800050c <__gnu_Unwind_Save_VFP_D>
 8009e5c:	2c00      	cmp	r4, #0
 8009e5e:	d0e4      	beq.n	8009e2a <_Unwind_VRS_Pop+0x1f2>
 8009e60:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8009e62:	e7c4      	b.n	8009dee <_Unwind_VRS_Pop+0x1b6>
 8009e64:	4393      	bics	r3, r2
 8009e66:	6003      	str	r3, [r0, #0]
 8009e68:	30d9      	adds	r0, #217	@ 0xd9
 8009e6a:	30ff      	adds	r0, #255	@ 0xff
 8009e6c:	f7f6 fb5a 	bl	8000524 <__gnu_Unwind_Save_WMMXC>
 8009e70:	e790      	b.n	8009d94 <_Unwind_VRS_Pop+0x15c>
 8009e72:	4393      	bics	r3, r2
 8009e74:	6003      	str	r3, [r0, #0]
 8009e76:	3059      	adds	r0, #89	@ 0x59
 8009e78:	30ff      	adds	r0, #255	@ 0xff
 8009e7a:	f7f6 fb4f 	bl	800051c <__gnu_Unwind_Save_WMMXD>
 8009e7e:	e721      	b.n	8009cc4 <_Unwind_VRS_Pop+0x8c>
 8009e80:	2900      	cmp	r1, #0
 8009e82:	d007      	beq.n	8009e94 <_Unwind_VRS_Pop+0x25c>
 8009e84:	4393      	bics	r3, r2
 8009e86:	2202      	movs	r2, #2
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	6003      	str	r3, [r0, #0]
 8009e8c:	3050      	adds	r0, #80	@ 0x50
 8009e8e:	f7f6 fb3d 	bl	800050c <__gnu_Unwind_Save_VFP_D>
 8009e92:	682b      	ldr	r3, [r5, #0]
 8009e94:	075a      	lsls	r2, r3, #29
 8009e96:	d41a      	bmi.n	8009ece <_Unwind_VRS_Pop+0x296>
 8009e98:	2310      	movs	r3, #16
 8009e9a:	425b      	negs	r3, r3
 8009e9c:	469a      	mov	sl, r3
 8009e9e:	44ba      	add	sl, r7
 8009ea0:	af20      	add	r7, sp, #128	@ 0x80
 8009ea2:	0038      	movs	r0, r7
 8009ea4:	f7f6 fb32 	bl	800050c <__gnu_Unwind_Save_VFP_D>
 8009ea8:	4668      	mov	r0, sp
 8009eaa:	f7f6 fb33 	bl	8000514 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8009eae:	2410      	movs	r4, #16
 8009eb0:	4643      	mov	r3, r8
 8009eb2:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8009eb4:	1ae4      	subs	r4, r4, r3
 8009eb6:	e79c      	b.n	8009df2 <_Unwind_VRS_Pop+0x1ba>
 8009eb8:	3104      	adds	r1, #4
 8009eba:	0038      	movs	r0, r7
 8009ebc:	63a9      	str	r1, [r5, #56]	@ 0x38
 8009ebe:	f7f6 fb1f 	bl	8000500 <__gnu_Unwind_Restore_VFP>
 8009ec2:	2000      	movs	r0, #0
 8009ec4:	e6cc      	b.n	8009c60 <_Unwind_VRS_Pop+0x28>
 8009ec6:	a820      	add	r0, sp, #128	@ 0x80
 8009ec8:	f7f6 fb1e 	bl	8000508 <__gnu_Unwind_Restore_VFP_D>
 8009ecc:	e753      	b.n	8009d76 <_Unwind_VRS_Pop+0x13e>
 8009ece:	2204      	movs	r2, #4
 8009ed0:	0028      	movs	r0, r5
 8009ed2:	4393      	bics	r3, r2
 8009ed4:	602b      	str	r3, [r5, #0]
 8009ed6:	30d8      	adds	r0, #216	@ 0xd8
 8009ed8:	f7f6 fb1c 	bl	8000514 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8009edc:	e7dc      	b.n	8009e98 <_Unwind_VRS_Pop+0x260>
 8009ede:	46c0      	nop			@ (mov r8, r8)
 8009ee0:	0800af48 	.word	0x0800af48

08009ee4 <next_unwind_byte>:
 8009ee4:	7a02      	ldrb	r2, [r0, #8]
 8009ee6:	0003      	movs	r3, r0
 8009ee8:	2a00      	cmp	r2, #0
 8009eea:	d10b      	bne.n	8009f04 <next_unwind_byte+0x20>
 8009eec:	7a42      	ldrb	r2, [r0, #9]
 8009eee:	2a00      	cmp	r2, #0
 8009ef0:	d00f      	beq.n	8009f12 <next_unwind_byte+0x2e>
 8009ef2:	3a01      	subs	r2, #1
 8009ef4:	7242      	strb	r2, [r0, #9]
 8009ef6:	6842      	ldr	r2, [r0, #4]
 8009ef8:	1d11      	adds	r1, r2, #4
 8009efa:	6041      	str	r1, [r0, #4]
 8009efc:	2103      	movs	r1, #3
 8009efe:	6812      	ldr	r2, [r2, #0]
 8009f00:	7201      	strb	r1, [r0, #8]
 8009f02:	e002      	b.n	8009f0a <next_unwind_byte+0x26>
 8009f04:	3a01      	subs	r2, #1
 8009f06:	7202      	strb	r2, [r0, #8]
 8009f08:	6802      	ldr	r2, [r0, #0]
 8009f0a:	0e10      	lsrs	r0, r2, #24
 8009f0c:	0212      	lsls	r2, r2, #8
 8009f0e:	601a      	str	r2, [r3, #0]
 8009f10:	4770      	bx	lr
 8009f12:	20b0      	movs	r0, #176	@ 0xb0
 8009f14:	e7fc      	b.n	8009f10 <next_unwind_byte+0x2c>
 8009f16:	46c0      	nop			@ (mov r8, r8)

08009f18 <__gnu_unwind_execute>:
 8009f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	4645      	mov	r5, r8
 8009f1e:	4657      	mov	r7, sl
 8009f20:	464e      	mov	r6, r9
 8009f22:	46de      	mov	lr, fp
 8009f24:	4698      	mov	r8, r3
 8009f26:	b5e0      	push	{r5, r6, r7, lr}
 8009f28:	0006      	movs	r6, r0
 8009f2a:	000d      	movs	r5, r1
 8009f2c:	270f      	movs	r7, #15
 8009f2e:	b085      	sub	sp, #20
 8009f30:	0028      	movs	r0, r5
 8009f32:	f7ff ffd7 	bl	8009ee4 <next_unwind_byte>
 8009f36:	0004      	movs	r4, r0
 8009f38:	28b0      	cmp	r0, #176	@ 0xb0
 8009f3a:	d100      	bne.n	8009f3e <__gnu_unwind_execute+0x26>
 8009f3c:	e128      	b.n	800a190 <__gnu_unwind_execute+0x278>
 8009f3e:	0603      	lsls	r3, r0, #24
 8009f40:	d537      	bpl.n	8009fb2 <__gnu_unwind_execute+0x9a>
 8009f42:	0003      	movs	r3, r0
 8009f44:	43bb      	bics	r3, r7
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	2ba0      	cmp	r3, #160	@ 0xa0
 8009f4a:	d100      	bne.n	8009f4e <__gnu_unwind_execute+0x36>
 8009f4c:	e08d      	b.n	800a06a <__gnu_unwind_execute+0x152>
 8009f4e:	d812      	bhi.n	8009f76 <__gnu_unwind_execute+0x5e>
 8009f50:	2b80      	cmp	r3, #128	@ 0x80
 8009f52:	d069      	beq.n	800a028 <__gnu_unwind_execute+0x110>
 8009f54:	2b90      	cmp	r3, #144	@ 0x90
 8009f56:	d124      	bne.n	8009fa2 <__gnu_unwind_execute+0x8a>
 8009f58:	230d      	movs	r3, #13
 8009f5a:	4003      	ands	r3, r0
 8009f5c:	2b0d      	cmp	r3, #13
 8009f5e:	d020      	beq.n	8009fa2 <__gnu_unwind_execute+0x8a>
 8009f60:	220f      	movs	r2, #15
 8009f62:	ac02      	add	r4, sp, #8
 8009f64:	4002      	ands	r2, r0
 8009f66:	2300      	movs	r3, #0
 8009f68:	2100      	movs	r1, #0
 8009f6a:	0030      	movs	r0, r6
 8009f6c:	9400      	str	r4, [sp, #0]
 8009f6e:	f7ff fc4d 	bl	800980c <_Unwind_VRS_Get>
 8009f72:	9400      	str	r4, [sp, #0]
 8009f74:	e033      	b.n	8009fde <__gnu_unwind_execute+0xc6>
 8009f76:	2bb0      	cmp	r3, #176	@ 0xb0
 8009f78:	d06d      	beq.n	800a056 <__gnu_unwind_execute+0x13e>
 8009f7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009f7c:	d039      	beq.n	8009ff2 <__gnu_unwind_execute+0xda>
 8009f7e:	2207      	movs	r2, #7
 8009f80:	0003      	movs	r3, r0
 8009f82:	4393      	bics	r3, r2
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	2bd0      	cmp	r3, #208	@ 0xd0
 8009f88:	d10b      	bne.n	8009fa2 <__gnu_unwind_execute+0x8a>
 8009f8a:	2380      	movs	r3, #128	@ 0x80
 8009f8c:	4002      	ands	r2, r0
 8009f8e:	3201      	adds	r2, #1
 8009f90:	031b      	lsls	r3, r3, #12
 8009f92:	431a      	orrs	r2, r3
 8009f94:	2101      	movs	r1, #1
 8009f96:	2305      	movs	r3, #5
 8009f98:	0030      	movs	r0, r6
 8009f9a:	f7ff fe4d 	bl	8009c38 <_Unwind_VRS_Pop>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d0c6      	beq.n	8009f30 <__gnu_unwind_execute+0x18>
 8009fa2:	2009      	movs	r0, #9
 8009fa4:	b005      	add	sp, #20
 8009fa6:	bcf0      	pop	{r4, r5, r6, r7}
 8009fa8:	46bb      	mov	fp, r7
 8009faa:	46b2      	mov	sl, r6
 8009fac:	46a9      	mov	r9, r5
 8009fae:	46a0      	mov	r8, r4
 8009fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fb2:	23ff      	movs	r3, #255	@ 0xff
 8009fb4:	0082      	lsls	r2, r0, #2
 8009fb6:	4013      	ands	r3, r2
 8009fb8:	3304      	adds	r3, #4
 8009fba:	469a      	mov	sl, r3
 8009fbc:	ab02      	add	r3, sp, #8
 8009fbe:	220d      	movs	r2, #13
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	4699      	mov	r9, r3
 8009fc4:	2100      	movs	r1, #0
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	0030      	movs	r0, r6
 8009fca:	f7ff fc1f 	bl	800980c <_Unwind_VRS_Get>
 8009fce:	4653      	mov	r3, sl
 8009fd0:	9a02      	ldr	r2, [sp, #8]
 8009fd2:	189b      	adds	r3, r3, r2
 8009fd4:	0664      	lsls	r4, r4, #25
 8009fd6:	d409      	bmi.n	8009fec <__gnu_unwind_execute+0xd4>
 8009fd8:	9302      	str	r3, [sp, #8]
 8009fda:	464b      	mov	r3, r9
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	220d      	movs	r2, #13
 8009fe2:	2100      	movs	r1, #0
 8009fe4:	0030      	movs	r0, r6
 8009fe6:	f7ff fc3f 	bl	8009868 <_Unwind_VRS_Set>
 8009fea:	e7a1      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 8009fec:	4653      	mov	r3, sl
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	e7f2      	b.n	8009fd8 <__gnu_unwind_execute+0xc0>
 8009ff2:	28c6      	cmp	r0, #198	@ 0xc6
 8009ff4:	d100      	bne.n	8009ff8 <__gnu_unwind_execute+0xe0>
 8009ff6:	e0ac      	b.n	800a152 <__gnu_unwind_execute+0x23a>
 8009ff8:	28c7      	cmp	r0, #199	@ 0xc7
 8009ffa:	d100      	bne.n	8009ffe <__gnu_unwind_execute+0xe6>
 8009ffc:	e0cd      	b.n	800a19a <__gnu_unwind_execute+0x282>
 8009ffe:	23f8      	movs	r3, #248	@ 0xf8
 800a000:	4003      	ands	r3, r0
 800a002:	2bc0      	cmp	r3, #192	@ 0xc0
 800a004:	d100      	bne.n	800a008 <__gnu_unwind_execute+0xf0>
 800a006:	e0da      	b.n	800a1be <__gnu_unwind_execute+0x2a6>
 800a008:	28c8      	cmp	r0, #200	@ 0xc8
 800a00a:	d100      	bne.n	800a00e <__gnu_unwind_execute+0xf6>
 800a00c:	e0dd      	b.n	800a1ca <__gnu_unwind_execute+0x2b2>
 800a00e:	28c9      	cmp	r0, #201	@ 0xc9
 800a010:	d1c7      	bne.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a012:	0028      	movs	r0, r5
 800a014:	f7ff ff66 	bl	8009ee4 <next_unwind_byte>
 800a018:	22f0      	movs	r2, #240	@ 0xf0
 800a01a:	0303      	lsls	r3, r0, #12
 800a01c:	0312      	lsls	r2, r2, #12
 800a01e:	4013      	ands	r3, r2
 800a020:	220f      	movs	r2, #15
 800a022:	4002      	ands	r2, r0
 800a024:	3201      	adds	r2, #1
 800a026:	e7b4      	b.n	8009f92 <__gnu_unwind_execute+0x7a>
 800a028:	0204      	lsls	r4, r0, #8
 800a02a:	0028      	movs	r0, r5
 800a02c:	f7ff ff5a 	bl	8009ee4 <next_unwind_byte>
 800a030:	2380      	movs	r3, #128	@ 0x80
 800a032:	4304      	orrs	r4, r0
 800a034:	021b      	lsls	r3, r3, #8
 800a036:	429c      	cmp	r4, r3
 800a038:	d0b3      	beq.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a03a:	0524      	lsls	r4, r4, #20
 800a03c:	2300      	movs	r3, #0
 800a03e:	2100      	movs	r1, #0
 800a040:	0030      	movs	r0, r6
 800a042:	0c22      	lsrs	r2, r4, #16
 800a044:	f7ff fdf8 	bl	8009c38 <_Unwind_VRS_Pop>
 800a048:	2800      	cmp	r0, #0
 800a04a:	d1aa      	bne.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a04c:	4643      	mov	r3, r8
 800a04e:	0fe4      	lsrs	r4, r4, #31
 800a050:	4323      	orrs	r3, r4
 800a052:	4698      	mov	r8, r3
 800a054:	e76c      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a056:	0003      	movs	r3, r0
 800a058:	334f      	adds	r3, #79	@ 0x4f
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	2b04      	cmp	r3, #4
 800a05e:	d900      	bls.n	800a062 <__gnu_unwind_execute+0x14a>
 800a060:	e08b      	b.n	800a17a <__gnu_unwind_execute+0x262>
 800a062:	4a69      	ldr	r2, [pc, #420]	@ (800a208 <__gnu_unwind_execute+0x2f0>)
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	58d3      	ldr	r3, [r2, r3]
 800a068:	469f      	mov	pc, r3
 800a06a:	21ff      	movs	r1, #255	@ 0xff
 800a06c:	2307      	movs	r3, #7
 800a06e:	0109      	lsls	r1, r1, #4
 800a070:	000a      	movs	r2, r1
 800a072:	4383      	bics	r3, r0
 800a074:	411a      	asrs	r2, r3
 800a076:	400a      	ands	r2, r1
 800a078:	0724      	lsls	r4, r4, #28
 800a07a:	d502      	bpl.n	800a082 <__gnu_unwind_execute+0x16a>
 800a07c:	2380      	movs	r3, #128	@ 0x80
 800a07e:	01db      	lsls	r3, r3, #7
 800a080:	431a      	orrs	r2, r3
 800a082:	2300      	movs	r3, #0
 800a084:	2100      	movs	r1, #0
 800a086:	0030      	movs	r0, r6
 800a088:	f7ff fdd6 	bl	8009c38 <_Unwind_VRS_Pop>
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d100      	bne.n	800a092 <__gnu_unwind_execute+0x17a>
 800a090:	e74e      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a092:	e786      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a094:	2300      	movs	r3, #0
 800a096:	2200      	movs	r2, #0
 800a098:	2105      	movs	r1, #5
 800a09a:	0030      	movs	r0, r6
 800a09c:	f7ff fdcc 	bl	8009c38 <_Unwind_VRS_Pop>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	d100      	bne.n	800a0a6 <__gnu_unwind_execute+0x18e>
 800a0a4:	e744      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a0a6:	e77c      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a0a8:	0028      	movs	r0, r5
 800a0aa:	f7ff ff1b 	bl	8009ee4 <next_unwind_byte>
 800a0ae:	22f0      	movs	r2, #240	@ 0xf0
 800a0b0:	0303      	lsls	r3, r0, #12
 800a0b2:	0312      	lsls	r2, r2, #12
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	220f      	movs	r2, #15
 800a0b8:	4002      	ands	r2, r0
 800a0ba:	3201      	adds	r2, #1
 800a0bc:	431a      	orrs	r2, r3
 800a0be:	2101      	movs	r1, #1
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	0030      	movs	r0, r6
 800a0c4:	f7ff fdb8 	bl	8009c38 <_Unwind_VRS_Pop>
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	d100      	bne.n	800a0ce <__gnu_unwind_execute+0x1b6>
 800a0cc:	e730      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a0ce:	e768      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a0d0:	ab02      	add	r3, sp, #8
 800a0d2:	220d      	movs	r2, #13
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	9300      	str	r3, [sp, #0]
 800a0d8:	4699      	mov	r9, r3
 800a0da:	0030      	movs	r0, r6
 800a0dc:	2300      	movs	r3, #0
 800a0de:	f7ff fb95 	bl	800980c <_Unwind_VRS_Get>
 800a0e2:	0028      	movs	r0, r5
 800a0e4:	f7ff fefe 	bl	8009ee4 <next_unwind_byte>
 800a0e8:	b243      	sxtb	r3, r0
 800a0ea:	9c02      	ldr	r4, [sp, #8]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	db00      	blt.n	800a0f2 <__gnu_unwind_execute+0x1da>
 800a0f0:	e087      	b.n	800a202 <__gnu_unwind_execute+0x2ea>
 800a0f2:	2302      	movs	r3, #2
 800a0f4:	469a      	mov	sl, r3
 800a0f6:	337d      	adds	r3, #125	@ 0x7d
 800a0f8:	469b      	mov	fp, r3
 800a0fa:	465b      	mov	r3, fp
 800a0fc:	4018      	ands	r0, r3
 800a0fe:	4653      	mov	r3, sl
 800a100:	4098      	lsls	r0, r3
 800a102:	2307      	movs	r3, #7
 800a104:	469c      	mov	ip, r3
 800a106:	1824      	adds	r4, r4, r0
 800a108:	0028      	movs	r0, r5
 800a10a:	9402      	str	r4, [sp, #8]
 800a10c:	44e2      	add	sl, ip
 800a10e:	f7ff fee9 	bl	8009ee4 <next_unwind_byte>
 800a112:	b243      	sxtb	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	dbf0      	blt.n	800a0fa <__gnu_unwind_execute+0x1e2>
 800a118:	4653      	mov	r3, sl
 800a11a:	4098      	lsls	r0, r3
 800a11c:	2381      	movs	r3, #129	@ 0x81
 800a11e:	009b      	lsls	r3, r3, #2
 800a120:	469c      	mov	ip, r3
 800a122:	464b      	mov	r3, r9
 800a124:	4464      	add	r4, ip
 800a126:	1900      	adds	r0, r0, r4
 800a128:	9002      	str	r0, [sp, #8]
 800a12a:	9300      	str	r3, [sp, #0]
 800a12c:	e757      	b.n	8009fde <__gnu_unwind_execute+0xc6>
 800a12e:	0028      	movs	r0, r5
 800a130:	f7ff fed8 	bl	8009ee4 <next_unwind_byte>
 800a134:	1e43      	subs	r3, r0, #1
 800a136:	b2db      	uxtb	r3, r3
 800a138:	0002      	movs	r2, r0
 800a13a:	2b0e      	cmp	r3, #14
 800a13c:	d9a1      	bls.n	800a082 <__gnu_unwind_execute+0x16a>
 800a13e:	e730      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a140:	ab03      	add	r3, sp, #12
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	220d      	movs	r2, #13
 800a146:	2300      	movs	r3, #0
 800a148:	2100      	movs	r1, #0
 800a14a:	0030      	movs	r0, r6
 800a14c:	f7ff fb5e 	bl	800980c <_Unwind_VRS_Get>
 800a150:	e6ee      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a152:	0028      	movs	r0, r5
 800a154:	f7ff fec6 	bl	8009ee4 <next_unwind_byte>
 800a158:	22f0      	movs	r2, #240	@ 0xf0
 800a15a:	0303      	lsls	r3, r0, #12
 800a15c:	0312      	lsls	r2, r2, #12
 800a15e:	4013      	ands	r3, r2
 800a160:	220f      	movs	r2, #15
 800a162:	4002      	ands	r2, r0
 800a164:	3201      	adds	r2, #1
 800a166:	431a      	orrs	r2, r3
 800a168:	2103      	movs	r1, #3
 800a16a:	2303      	movs	r3, #3
 800a16c:	0030      	movs	r0, r6
 800a16e:	f7ff fd63 	bl	8009c38 <_Unwind_VRS_Pop>
 800a172:	2800      	cmp	r0, #0
 800a174:	d100      	bne.n	800a178 <__gnu_unwind_execute+0x260>
 800a176:	e6db      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a178:	e713      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a17a:	23fc      	movs	r3, #252	@ 0xfc
 800a17c:	4003      	ands	r3, r0
 800a17e:	2bb4      	cmp	r3, #180	@ 0xb4
 800a180:	d100      	bne.n	800a184 <__gnu_unwind_execute+0x26c>
 800a182:	e70e      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a184:	2307      	movs	r3, #7
 800a186:	2280      	movs	r2, #128	@ 0x80
 800a188:	4003      	ands	r3, r0
 800a18a:	3301      	adds	r3, #1
 800a18c:	0312      	lsls	r2, r2, #12
 800a18e:	e795      	b.n	800a0bc <__gnu_unwind_execute+0x1a4>
 800a190:	4643      	mov	r3, r8
 800a192:	2b00      	cmp	r3, #0
 800a194:	d025      	beq.n	800a1e2 <__gnu_unwind_execute+0x2ca>
 800a196:	2000      	movs	r0, #0
 800a198:	e704      	b.n	8009fa4 <__gnu_unwind_execute+0x8c>
 800a19a:	0028      	movs	r0, r5
 800a19c:	f7ff fea2 	bl	8009ee4 <next_unwind_byte>
 800a1a0:	1e43      	subs	r3, r0, #1
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	0002      	movs	r2, r0
 800a1a6:	2b0e      	cmp	r3, #14
 800a1a8:	d900      	bls.n	800a1ac <__gnu_unwind_execute+0x294>
 800a1aa:	e6fa      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	2104      	movs	r1, #4
 800a1b0:	0030      	movs	r0, r6
 800a1b2:	f7ff fd41 	bl	8009c38 <_Unwind_VRS_Pop>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d100      	bne.n	800a1bc <__gnu_unwind_execute+0x2a4>
 800a1ba:	e6b9      	b.n	8009f30 <__gnu_unwind_execute+0x18>
 800a1bc:	e6f1      	b.n	8009fa2 <__gnu_unwind_execute+0x8a>
 800a1be:	22a0      	movs	r2, #160	@ 0xa0
 800a1c0:	3bb1      	subs	r3, #177	@ 0xb1
 800a1c2:	4003      	ands	r3, r0
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	0312      	lsls	r2, r2, #12
 800a1c8:	e7cd      	b.n	800a166 <__gnu_unwind_execute+0x24e>
 800a1ca:	0028      	movs	r0, r5
 800a1cc:	f7ff fe8a 	bl	8009ee4 <next_unwind_byte>
 800a1d0:	230f      	movs	r3, #15
 800a1d2:	0002      	movs	r2, r0
 800a1d4:	439a      	bics	r2, r3
 800a1d6:	b2d2      	uxtb	r2, r2
 800a1d8:	3210      	adds	r2, #16
 800a1da:	4003      	ands	r3, r0
 800a1dc:	0312      	lsls	r2, r2, #12
 800a1de:	3301      	adds	r3, #1
 800a1e0:	e6d7      	b.n	8009f92 <__gnu_unwind_execute+0x7a>
 800a1e2:	ac02      	add	r4, sp, #8
 800a1e4:	220e      	movs	r2, #14
 800a1e6:	2100      	movs	r1, #0
 800a1e8:	0030      	movs	r0, r6
 800a1ea:	9400      	str	r4, [sp, #0]
 800a1ec:	f7ff fb0e 	bl	800980c <_Unwind_VRS_Get>
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	220f      	movs	r2, #15
 800a1f4:	2100      	movs	r1, #0
 800a1f6:	0030      	movs	r0, r6
 800a1f8:	9400      	str	r4, [sp, #0]
 800a1fa:	f7ff fb35 	bl	8009868 <_Unwind_VRS_Set>
 800a1fe:	2000      	movs	r0, #0
 800a200:	e6d0      	b.n	8009fa4 <__gnu_unwind_execute+0x8c>
 800a202:	2302      	movs	r3, #2
 800a204:	469a      	mov	sl, r3
 800a206:	e787      	b.n	800a118 <__gnu_unwind_execute+0x200>
 800a208:	0800af60 	.word	0x0800af60

0800a20c <siprintf>:
 800a20c:	b40e      	push	{r1, r2, r3}
 800a20e:	b510      	push	{r4, lr}
 800a210:	2400      	movs	r4, #0
 800a212:	b09d      	sub	sp, #116	@ 0x74
 800a214:	9002      	str	r0, [sp, #8]
 800a216:	9006      	str	r0, [sp, #24]
 800a218:	480a      	ldr	r0, [pc, #40]	@ (800a244 <siprintf+0x38>)
 800a21a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a21c:	9007      	str	r0, [sp, #28]
 800a21e:	9004      	str	r0, [sp, #16]
 800a220:	4809      	ldr	r0, [pc, #36]	@ (800a248 <siprintf+0x3c>)
 800a222:	cb04      	ldmia	r3!, {r2}
 800a224:	9005      	str	r0, [sp, #20]
 800a226:	4809      	ldr	r0, [pc, #36]	@ (800a24c <siprintf+0x40>)
 800a228:	a902      	add	r1, sp, #8
 800a22a:	6800      	ldr	r0, [r0, #0]
 800a22c:	9301      	str	r3, [sp, #4]
 800a22e:	664c      	str	r4, [r1, #100]	@ 0x64
 800a230:	f000 f880 	bl	800a334 <_svfiprintf_r>
 800a234:	9b02      	ldr	r3, [sp, #8]
 800a236:	701c      	strb	r4, [r3, #0]
 800a238:	b01d      	add	sp, #116	@ 0x74
 800a23a:	bc10      	pop	{r4}
 800a23c:	bc08      	pop	{r3}
 800a23e:	b003      	add	sp, #12
 800a240:	4718      	bx	r3
 800a242:	46c0      	nop			@ (mov r8, r8)
 800a244:	7fffffff 	.word	0x7fffffff
 800a248:	ffff0208 	.word	0xffff0208
 800a24c:	200000cc 	.word	0x200000cc

0800a250 <__errno>:
 800a250:	4b01      	ldr	r3, [pc, #4]	@ (800a258 <__errno+0x8>)
 800a252:	6818      	ldr	r0, [r3, #0]
 800a254:	4770      	bx	lr
 800a256:	46c0      	nop			@ (mov r8, r8)
 800a258:	200000cc 	.word	0x200000cc

0800a25c <strcpy>:
 800a25c:	0003      	movs	r3, r0
 800a25e:	780a      	ldrb	r2, [r1, #0]
 800a260:	3101      	adds	r1, #1
 800a262:	701a      	strb	r2, [r3, #0]
 800a264:	3301      	adds	r3, #1
 800a266:	2a00      	cmp	r2, #0
 800a268:	d1f9      	bne.n	800a25e <strcpy+0x2>
 800a26a:	4770      	bx	lr

0800a26c <__ssputs_r>:
 800a26c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a26e:	688e      	ldr	r6, [r1, #8]
 800a270:	b085      	sub	sp, #20
 800a272:	001f      	movs	r7, r3
 800a274:	000c      	movs	r4, r1
 800a276:	0033      	movs	r3, r6
 800a278:	9002      	str	r0, [sp, #8]
 800a27a:	9203      	str	r2, [sp, #12]
 800a27c:	42be      	cmp	r6, r7
 800a27e:	d854      	bhi.n	800a32a <__ssputs_r+0xbe>
 800a280:	220c      	movs	r2, #12
 800a282:	5e88      	ldrsh	r0, [r1, r2]
 800a284:	2290      	movs	r2, #144	@ 0x90
 800a286:	00d2      	lsls	r2, r2, #3
 800a288:	4210      	tst	r0, r2
 800a28a:	d02c      	beq.n	800a2e6 <__ssputs_r+0x7a>
 800a28c:	2203      	movs	r2, #3
 800a28e:	6909      	ldr	r1, [r1, #16]
 800a290:	6823      	ldr	r3, [r4, #0]
 800a292:	1a5b      	subs	r3, r3, r1
 800a294:	9301      	str	r3, [sp, #4]
 800a296:	6963      	ldr	r3, [r4, #20]
 800a298:	4353      	muls	r3, r2
 800a29a:	9a01      	ldr	r2, [sp, #4]
 800a29c:	0fdd      	lsrs	r5, r3, #31
 800a29e:	18ed      	adds	r5, r5, r3
 800a2a0:	1c7b      	adds	r3, r7, #1
 800a2a2:	106d      	asrs	r5, r5, #1
 800a2a4:	189b      	adds	r3, r3, r2
 800a2a6:	002a      	movs	r2, r5
 800a2a8:	42ab      	cmp	r3, r5
 800a2aa:	d901      	bls.n	800a2b0 <__ssputs_r+0x44>
 800a2ac:	001d      	movs	r5, r3
 800a2ae:	001a      	movs	r2, r3
 800a2b0:	0540      	lsls	r0, r0, #21
 800a2b2:	d527      	bpl.n	800a304 <__ssputs_r+0x98>
 800a2b4:	0011      	movs	r1, r2
 800a2b6:	9802      	ldr	r0, [sp, #8]
 800a2b8:	f7f7 feee 	bl	8002098 <_malloc_r>
 800a2bc:	1e06      	subs	r6, r0, #0
 800a2be:	d02a      	beq.n	800a316 <__ssputs_r+0xaa>
 800a2c0:	9a01      	ldr	r2, [sp, #4]
 800a2c2:	6921      	ldr	r1, [r4, #16]
 800a2c4:	f7f8 fbec 	bl	8002aa0 <memcpy>
 800a2c8:	89a2      	ldrh	r2, [r4, #12]
 800a2ca:	4b19      	ldr	r3, [pc, #100]	@ (800a330 <__ssputs_r+0xc4>)
 800a2cc:	401a      	ands	r2, r3
 800a2ce:	2380      	movs	r3, #128	@ 0x80
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	81a3      	strh	r3, [r4, #12]
 800a2d4:	9b01      	ldr	r3, [sp, #4]
 800a2d6:	6126      	str	r6, [r4, #16]
 800a2d8:	18f6      	adds	r6, r6, r3
 800a2da:	6026      	str	r6, [r4, #0]
 800a2dc:	6165      	str	r5, [r4, #20]
 800a2de:	003e      	movs	r6, r7
 800a2e0:	1aed      	subs	r5, r5, r3
 800a2e2:	003b      	movs	r3, r7
 800a2e4:	60a5      	str	r5, [r4, #8]
 800a2e6:	001f      	movs	r7, r3
 800a2e8:	003a      	movs	r2, r7
 800a2ea:	9903      	ldr	r1, [sp, #12]
 800a2ec:	6820      	ldr	r0, [r4, #0]
 800a2ee:	f7f8 fe45 	bl	8002f7c <memmove>
 800a2f2:	2000      	movs	r0, #0
 800a2f4:	68a3      	ldr	r3, [r4, #8]
 800a2f6:	1b9b      	subs	r3, r3, r6
 800a2f8:	60a3      	str	r3, [r4, #8]
 800a2fa:	6823      	ldr	r3, [r4, #0]
 800a2fc:	19db      	adds	r3, r3, r7
 800a2fe:	6023      	str	r3, [r4, #0]
 800a300:	b005      	add	sp, #20
 800a302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a304:	9802      	ldr	r0, [sp, #8]
 800a306:	f7f8 fe95 	bl	8003034 <_realloc_r>
 800a30a:	1e06      	subs	r6, r0, #0
 800a30c:	d1e2      	bne.n	800a2d4 <__ssputs_r+0x68>
 800a30e:	6921      	ldr	r1, [r4, #16]
 800a310:	9802      	ldr	r0, [sp, #8]
 800a312:	f7f7 fe4b 	bl	8001fac <_free_r>
 800a316:	230c      	movs	r3, #12
 800a318:	2001      	movs	r0, #1
 800a31a:	9a02      	ldr	r2, [sp, #8]
 800a31c:	4240      	negs	r0, r0
 800a31e:	6013      	str	r3, [r2, #0]
 800a320:	89a2      	ldrh	r2, [r4, #12]
 800a322:	3334      	adds	r3, #52	@ 0x34
 800a324:	4313      	orrs	r3, r2
 800a326:	81a3      	strh	r3, [r4, #12]
 800a328:	e7ea      	b.n	800a300 <__ssputs_r+0x94>
 800a32a:	003e      	movs	r6, r7
 800a32c:	e7dc      	b.n	800a2e8 <__ssputs_r+0x7c>
 800a32e:	46c0      	nop			@ (mov r8, r8)
 800a330:	fffffb7f 	.word	0xfffffb7f

0800a334 <_svfiprintf_r>:
 800a334:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a336:	b09f      	sub	sp, #124	@ 0x7c
 800a338:	9002      	str	r0, [sp, #8]
 800a33a:	001c      	movs	r4, r3
 800a33c:	898b      	ldrh	r3, [r1, #12]
 800a33e:	000e      	movs	r6, r1
 800a340:	0015      	movs	r5, r2
 800a342:	061b      	lsls	r3, r3, #24
 800a344:	d511      	bpl.n	800a36a <_svfiprintf_r+0x36>
 800a346:	690b      	ldr	r3, [r1, #16]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10e      	bne.n	800a36a <_svfiprintf_r+0x36>
 800a34c:	2140      	movs	r1, #64	@ 0x40
 800a34e:	f7f7 fea3 	bl	8002098 <_malloc_r>
 800a352:	6030      	str	r0, [r6, #0]
 800a354:	6130      	str	r0, [r6, #16]
 800a356:	2800      	cmp	r0, #0
 800a358:	d105      	bne.n	800a366 <_svfiprintf_r+0x32>
 800a35a:	230c      	movs	r3, #12
 800a35c:	9a02      	ldr	r2, [sp, #8]
 800a35e:	6013      	str	r3, [r2, #0]
 800a360:	2001      	movs	r0, #1
 800a362:	4240      	negs	r0, r0
 800a364:	e0d4      	b.n	800a510 <_svfiprintf_r+0x1dc>
 800a366:	2340      	movs	r3, #64	@ 0x40
 800a368:	6173      	str	r3, [r6, #20]
 800a36a:	2300      	movs	r3, #0
 800a36c:	2129      	movs	r1, #41	@ 0x29
 800a36e:	aa02      	add	r2, sp, #8
 800a370:	1852      	adds	r2, r2, r1
 800a372:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a374:	3320      	adds	r3, #32
 800a376:	7013      	strb	r3, [r2, #0]
 800a378:	3101      	adds	r1, #1
 800a37a:	aa02      	add	r2, sp, #8
 800a37c:	3310      	adds	r3, #16
 800a37e:	1852      	adds	r2, r2, r1
 800a380:	7013      	strb	r3, [r2, #0]
 800a382:	9405      	str	r4, [sp, #20]
 800a384:	002c      	movs	r4, r5
 800a386:	7823      	ldrb	r3, [r4, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <_svfiprintf_r+0x5c>
 800a38c:	2b25      	cmp	r3, #37	@ 0x25
 800a38e:	d148      	bne.n	800a422 <_svfiprintf_r+0xee>
 800a390:	1b67      	subs	r7, r4, r5
 800a392:	42ac      	cmp	r4, r5
 800a394:	d00b      	beq.n	800a3ae <_svfiprintf_r+0x7a>
 800a396:	003b      	movs	r3, r7
 800a398:	002a      	movs	r2, r5
 800a39a:	0031      	movs	r1, r6
 800a39c:	9802      	ldr	r0, [sp, #8]
 800a39e:	f7ff ff65 	bl	800a26c <__ssputs_r>
 800a3a2:	3001      	adds	r0, #1
 800a3a4:	d100      	bne.n	800a3a8 <_svfiprintf_r+0x74>
 800a3a6:	e0ae      	b.n	800a506 <_svfiprintf_r+0x1d2>
 800a3a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3aa:	19db      	adds	r3, r3, r7
 800a3ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3ae:	7823      	ldrb	r3, [r4, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d100      	bne.n	800a3b6 <_svfiprintf_r+0x82>
 800a3b4:	e0a7      	b.n	800a506 <_svfiprintf_r+0x1d2>
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	2153      	movs	r1, #83	@ 0x53
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	4252      	negs	r2, r2
 800a3be:	9207      	str	r2, [sp, #28]
 800a3c0:	aa02      	add	r2, sp, #8
 800a3c2:	1852      	adds	r2, r2, r1
 800a3c4:	1c65      	adds	r5, r4, #1
 800a3c6:	9306      	str	r3, [sp, #24]
 800a3c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ca:	9308      	str	r3, [sp, #32]
 800a3cc:	7013      	strb	r3, [r2, #0]
 800a3ce:	931c      	str	r3, [sp, #112]	@ 0x70
 800a3d0:	4f55      	ldr	r7, [pc, #340]	@ (800a528 <_svfiprintf_r+0x1f4>)
 800a3d2:	7829      	ldrb	r1, [r5, #0]
 800a3d4:	2205      	movs	r2, #5
 800a3d6:	0038      	movs	r0, r7
 800a3d8:	f7f6 ff6b 	bl	80012b2 <memchr>
 800a3dc:	1c6c      	adds	r4, r5, #1
 800a3de:	9906      	ldr	r1, [sp, #24]
 800a3e0:	ab06      	add	r3, sp, #24
 800a3e2:	2800      	cmp	r0, #0
 800a3e4:	d11f      	bne.n	800a426 <_svfiprintf_r+0xf2>
 800a3e6:	06ca      	lsls	r2, r1, #27
 800a3e8:	d504      	bpl.n	800a3f4 <_svfiprintf_r+0xc0>
 800a3ea:	2753      	movs	r7, #83	@ 0x53
 800a3ec:	2220      	movs	r2, #32
 800a3ee:	a802      	add	r0, sp, #8
 800a3f0:	19c0      	adds	r0, r0, r7
 800a3f2:	7002      	strb	r2, [r0, #0]
 800a3f4:	070a      	lsls	r2, r1, #28
 800a3f6:	d504      	bpl.n	800a402 <_svfiprintf_r+0xce>
 800a3f8:	2753      	movs	r7, #83	@ 0x53
 800a3fa:	222b      	movs	r2, #43	@ 0x2b
 800a3fc:	a802      	add	r0, sp, #8
 800a3fe:	19c0      	adds	r0, r0, r7
 800a400:	7002      	strb	r2, [r0, #0]
 800a402:	782a      	ldrb	r2, [r5, #0]
 800a404:	2a2a      	cmp	r2, #42	@ 0x2a
 800a406:	d015      	beq.n	800a434 <_svfiprintf_r+0x100>
 800a408:	002c      	movs	r4, r5
 800a40a:	2000      	movs	r0, #0
 800a40c:	270a      	movs	r7, #10
 800a40e:	68da      	ldr	r2, [r3, #12]
 800a410:	7821      	ldrb	r1, [r4, #0]
 800a412:	1c65      	adds	r5, r4, #1
 800a414:	3930      	subs	r1, #48	@ 0x30
 800a416:	2909      	cmp	r1, #9
 800a418:	d950      	bls.n	800a4bc <_svfiprintf_r+0x188>
 800a41a:	2800      	cmp	r0, #0
 800a41c:	d011      	beq.n	800a442 <_svfiprintf_r+0x10e>
 800a41e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a420:	e00f      	b.n	800a442 <_svfiprintf_r+0x10e>
 800a422:	3401      	adds	r4, #1
 800a424:	e7af      	b.n	800a386 <_svfiprintf_r+0x52>
 800a426:	2301      	movs	r3, #1
 800a428:	1bc0      	subs	r0, r0, r7
 800a42a:	4083      	lsls	r3, r0
 800a42c:	430b      	orrs	r3, r1
 800a42e:	0025      	movs	r5, r4
 800a430:	9306      	str	r3, [sp, #24]
 800a432:	e7cd      	b.n	800a3d0 <_svfiprintf_r+0x9c>
 800a434:	9a05      	ldr	r2, [sp, #20]
 800a436:	1d10      	adds	r0, r2, #4
 800a438:	6812      	ldr	r2, [r2, #0]
 800a43a:	9005      	str	r0, [sp, #20]
 800a43c:	2a00      	cmp	r2, #0
 800a43e:	db37      	blt.n	800a4b0 <_svfiprintf_r+0x17c>
 800a440:	60da      	str	r2, [r3, #12]
 800a442:	7822      	ldrb	r2, [r4, #0]
 800a444:	2a2e      	cmp	r2, #46	@ 0x2e
 800a446:	d10c      	bne.n	800a462 <_svfiprintf_r+0x12e>
 800a448:	7862      	ldrb	r2, [r4, #1]
 800a44a:	2a2a      	cmp	r2, #42	@ 0x2a
 800a44c:	d13b      	bne.n	800a4c6 <_svfiprintf_r+0x192>
 800a44e:	9a05      	ldr	r2, [sp, #20]
 800a450:	3402      	adds	r4, #2
 800a452:	1d11      	adds	r1, r2, #4
 800a454:	6812      	ldr	r2, [r2, #0]
 800a456:	9105      	str	r1, [sp, #20]
 800a458:	2a00      	cmp	r2, #0
 800a45a:	da01      	bge.n	800a460 <_svfiprintf_r+0x12c>
 800a45c:	2201      	movs	r2, #1
 800a45e:	4252      	negs	r2, r2
 800a460:	605a      	str	r2, [r3, #4]
 800a462:	4d32      	ldr	r5, [pc, #200]	@ (800a52c <_svfiprintf_r+0x1f8>)
 800a464:	2203      	movs	r2, #3
 800a466:	0028      	movs	r0, r5
 800a468:	7821      	ldrb	r1, [r4, #0]
 800a46a:	f7f6 ff22 	bl	80012b2 <memchr>
 800a46e:	af06      	add	r7, sp, #24
 800a470:	2800      	cmp	r0, #0
 800a472:	d006      	beq.n	800a482 <_svfiprintf_r+0x14e>
 800a474:	2340      	movs	r3, #64	@ 0x40
 800a476:	1b40      	subs	r0, r0, r5
 800a478:	4083      	lsls	r3, r0
 800a47a:	9a06      	ldr	r2, [sp, #24]
 800a47c:	3401      	adds	r4, #1
 800a47e:	4313      	orrs	r3, r2
 800a480:	9306      	str	r3, [sp, #24]
 800a482:	7821      	ldrb	r1, [r4, #0]
 800a484:	2206      	movs	r2, #6
 800a486:	482a      	ldr	r0, [pc, #168]	@ (800a530 <_svfiprintf_r+0x1fc>)
 800a488:	1c65      	adds	r5, r4, #1
 800a48a:	7639      	strb	r1, [r7, #24]
 800a48c:	f7f6 ff11 	bl	80012b2 <memchr>
 800a490:	2800      	cmp	r0, #0
 800a492:	d03f      	beq.n	800a514 <_svfiprintf_r+0x1e0>
 800a494:	4b27      	ldr	r3, [pc, #156]	@ (800a534 <_svfiprintf_r+0x200>)
 800a496:	2b00      	cmp	r3, #0
 800a498:	d129      	bne.n	800a4ee <_svfiprintf_r+0x1ba>
 800a49a:	2207      	movs	r2, #7
 800a49c:	9b05      	ldr	r3, [sp, #20]
 800a49e:	3307      	adds	r3, #7
 800a4a0:	4393      	bics	r3, r2
 800a4a2:	3308      	adds	r3, #8
 800a4a4:	9305      	str	r3, [sp, #20]
 800a4a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4a8:	9903      	ldr	r1, [sp, #12]
 800a4aa:	185b      	adds	r3, r3, r1
 800a4ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4ae:	e769      	b.n	800a384 <_svfiprintf_r+0x50>
 800a4b0:	4252      	negs	r2, r2
 800a4b2:	60da      	str	r2, [r3, #12]
 800a4b4:	2202      	movs	r2, #2
 800a4b6:	430a      	orrs	r2, r1
 800a4b8:	9206      	str	r2, [sp, #24]
 800a4ba:	e7c2      	b.n	800a442 <_svfiprintf_r+0x10e>
 800a4bc:	437a      	muls	r2, r7
 800a4be:	002c      	movs	r4, r5
 800a4c0:	2001      	movs	r0, #1
 800a4c2:	1852      	adds	r2, r2, r1
 800a4c4:	e7a4      	b.n	800a410 <_svfiprintf_r+0xdc>
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	200a      	movs	r0, #10
 800a4ca:	605a      	str	r2, [r3, #4]
 800a4cc:	0011      	movs	r1, r2
 800a4ce:	0013      	movs	r3, r2
 800a4d0:	3401      	adds	r4, #1
 800a4d2:	7822      	ldrb	r2, [r4, #0]
 800a4d4:	1c65      	adds	r5, r4, #1
 800a4d6:	3a30      	subs	r2, #48	@ 0x30
 800a4d8:	2a09      	cmp	r2, #9
 800a4da:	d903      	bls.n	800a4e4 <_svfiprintf_r+0x1b0>
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d0c0      	beq.n	800a462 <_svfiprintf_r+0x12e>
 800a4e0:	9107      	str	r1, [sp, #28]
 800a4e2:	e7be      	b.n	800a462 <_svfiprintf_r+0x12e>
 800a4e4:	4341      	muls	r1, r0
 800a4e6:	002c      	movs	r4, r5
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	1889      	adds	r1, r1, r2
 800a4ec:	e7f1      	b.n	800a4d2 <_svfiprintf_r+0x19e>
 800a4ee:	aa05      	add	r2, sp, #20
 800a4f0:	9200      	str	r2, [sp, #0]
 800a4f2:	0039      	movs	r1, r7
 800a4f4:	0032      	movs	r2, r6
 800a4f6:	4b10      	ldr	r3, [pc, #64]	@ (800a538 <_svfiprintf_r+0x204>)
 800a4f8:	9802      	ldr	r0, [sp, #8]
 800a4fa:	f7f6 f99f 	bl	800083c <_printf_float>
 800a4fe:	9003      	str	r0, [sp, #12]
 800a500:	9b03      	ldr	r3, [sp, #12]
 800a502:	3301      	adds	r3, #1
 800a504:	d1cf      	bne.n	800a4a6 <_svfiprintf_r+0x172>
 800a506:	89b3      	ldrh	r3, [r6, #12]
 800a508:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a50a:	065b      	lsls	r3, r3, #25
 800a50c:	d500      	bpl.n	800a510 <_svfiprintf_r+0x1dc>
 800a50e:	e727      	b.n	800a360 <_svfiprintf_r+0x2c>
 800a510:	b01f      	add	sp, #124	@ 0x7c
 800a512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a514:	aa05      	add	r2, sp, #20
 800a516:	9200      	str	r2, [sp, #0]
 800a518:	0039      	movs	r1, r7
 800a51a:	0032      	movs	r2, r6
 800a51c:	4b06      	ldr	r3, [pc, #24]	@ (800a538 <_svfiprintf_r+0x204>)
 800a51e:	9802      	ldr	r0, [sp, #8]
 800a520:	f7f6 fc2a 	bl	8000d78 <_printf_i>
 800a524:	e7eb      	b.n	800a4fe <_svfiprintf_r+0x1ca>
 800a526:	46c0      	nop			@ (mov r8, r8)
 800a528:	0800aa4e 	.word	0x0800aa4e
 800a52c:	0800aa54 	.word	0x0800aa54
 800a530:	0800aa58 	.word	0x0800aa58
 800a534:	0800083d 	.word	0x0800083d
 800a538:	0800a26d 	.word	0x0800a26d

0800a53c <_sbrk>:
 800a53c:	4a04      	ldr	r2, [pc, #16]	@ (800a550 <_sbrk+0x14>)
 800a53e:	0003      	movs	r3, r0
 800a540:	6810      	ldr	r0, [r2, #0]
 800a542:	2800      	cmp	r0, #0
 800a544:	d002      	beq.n	800a54c <_sbrk+0x10>
 800a546:	18c3      	adds	r3, r0, r3
 800a548:	6013      	str	r3, [r2, #0]
 800a54a:	4770      	bx	lr
 800a54c:	4801      	ldr	r0, [pc, #4]	@ (800a554 <_sbrk+0x18>)
 800a54e:	e7fa      	b.n	800a546 <_sbrk+0xa>
 800a550:	20000c04 	.word	0x20000c04
 800a554:	20000c08 	.word	0x20000c08

0800a558 <_exit>:
 800a558:	e7fe      	b.n	800a558 <_exit>
 800a55a:	46c0      	nop			@ (mov r8, r8)

0800a55c <logf>:
 800a55c:	b570      	push	{r4, r5, r6, lr}
 800a55e:	1c04      	adds	r4, r0, #0
 800a560:	f000 f850 	bl	800a604 <__ieee754_logf>
 800a564:	1c21      	adds	r1, r4, #0
 800a566:	1c05      	adds	r5, r0, #0
 800a568:	1c20      	adds	r0, r4, #0
 800a56a:	f000 f991 	bl	800a890 <__aeabi_fcmpun>
 800a56e:	2800      	cmp	r0, #0
 800a570:	d110      	bne.n	800a594 <logf+0x38>
 800a572:	2100      	movs	r1, #0
 800a574:	1c20      	adds	r0, r4, #0
 800a576:	f7f5 ff99 	bl	80004ac <__aeabi_fcmpgt>
 800a57a:	2800      	cmp	r0, #0
 800a57c:	d10a      	bne.n	800a594 <logf+0x38>
 800a57e:	2100      	movs	r1, #0
 800a580:	1c20      	adds	r0, r4, #0
 800a582:	f7f5 ff79 	bl	8000478 <__aeabi_fcmpeq>
 800a586:	2800      	cmp	r0, #0
 800a588:	d006      	beq.n	800a598 <logf+0x3c>
 800a58a:	f7ff fe61 	bl	800a250 <__errno>
 800a58e:	2322      	movs	r3, #34	@ 0x22
 800a590:	4d06      	ldr	r5, [pc, #24]	@ (800a5ac <logf+0x50>)
 800a592:	6003      	str	r3, [r0, #0]
 800a594:	1c28      	adds	r0, r5, #0
 800a596:	bd70      	pop	{r4, r5, r6, pc}
 800a598:	f7ff fe5a 	bl	800a250 <__errno>
 800a59c:	2321      	movs	r3, #33	@ 0x21
 800a59e:	6003      	str	r3, [r0, #0]
 800a5a0:	4803      	ldr	r0, [pc, #12]	@ (800a5b0 <logf+0x54>)
 800a5a2:	f000 f807 	bl	800a5b4 <nanf>
 800a5a6:	1c05      	adds	r5, r0, #0
 800a5a8:	e7f4      	b.n	800a594 <logf+0x38>
 800a5aa:	46c0      	nop			@ (mov r8, r8)
 800a5ac:	ff800000 	.word	0xff800000
 800a5b0:	0800af74 	.word	0x0800af74

0800a5b4 <nanf>:
 800a5b4:	4800      	ldr	r0, [pc, #0]	@ (800a5b8 <nanf+0x4>)
 800a5b6:	4770      	bx	lr
 800a5b8:	7fc00000 	.word	0x7fc00000

0800a5bc <roundf>:
 800a5bc:	0043      	lsls	r3, r0, #1
 800a5be:	0e1b      	lsrs	r3, r3, #24
 800a5c0:	3b7f      	subs	r3, #127	@ 0x7f
 800a5c2:	b510      	push	{r4, lr}
 800a5c4:	1c02      	adds	r2, r0, #0
 800a5c6:	2b16      	cmp	r3, #22
 800a5c8:	dc0b      	bgt.n	800a5e2 <roundf+0x26>
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	db0f      	blt.n	800a5ee <roundf+0x32>
 800a5ce:	490c      	ldr	r1, [pc, #48]	@ (800a600 <roundf+0x44>)
 800a5d0:	4119      	asrs	r1, r3
 800a5d2:	4201      	tst	r1, r0
 800a5d4:	d004      	beq.n	800a5e0 <roundf+0x24>
 800a5d6:	2080      	movs	r0, #128	@ 0x80
 800a5d8:	03c0      	lsls	r0, r0, #15
 800a5da:	4118      	asrs	r0, r3
 800a5dc:	1880      	adds	r0, r0, r2
 800a5de:	4388      	bics	r0, r1
 800a5e0:	bd10      	pop	{r4, pc}
 800a5e2:	2b80      	cmp	r3, #128	@ 0x80
 800a5e4:	d1fc      	bne.n	800a5e0 <roundf+0x24>
 800a5e6:	1c01      	adds	r1, r0, #0
 800a5e8:	f7fb fe46 	bl	8006278 <__aeabi_fadd>
 800a5ec:	e7f8      	b.n	800a5e0 <roundf+0x24>
 800a5ee:	0fc0      	lsrs	r0, r0, #31
 800a5f0:	07c0      	lsls	r0, r0, #31
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	d1f4      	bne.n	800a5e0 <roundf+0x24>
 800a5f6:	23fe      	movs	r3, #254	@ 0xfe
 800a5f8:	059b      	lsls	r3, r3, #22
 800a5fa:	4318      	orrs	r0, r3
 800a5fc:	e7f0      	b.n	800a5e0 <roundf+0x24>
 800a5fe:	46c0      	nop			@ (mov r8, r8)
 800a600:	007fffff 	.word	0x007fffff

0800a604 <__ieee754_logf>:
 800a604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a606:	46de      	mov	lr, fp
 800a608:	4657      	mov	r7, sl
 800a60a:	464e      	mov	r6, r9
 800a60c:	4645      	mov	r5, r8
 800a60e:	0042      	lsls	r2, r0, #1
 800a610:	b5e0      	push	{r5, r6, r7, lr}
 800a612:	2a00      	cmp	r2, #0
 800a614:	d046      	beq.n	800a6a4 <__ieee754_logf+0xa0>
 800a616:	1e02      	subs	r2, r0, #0
 800a618:	db4f      	blt.n	800a6ba <__ieee754_logf+0xb6>
 800a61a:	21ff      	movs	r1, #255	@ 0xff
 800a61c:	05c9      	lsls	r1, r1, #23
 800a61e:	4288      	cmp	r0, r1
 800a620:	db00      	blt.n	800a624 <__ieee754_logf+0x20>
 800a622:	e0c6      	b.n	800a7b2 <__ieee754_logf+0x1ae>
 800a624:	2380      	movs	r3, #128	@ 0x80
 800a626:	2100      	movs	r1, #0
 800a628:	041b      	lsls	r3, r3, #16
 800a62a:	4298      	cmp	r0, r3
 800a62c:	da06      	bge.n	800a63c <__ieee754_logf+0x38>
 800a62e:	2198      	movs	r1, #152	@ 0x98
 800a630:	05c9      	lsls	r1, r1, #23
 800a632:	f7fc f9fd 	bl	8006a30 <__aeabi_fmul>
 800a636:	2119      	movs	r1, #25
 800a638:	0002      	movs	r2, r0
 800a63a:	4249      	negs	r1, r1
 800a63c:	15d3      	asrs	r3, r2, #23
 800a63e:	3b7f      	subs	r3, #127	@ 0x7f
 800a640:	185b      	adds	r3, r3, r1
 800a642:	2180      	movs	r1, #128	@ 0x80
 800a644:	0252      	lsls	r2, r2, #9
 800a646:	0a54      	lsrs	r4, r2, #9
 800a648:	4a83      	ldr	r2, [pc, #524]	@ (800a858 <__ieee754_logf+0x254>)
 800a64a:	20fe      	movs	r0, #254	@ 0xfe
 800a64c:	0409      	lsls	r1, r1, #16
 800a64e:	18a2      	adds	r2, r4, r2
 800a650:	400a      	ands	r2, r1
 800a652:	21fe      	movs	r1, #254	@ 0xfe
 800a654:	0580      	lsls	r0, r0, #22
 800a656:	4050      	eors	r0, r2
 800a658:	15d6      	asrs	r6, r2, #23
 800a65a:	4320      	orrs	r0, r4
 800a65c:	0589      	lsls	r1, r1, #22
 800a65e:	18f6      	adds	r6, r6, r3
 800a660:	f7fc fb38 	bl	8006cd4 <__aeabi_fsub>
 800a664:	0022      	movs	r2, r4
 800a666:	4b7d      	ldr	r3, [pc, #500]	@ (800a85c <__ieee754_logf+0x258>)
 800a668:	320f      	adds	r2, #15
 800a66a:	1c05      	adds	r5, r0, #0
 800a66c:	421a      	tst	r2, r3
 800a66e:	d12b      	bne.n	800a6c8 <__ieee754_logf+0xc4>
 800a670:	2100      	movs	r1, #0
 800a672:	f7f5 ff01 	bl	8000478 <__aeabi_fcmpeq>
 800a676:	2800      	cmp	r0, #0
 800a678:	d100      	bne.n	800a67c <__ieee754_logf+0x78>
 800a67a:	e09e      	b.n	800a7ba <__ieee754_logf+0x1b6>
 800a67c:	2000      	movs	r0, #0
 800a67e:	2e00      	cmp	r6, #0
 800a680:	d015      	beq.n	800a6ae <__ieee754_logf+0xaa>
 800a682:	0030      	movs	r0, r6
 800a684:	f7fc fd88 	bl	8007198 <__aeabi_i2f>
 800a688:	4975      	ldr	r1, [pc, #468]	@ (800a860 <__ieee754_logf+0x25c>)
 800a68a:	1c04      	adds	r4, r0, #0
 800a68c:	f7fc f9d0 	bl	8006a30 <__aeabi_fmul>
 800a690:	4974      	ldr	r1, [pc, #464]	@ (800a864 <__ieee754_logf+0x260>)
 800a692:	1c05      	adds	r5, r0, #0
 800a694:	1c20      	adds	r0, r4, #0
 800a696:	f7fc f9cb 	bl	8006a30 <__aeabi_fmul>
 800a69a:	1c01      	adds	r1, r0, #0
 800a69c:	1c28      	adds	r0, r5, #0
 800a69e:	f7fb fdeb 	bl	8006278 <__aeabi_fadd>
 800a6a2:	e004      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a6a4:	20cc      	movs	r0, #204	@ 0xcc
 800a6a6:	2100      	movs	r1, #0
 800a6a8:	0600      	lsls	r0, r0, #24
 800a6aa:	f7fb fff3 	bl	8006694 <__aeabi_fdiv>
 800a6ae:	bcf0      	pop	{r4, r5, r6, r7}
 800a6b0:	46bb      	mov	fp, r7
 800a6b2:	46b2      	mov	sl, r6
 800a6b4:	46a9      	mov	r9, r5
 800a6b6:	46a0      	mov	r8, r4
 800a6b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6ba:	1c01      	adds	r1, r0, #0
 800a6bc:	f7fc fb0a 	bl	8006cd4 <__aeabi_fsub>
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	f7fb ffe7 	bl	8006694 <__aeabi_fdiv>
 800a6c6:	e7f2      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a6c8:	2180      	movs	r1, #128	@ 0x80
 800a6ca:	05c9      	lsls	r1, r1, #23
 800a6cc:	f7fb fdd4 	bl	8006278 <__aeabi_fadd>
 800a6d0:	1c01      	adds	r1, r0, #0
 800a6d2:	1c28      	adds	r0, r5, #0
 800a6d4:	f7fb ffde 	bl	8006694 <__aeabi_fdiv>
 800a6d8:	4680      	mov	r8, r0
 800a6da:	0030      	movs	r0, r6
 800a6dc:	f7fc fd5c 	bl	8007198 <__aeabi_i2f>
 800a6e0:	4641      	mov	r1, r8
 800a6e2:	4681      	mov	r9, r0
 800a6e4:	4640      	mov	r0, r8
 800a6e6:	f7fc f9a3 	bl	8006a30 <__aeabi_fmul>
 800a6ea:	4b5f      	ldr	r3, [pc, #380]	@ (800a868 <__ieee754_logf+0x264>)
 800a6ec:	1c01      	adds	r1, r0, #0
 800a6ee:	469a      	mov	sl, r3
 800a6f0:	4683      	mov	fp, r0
 800a6f2:	f7fc f99d 	bl	8006a30 <__aeabi_fmul>
 800a6f6:	495d      	ldr	r1, [pc, #372]	@ (800a86c <__ieee754_logf+0x268>)
 800a6f8:	1c07      	adds	r7, r0, #0
 800a6fa:	f7fc f999 	bl	8006a30 <__aeabi_fmul>
 800a6fe:	495c      	ldr	r1, [pc, #368]	@ (800a870 <__ieee754_logf+0x26c>)
 800a700:	f7fb fdba 	bl	8006278 <__aeabi_fadd>
 800a704:	1c39      	adds	r1, r7, #0
 800a706:	f7fc f993 	bl	8006a30 <__aeabi_fmul>
 800a70a:	495a      	ldr	r1, [pc, #360]	@ (800a874 <__ieee754_logf+0x270>)
 800a70c:	f7fb fdb4 	bl	8006278 <__aeabi_fadd>
 800a710:	1c39      	adds	r1, r7, #0
 800a712:	f7fc f98d 	bl	8006a30 <__aeabi_fmul>
 800a716:	4958      	ldr	r1, [pc, #352]	@ (800a878 <__ieee754_logf+0x274>)
 800a718:	f7fb fdae 	bl	8006278 <__aeabi_fadd>
 800a71c:	4659      	mov	r1, fp
 800a71e:	f7fc f987 	bl	8006a30 <__aeabi_fmul>
 800a722:	4956      	ldr	r1, [pc, #344]	@ (800a87c <__ieee754_logf+0x278>)
 800a724:	4683      	mov	fp, r0
 800a726:	1c38      	adds	r0, r7, #0
 800a728:	f7fc f982 	bl	8006a30 <__aeabi_fmul>
 800a72c:	4954      	ldr	r1, [pc, #336]	@ (800a880 <__ieee754_logf+0x27c>)
 800a72e:	f7fb fda3 	bl	8006278 <__aeabi_fadd>
 800a732:	1c39      	adds	r1, r7, #0
 800a734:	f7fc f97c 	bl	8006a30 <__aeabi_fmul>
 800a738:	4952      	ldr	r1, [pc, #328]	@ (800a884 <__ieee754_logf+0x280>)
 800a73a:	f7fb fd9d 	bl	8006278 <__aeabi_fadd>
 800a73e:	1c39      	adds	r1, r7, #0
 800a740:	f7fc f976 	bl	8006a30 <__aeabi_fmul>
 800a744:	44a2      	add	sl, r4
 800a746:	1c01      	adds	r1, r0, #0
 800a748:	4658      	mov	r0, fp
 800a74a:	f7fb fd95 	bl	8006278 <__aeabi_fadd>
 800a74e:	4652      	mov	r2, sl
 800a750:	4b4d      	ldr	r3, [pc, #308]	@ (800a888 <__ieee754_logf+0x284>)
 800a752:	1c07      	adds	r7, r0, #0
 800a754:	1b1b      	subs	r3, r3, r4
 800a756:	4313      	orrs	r3, r2
 800a758:	2b00      	cmp	r3, #0
 800a75a:	dd48      	ble.n	800a7ee <__ieee754_logf+0x1ea>
 800a75c:	21fc      	movs	r1, #252	@ 0xfc
 800a75e:	1c28      	adds	r0, r5, #0
 800a760:	0589      	lsls	r1, r1, #22
 800a762:	f7fc f965 	bl	8006a30 <__aeabi_fmul>
 800a766:	1c29      	adds	r1, r5, #0
 800a768:	f7fc f962 	bl	8006a30 <__aeabi_fmul>
 800a76c:	1c01      	adds	r1, r0, #0
 800a76e:	1c04      	adds	r4, r0, #0
 800a770:	1c38      	adds	r0, r7, #0
 800a772:	f7fb fd81 	bl	8006278 <__aeabi_fadd>
 800a776:	4641      	mov	r1, r8
 800a778:	f7fc f95a 	bl	8006a30 <__aeabi_fmul>
 800a77c:	1c07      	adds	r7, r0, #0
 800a77e:	2e00      	cmp	r6, #0
 800a780:	d049      	beq.n	800a816 <__ieee754_logf+0x212>
 800a782:	4937      	ldr	r1, [pc, #220]	@ (800a860 <__ieee754_logf+0x25c>)
 800a784:	4648      	mov	r0, r9
 800a786:	f7fc f953 	bl	8006a30 <__aeabi_fmul>
 800a78a:	4936      	ldr	r1, [pc, #216]	@ (800a864 <__ieee754_logf+0x260>)
 800a78c:	1c06      	adds	r6, r0, #0
 800a78e:	4648      	mov	r0, r9
 800a790:	f7fc f94e 	bl	8006a30 <__aeabi_fmul>
 800a794:	1c39      	adds	r1, r7, #0
 800a796:	f7fb fd6f 	bl	8006278 <__aeabi_fadd>
 800a79a:	1c01      	adds	r1, r0, #0
 800a79c:	1c20      	adds	r0, r4, #0
 800a79e:	f7fc fa99 	bl	8006cd4 <__aeabi_fsub>
 800a7a2:	1c29      	adds	r1, r5, #0
 800a7a4:	f7fc fa96 	bl	8006cd4 <__aeabi_fsub>
 800a7a8:	1c01      	adds	r1, r0, #0
 800a7aa:	1c30      	adds	r0, r6, #0
 800a7ac:	f7fc fa92 	bl	8006cd4 <__aeabi_fsub>
 800a7b0:	e77d      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a7b2:	1c01      	adds	r1, r0, #0
 800a7b4:	f7fb fd60 	bl	8006278 <__aeabi_fadd>
 800a7b8:	e779      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a7ba:	4934      	ldr	r1, [pc, #208]	@ (800a88c <__ieee754_logf+0x288>)
 800a7bc:	1c28      	adds	r0, r5, #0
 800a7be:	f7fc f937 	bl	8006a30 <__aeabi_fmul>
 800a7c2:	1c01      	adds	r1, r0, #0
 800a7c4:	20fc      	movs	r0, #252	@ 0xfc
 800a7c6:	0580      	lsls	r0, r0, #22
 800a7c8:	f7fc fa84 	bl	8006cd4 <__aeabi_fsub>
 800a7cc:	1c29      	adds	r1, r5, #0
 800a7ce:	1c04      	adds	r4, r0, #0
 800a7d0:	1c28      	adds	r0, r5, #0
 800a7d2:	f7fc f92d 	bl	8006a30 <__aeabi_fmul>
 800a7d6:	1c01      	adds	r1, r0, #0
 800a7d8:	1c20      	adds	r0, r4, #0
 800a7da:	f7fc f929 	bl	8006a30 <__aeabi_fmul>
 800a7de:	1c04      	adds	r4, r0, #0
 800a7e0:	2e00      	cmp	r6, #0
 800a7e2:	d121      	bne.n	800a828 <__ieee754_logf+0x224>
 800a7e4:	1c21      	adds	r1, r4, #0
 800a7e6:	1c28      	adds	r0, r5, #0
 800a7e8:	f7fc fa74 	bl	8006cd4 <__aeabi_fsub>
 800a7ec:	e75f      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a7ee:	1c01      	adds	r1, r0, #0
 800a7f0:	1c28      	adds	r0, r5, #0
 800a7f2:	f7fc fa6f 	bl	8006cd4 <__aeabi_fsub>
 800a7f6:	4641      	mov	r1, r8
 800a7f8:	f7fc f91a 	bl	8006a30 <__aeabi_fmul>
 800a7fc:	1c04      	adds	r4, r0, #0
 800a7fe:	2e00      	cmp	r6, #0
 800a800:	d0f0      	beq.n	800a7e4 <__ieee754_logf+0x1e0>
 800a802:	4648      	mov	r0, r9
 800a804:	4916      	ldr	r1, [pc, #88]	@ (800a860 <__ieee754_logf+0x25c>)
 800a806:	f7fc f913 	bl	8006a30 <__aeabi_fmul>
 800a80a:	4916      	ldr	r1, [pc, #88]	@ (800a864 <__ieee754_logf+0x260>)
 800a80c:	1c06      	adds	r6, r0, #0
 800a80e:	4648      	mov	r0, r9
 800a810:	f7fc f90e 	bl	8006a30 <__aeabi_fmul>
 800a814:	e7c1      	b.n	800a79a <__ieee754_logf+0x196>
 800a816:	1c01      	adds	r1, r0, #0
 800a818:	1c20      	adds	r0, r4, #0
 800a81a:	f7fc fa5b 	bl	8006cd4 <__aeabi_fsub>
 800a81e:	1c01      	adds	r1, r0, #0
 800a820:	1c28      	adds	r0, r5, #0
 800a822:	f7fc fa57 	bl	8006cd4 <__aeabi_fsub>
 800a826:	e742      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a828:	0030      	movs	r0, r6
 800a82a:	f7fc fcb5 	bl	8007198 <__aeabi_i2f>
 800a82e:	490c      	ldr	r1, [pc, #48]	@ (800a860 <__ieee754_logf+0x25c>)
 800a830:	1c06      	adds	r6, r0, #0
 800a832:	f7fc f8fd 	bl	8006a30 <__aeabi_fmul>
 800a836:	490b      	ldr	r1, [pc, #44]	@ (800a864 <__ieee754_logf+0x260>)
 800a838:	1c07      	adds	r7, r0, #0
 800a83a:	1c30      	adds	r0, r6, #0
 800a83c:	f7fc f8f8 	bl	8006a30 <__aeabi_fmul>
 800a840:	1c01      	adds	r1, r0, #0
 800a842:	1c20      	adds	r0, r4, #0
 800a844:	f7fc fa46 	bl	8006cd4 <__aeabi_fsub>
 800a848:	1c29      	adds	r1, r5, #0
 800a84a:	f7fc fa43 	bl	8006cd4 <__aeabi_fsub>
 800a84e:	1c01      	adds	r1, r0, #0
 800a850:	1c38      	adds	r0, r7, #0
 800a852:	f7fc fa3f 	bl	8006cd4 <__aeabi_fsub>
 800a856:	e72a      	b.n	800a6ae <__ieee754_logf+0xaa>
 800a858:	004afb20 	.word	0x004afb20
 800a85c:	007ffff0 	.word	0x007ffff0
 800a860:	3f317180 	.word	0x3f317180
 800a864:	3717f7d1 	.word	0x3717f7d1
 800a868:	ffcf5c30 	.word	0xffcf5c30
 800a86c:	3e178897 	.word	0x3e178897
 800a870:	3e3a3325 	.word	0x3e3a3325
 800a874:	3e924925 	.word	0x3e924925
 800a878:	3f2aaaab 	.word	0x3f2aaaab
 800a87c:	3e1cd04f 	.word	0x3e1cd04f
 800a880:	3e638e29 	.word	0x3e638e29
 800a884:	3ecccccd 	.word	0x3ecccccd
 800a888:	0035c288 	.word	0x0035c288
 800a88c:	3eaaaaab 	.word	0x3eaaaaab

0800a890 <__aeabi_fcmpun>:
 800a890:	0243      	lsls	r3, r0, #9
 800a892:	024a      	lsls	r2, r1, #9
 800a894:	0040      	lsls	r0, r0, #1
 800a896:	0049      	lsls	r1, r1, #1
 800a898:	0a5b      	lsrs	r3, r3, #9
 800a89a:	0a52      	lsrs	r2, r2, #9
 800a89c:	0e09      	lsrs	r1, r1, #24
 800a89e:	0e00      	lsrs	r0, r0, #24
 800a8a0:	28ff      	cmp	r0, #255	@ 0xff
 800a8a2:	d006      	beq.n	800a8b2 <__aeabi_fcmpun+0x22>
 800a8a4:	2000      	movs	r0, #0
 800a8a6:	29ff      	cmp	r1, #255	@ 0xff
 800a8a8:	d102      	bne.n	800a8b0 <__aeabi_fcmpun+0x20>
 800a8aa:	1e53      	subs	r3, r2, #1
 800a8ac:	419a      	sbcs	r2, r3
 800a8ae:	0010      	movs	r0, r2
 800a8b0:	4770      	bx	lr
 800a8b2:	38fe      	subs	r0, #254	@ 0xfe
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d1fb      	bne.n	800a8b0 <__aeabi_fcmpun+0x20>
 800a8b8:	e7f4      	b.n	800a8a4 <__aeabi_fcmpun+0x14>
 800a8ba:	46c0      	nop			@ (mov r8, r8)

0800a8bc <_init>:
 800a8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8be:	46c0      	nop			@ (mov r8, r8)
 800a8c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8c2:	bc08      	pop	{r3}
 800a8c4:	469e      	mov	lr, r3
 800a8c6:	4770      	bx	lr

0800a8c8 <_fini>:
 800a8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ca:	46c0      	nop			@ (mov r8, r8)
 800a8cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8ce:	bc08      	pop	{r3}
 800a8d0:	469e      	mov	lr, r3
 800a8d2:	4770      	bx	lr
