{'resetOut': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['resets']],
              'DLines': ['229:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd6acdff710>]},
 'resets': {'CDeps': [[[], [], ['tcResetEn']]],
            'CLines': [[None, None, '223:C']],
            'Clocked': False,
            'DDeps': [['resetIn']],
            'DLines': ['225:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd6acdf53d0>]}}
