<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::Netlist::Net - Net for a Verilog Module</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::Netlist::Net - Net for a Verilog Module

</pre><h4><b>SYNOPSIS</b></h4><pre>
         use Verilog::Netlist;

         ...
         my $net = $module-&gt;find_net('signalname');
         print $net-&gt;name;

</pre><h4><b>DESCRIPTION</b></h4><pre>
       A Verilog::Netlist::Net object is created by Verilog::Netlist::Module for every signal and input/output
       declaration, and parameter in the current module.

</pre><h4><b>ACCESSORS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;array
           Any  array  (vector) declaration for the net.  This is for Verilog 2001 multidimensional signals; for
           the width of a signal, use msb/lsb/width. For newer  applications  use  <b>data_type()</b>  as  it  supports
           SystemVerilog types.

       $self-&gt;comment
           Returns   any   comments   following   the   definition.    keep_comments=&gt;1   must   be   passed  to
           Verilog::Netlist::new for comments to be retained.

       $self-&gt;data_type
           The data type of the net.  This may be a data type keyword ("integer", "logic",  etc),  user  defined
           type from a type def, a range ("[11:0]", "signed [1:0]" or "" for an implicit wire.

       $self-&gt;decl_type
           How  the  net  was  declared.   A declaration keyword ("genvar", "localparam", "parameter", "var") or
           "port" if only as a port - and see the port method, or "net" - and see the net_type method.

       $self-&gt;module
           Reference to the Verilog::Netlist::Module or Verilog::Netlist::Interface the net is under.

       $self-&gt;lsb
           The least significant bit number of the net.

       $self-&gt;msb
           The most significant bit number of the net.

       $self-&gt;name
           The name of the net.

       $self-&gt;net_type
           The net type, if one applies.  Always a  net  type  keyword  ('supply0',  'supply1',  'tri',  'tri0',
           'tri1', 'triand', 'trior', 'trireg', 'wand', 'wire', 'wor').

       $self-&gt;type
           The  type  function  is  provided  for  backward compatibility to Verilog-Perl versions before 3.200.
           Applications should change to use <b>data_type()</b> and/or <b>decl_type()</b> instead.

           The type function returns an agglomeration of data_type, net_type and decl_type  that  worked  ok  in
           Verilog,  but  does  not  work  with  SystemVerilog.   Calls  to <b>type()</b> will be converted to calls to
           data_type, decl_type or net_type in a way that attempts to maintain backward  compatibility,  however
           compatibility is not always possible.

       $self-&gt;value
           If the net's type is 'parameter', the value from the parameter's declaration.

       $self-&gt;width
           The width of the net in bits.

</pre><h4><b>MEMBER</b> <b>FUNCTIONS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;lint
           Checks the net for errors.  Normally called by Verilog::Netlist::lint.

       $self-&gt;dump
           Prints debugging information for this net.

       $self-&gt;dump_drivers
           Prints debugging information for this net, and all pins driving the net.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright  2000-2024  by  Wilson  Snyder.   This package is free software; you can redistribute it and/or
       modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl  Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist

perl v5.40.1                                       2025-04-20                                  <u>Netlist::<a href="../man3pm/Net.3pm.html">Net</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>