ARM GAS  /tmp/cc1G6o0d.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"fdcan.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_FDCAN2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_FDCAN2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_FDCAN2_Init:
  27              	.LFB1438:
  28              		.file 1 "Core/Src/fdcan.c"
   1:Core/Src/fdcan.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fdcan.c **** /**
   3:Core/Src/fdcan.c ****   ******************************************************************************
   4:Core/Src/fdcan.c ****   * @file    fdcan.c
   5:Core/Src/fdcan.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/fdcan.c ****   *          of the FDCAN instances.
   7:Core/Src/fdcan.c ****   ******************************************************************************
   8:Core/Src/fdcan.c ****   * @attention
   9:Core/Src/fdcan.c ****   *
  10:Core/Src/fdcan.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/fdcan.c ****   * All rights reserved.
  12:Core/Src/fdcan.c ****   *
  13:Core/Src/fdcan.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fdcan.c ****   * in the root directory of this software component.
  15:Core/Src/fdcan.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fdcan.c ****   *
  17:Core/Src/fdcan.c ****   ******************************************************************************
  18:Core/Src/fdcan.c ****   */
  19:Core/Src/fdcan.c **** /* USER CODE END Header */
  20:Core/Src/fdcan.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fdcan.c **** #include "fdcan.h"
  22:Core/Src/fdcan.c **** 
  23:Core/Src/fdcan.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fdcan.c **** 
  25:Core/Src/fdcan.c **** /* USER CODE END 0 */
  26:Core/Src/fdcan.c **** 
  27:Core/Src/fdcan.c **** FDCAN_HandleTypeDef hfdcan2;
  28:Core/Src/fdcan.c **** 
  29:Core/Src/fdcan.c **** /* FDCAN2 init function */
  30:Core/Src/fdcan.c **** void MX_FDCAN2_Init(void)
ARM GAS  /tmp/cc1G6o0d.s 			page 2


  31:Core/Src/fdcan.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/fdcan.c **** 
  33:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_Init 0 */
  34:Core/Src/fdcan.c **** 
  35:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_Init 0 */
  36:Core/Src/fdcan.c **** 
  37:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_Init 1 */
  38:Core/Src/fdcan.c **** 
  39:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_Init 1 */
  40:Core/Src/fdcan.c ****   hfdcan2.Instance = FDCAN2;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 20 is_stmt 0 view .LVU2
  40 0002 0F48     		ldr	r0, .L5
  41 0004 0F4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/fdcan.c ****   hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 29 is_stmt 0 view .LVU4
  45 0008 0023     		movs	r3, #0
  46 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/fdcan.c ****   hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 28 is_stmt 0 view .LVU6
  49 000c 8360     		str	r3, [r0, #8]
  43:Core/Src/fdcan.c ****   hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 21 is_stmt 0 view .LVU8
  52 000e C360     		str	r3, [r0, #12]
  44:Core/Src/fdcan.c ****   hfdcan2.Init.AutoRetransmission = DISABLE;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  54              		.loc 1 44 35 is_stmt 0 view .LVU10
  55 0010 0374     		strb	r3, [r0, #16]
  45:Core/Src/fdcan.c ****   hfdcan2.Init.TransmitPause = DISABLE;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 30 is_stmt 0 view .LVU12
  58 0012 4374     		strb	r3, [r0, #17]
  46:Core/Src/fdcan.c ****   hfdcan2.Init.ProtocolException = DISABLE;
  59              		.loc 1 46 3 is_stmt 1 view .LVU13
  60              		.loc 1 46 34 is_stmt 0 view .LVU14
  61 0014 8374     		strb	r3, [r0, #18]
  47:Core/Src/fdcan.c ****   hfdcan2.Init.NominalPrescaler = 1;
  62              		.loc 1 47 3 is_stmt 1 view .LVU15
  63              		.loc 1 47 33 is_stmt 0 view .LVU16
  64 0016 0122     		movs	r2, #1
  65 0018 4261     		str	r2, [r0, #20]
  48:Core/Src/fdcan.c ****   hfdcan2.Init.NominalSyncJumpWidth = 1;
  66              		.loc 1 48 3 is_stmt 1 view .LVU17
  67              		.loc 1 48 37 is_stmt 0 view .LVU18
ARM GAS  /tmp/cc1G6o0d.s 			page 3


  68 001a 8261     		str	r2, [r0, #24]
  49:Core/Src/fdcan.c ****   hfdcan2.Init.NominalTimeSeg1 = 2;
  69              		.loc 1 49 3 is_stmt 1 view .LVU19
  70              		.loc 1 49 32 is_stmt 0 view .LVU20
  71 001c 0221     		movs	r1, #2
  72 001e C161     		str	r1, [r0, #28]
  50:Core/Src/fdcan.c ****   hfdcan2.Init.NominalTimeSeg2 = 2;
  73              		.loc 1 50 3 is_stmt 1 view .LVU21
  74              		.loc 1 50 32 is_stmt 0 view .LVU22
  75 0020 0162     		str	r1, [r0, #32]
  51:Core/Src/fdcan.c ****   hfdcan2.Init.DataPrescaler = 1;
  76              		.loc 1 51 3 is_stmt 1 view .LVU23
  77              		.loc 1 51 30 is_stmt 0 view .LVU24
  78 0022 4262     		str	r2, [r0, #36]
  52:Core/Src/fdcan.c ****   hfdcan2.Init.DataSyncJumpWidth = 1;
  79              		.loc 1 52 3 is_stmt 1 view .LVU25
  80              		.loc 1 52 34 is_stmt 0 view .LVU26
  81 0024 8262     		str	r2, [r0, #40]
  53:Core/Src/fdcan.c ****   hfdcan2.Init.DataTimeSeg1 = 1;
  82              		.loc 1 53 3 is_stmt 1 view .LVU27
  83              		.loc 1 53 29 is_stmt 0 view .LVU28
  84 0026 C262     		str	r2, [r0, #44]
  54:Core/Src/fdcan.c ****   hfdcan2.Init.DataTimeSeg2 = 1;
  85              		.loc 1 54 3 is_stmt 1 view .LVU29
  86              		.loc 1 54 29 is_stmt 0 view .LVU30
  87 0028 0263     		str	r2, [r0, #48]
  55:Core/Src/fdcan.c ****   hfdcan2.Init.StdFiltersNbr = 0;
  88              		.loc 1 55 3 is_stmt 1 view .LVU31
  89              		.loc 1 55 30 is_stmt 0 view .LVU32
  90 002a 4363     		str	r3, [r0, #52]
  56:Core/Src/fdcan.c ****   hfdcan2.Init.ExtFiltersNbr = 0;
  91              		.loc 1 56 3 is_stmt 1 view .LVU33
  92              		.loc 1 56 30 is_stmt 0 view .LVU34
  93 002c 8363     		str	r3, [r0, #56]
  57:Core/Src/fdcan.c ****   hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
  94              		.loc 1 57 3 is_stmt 1 view .LVU35
  95              		.loc 1 57 32 is_stmt 0 view .LVU36
  96 002e C363     		str	r3, [r0, #60]
  58:Core/Src/fdcan.c ****   if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
  97              		.loc 1 58 3 is_stmt 1 view .LVU37
  98              		.loc 1 58 7 is_stmt 0 view .LVU38
  99 0030 FFF7FEFF 		bl	HAL_FDCAN_Init
 100              	.LVL0:
 101              		.loc 1 58 6 view .LVU39
 102 0034 00B9     		cbnz	r0, .L4
 103              	.L1:
  59:Core/Src/fdcan.c ****   {
  60:Core/Src/fdcan.c ****     Error_Handler();
  61:Core/Src/fdcan.c ****   }
  62:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_Init 2 */
  63:Core/Src/fdcan.c **** 
  64:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_Init 2 */
  65:Core/Src/fdcan.c **** 
  66:Core/Src/fdcan.c **** }
 104              		.loc 1 66 1 view .LVU40
 105 0036 08BD     		pop	{r3, pc}
 106              	.L4:
ARM GAS  /tmp/cc1G6o0d.s 			page 4


  60:Core/Src/fdcan.c ****   }
 107              		.loc 1 60 5 is_stmt 1 view .LVU41
 108 0038 FFF7FEFF 		bl	Error_Handler
 109              	.LVL1:
 110              		.loc 1 66 1 is_stmt 0 view .LVU42
 111 003c FBE7     		b	.L1
 112              	.L6:
 113 003e 00BF     		.align	2
 114              	.L5:
 115 0040 00000000 		.word	.LANCHOR0
 116 0044 00680040 		.word	1073768448
 117              		.cfi_endproc
 118              	.LFE1438:
 120              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 121              		.align	1
 122              		.global	HAL_FDCAN_MspInit
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	HAL_FDCAN_MspInit:
 128              	.LVL2:
 129              	.LFB1439:
  67:Core/Src/fdcan.c **** 
  68:Core/Src/fdcan.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
  69:Core/Src/fdcan.c **** {
 130              		.loc 1 69 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 112
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		.loc 1 69 1 is_stmt 0 view .LVU44
 135 0000 10B5     		push	{r4, lr}
 136              	.LCFI1:
 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 4, -8
 139              		.cfi_offset 14, -4
 140 0002 9CB0     		sub	sp, sp, #112
 141              	.LCFI2:
 142              		.cfi_def_cfa_offset 120
 143 0004 0446     		mov	r4, r0
  70:Core/Src/fdcan.c **** 
  71:Core/Src/fdcan.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 144              		.loc 1 71 3 is_stmt 1 view .LVU45
 145              		.loc 1 71 20 is_stmt 0 view .LVU46
 146 0006 0021     		movs	r1, #0
 147 0008 1791     		str	r1, [sp, #92]
 148 000a 1891     		str	r1, [sp, #96]
 149 000c 1991     		str	r1, [sp, #100]
 150 000e 1A91     		str	r1, [sp, #104]
 151 0010 1B91     		str	r1, [sp, #108]
  72:Core/Src/fdcan.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 152              		.loc 1 72 3 is_stmt 1 view .LVU47
 153              		.loc 1 72 28 is_stmt 0 view .LVU48
 154 0012 5422     		movs	r2, #84
 155 0014 02A8     		add	r0, sp, #8
 156              	.LVL3:
 157              		.loc 1 72 28 view .LVU49
 158 0016 FFF7FEFF 		bl	memset
ARM GAS  /tmp/cc1G6o0d.s 			page 5


 159              	.LVL4:
  73:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN2)
 160              		.loc 1 73 3 is_stmt 1 view .LVU50
 161              		.loc 1 73 17 is_stmt 0 view .LVU51
 162 001a 2268     		ldr	r2, [r4]
 163              		.loc 1 73 5 view .LVU52
 164 001c 194B     		ldr	r3, .L13
 165 001e 9A42     		cmp	r2, r3
 166 0020 01D0     		beq	.L11
 167              	.L7:
  74:Core/Src/fdcan.c ****   {
  75:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_MspInit 0 */
  76:Core/Src/fdcan.c **** 
  77:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_MspInit 0 */
  78:Core/Src/fdcan.c **** 
  79:Core/Src/fdcan.c ****   /** Initializes the peripherals clocks
  80:Core/Src/fdcan.c ****   */
  81:Core/Src/fdcan.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
  82:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
  83:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  84:Core/Src/fdcan.c ****     {
  85:Core/Src/fdcan.c ****       Error_Handler();
  86:Core/Src/fdcan.c ****     }
  87:Core/Src/fdcan.c **** 
  88:Core/Src/fdcan.c ****     /* FDCAN2 clock enable */
  89:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
  90:Core/Src/fdcan.c **** 
  91:Core/Src/fdcan.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  92:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
  93:Core/Src/fdcan.c ****     PB12     ------> FDCAN2_RX
  94:Core/Src/fdcan.c ****     PB13     ------> FDCAN2_TX
  95:Core/Src/fdcan.c ****     */
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 100:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 101:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 102:Core/Src/fdcan.c **** 
 103:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_MspInit 1 */
 104:Core/Src/fdcan.c **** 
 105:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_MspInit 1 */
 106:Core/Src/fdcan.c ****   }
 107:Core/Src/fdcan.c **** }
 168              		.loc 1 107 1 view .LVU53
 169 0022 1CB0     		add	sp, sp, #112
 170              	.LCFI3:
 171              		.cfi_remember_state
 172              		.cfi_def_cfa_offset 8
 173              		@ sp needed
 174 0024 10BD     		pop	{r4, pc}
 175              	.LVL5:
 176              	.L11:
 177              	.LCFI4:
 178              		.cfi_restore_state
  81:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 179              		.loc 1 81 5 is_stmt 1 view .LVU54
ARM GAS  /tmp/cc1G6o0d.s 			page 6


  81:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 180              		.loc 1 81 40 is_stmt 0 view .LVU55
 181 0026 4FF48053 		mov	r3, #4096
 182 002a 0293     		str	r3, [sp, #8]
  82:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 183              		.loc 1 82 5 is_stmt 1 view .LVU56
  82:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 184              		.loc 1 82 39 is_stmt 0 view .LVU57
 185 002c 4FF00073 		mov	r3, #33554432
 186 0030 1093     		str	r3, [sp, #64]
  83:Core/Src/fdcan.c ****     {
 187              		.loc 1 83 5 is_stmt 1 view .LVU58
  83:Core/Src/fdcan.c ****     {
 188              		.loc 1 83 9 is_stmt 0 view .LVU59
 189 0032 02A8     		add	r0, sp, #8
 190 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 191              	.LVL6:
  83:Core/Src/fdcan.c ****     {
 192              		.loc 1 83 8 view .LVU60
 193 0038 08BB     		cbnz	r0, .L12
 194              	.L9:
  89:Core/Src/fdcan.c **** 
 195              		.loc 1 89 5 is_stmt 1 view .LVU61
 196              	.LBB2:
  89:Core/Src/fdcan.c **** 
 197              		.loc 1 89 5 view .LVU62
  89:Core/Src/fdcan.c **** 
 198              		.loc 1 89 5 view .LVU63
 199 003a 134B     		ldr	r3, .L13+4
 200 003c 9A6D     		ldr	r2, [r3, #88]
 201 003e 42F00072 		orr	r2, r2, #33554432
 202 0042 9A65     		str	r2, [r3, #88]
  89:Core/Src/fdcan.c **** 
 203              		.loc 1 89 5 view .LVU64
 204 0044 9A6D     		ldr	r2, [r3, #88]
 205 0046 02F00072 		and	r2, r2, #33554432
 206 004a 0092     		str	r2, [sp]
  89:Core/Src/fdcan.c **** 
 207              		.loc 1 89 5 view .LVU65
 208 004c 009A     		ldr	r2, [sp]
 209              	.LBE2:
  89:Core/Src/fdcan.c **** 
 210              		.loc 1 89 5 view .LVU66
  91:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 211              		.loc 1 91 5 view .LVU67
 212              	.LBB3:
  91:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 213              		.loc 1 91 5 view .LVU68
  91:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 214              		.loc 1 91 5 view .LVU69
 215 004e DA6C     		ldr	r2, [r3, #76]
 216 0050 42F00202 		orr	r2, r2, #2
 217 0054 DA64     		str	r2, [r3, #76]
  91:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 218              		.loc 1 91 5 view .LVU70
 219 0056 DB6C     		ldr	r3, [r3, #76]
 220 0058 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/cc1G6o0d.s 			page 7


 221 005c 0193     		str	r3, [sp, #4]
  91:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 222              		.loc 1 91 5 view .LVU71
 223 005e 019B     		ldr	r3, [sp, #4]
 224              	.LBE3:
  91:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 225              		.loc 1 91 5 view .LVU72
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226              		.loc 1 96 5 view .LVU73
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227              		.loc 1 96 25 is_stmt 0 view .LVU74
 228 0060 4FF44053 		mov	r3, #12288
 229 0064 1793     		str	r3, [sp, #92]
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 97 5 is_stmt 1 view .LVU75
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 97 26 is_stmt 0 view .LVU76
 232 0066 0223     		movs	r3, #2
 233 0068 1893     		str	r3, [sp, #96]
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 98 5 is_stmt 1 view .LVU77
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 98 26 is_stmt 0 view .LVU78
 236 006a 0023     		movs	r3, #0
 237 006c 1993     		str	r3, [sp, #100]
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 238              		.loc 1 99 5 is_stmt 1 view .LVU79
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 239              		.loc 1 99 27 is_stmt 0 view .LVU80
 240 006e 1A93     		str	r3, [sp, #104]
 100:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 241              		.loc 1 100 5 is_stmt 1 view .LVU81
 100:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 100 31 is_stmt 0 view .LVU82
 243 0070 0923     		movs	r3, #9
 244 0072 1B93     		str	r3, [sp, #108]
 101:Core/Src/fdcan.c **** 
 245              		.loc 1 101 5 is_stmt 1 view .LVU83
 246 0074 17A9     		add	r1, sp, #92
 247 0076 0548     		ldr	r0, .L13+8
 248 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 249              	.LVL7:
 250              		.loc 1 107 1 is_stmt 0 view .LVU84
 251 007c D1E7     		b	.L7
 252              	.L12:
  85:Core/Src/fdcan.c ****     }
 253              		.loc 1 85 7 is_stmt 1 view .LVU85
 254 007e FFF7FEFF 		bl	Error_Handler
 255              	.LVL8:
 256 0082 DAE7     		b	.L9
 257              	.L14:
 258              		.align	2
 259              	.L13:
 260 0084 00680040 		.word	1073768448
 261 0088 00100240 		.word	1073876992
 262 008c 00040048 		.word	1207960576
 263              		.cfi_endproc
ARM GAS  /tmp/cc1G6o0d.s 			page 8


 264              	.LFE1439:
 266              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_FDCAN_MspDeInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	HAL_FDCAN_MspDeInit:
 274              	.LVL9:
 275              	.LFB1440:
 108:Core/Src/fdcan.c **** 
 109:Core/Src/fdcan.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* fdcanHandle)
 110:Core/Src/fdcan.c **** {
 276              		.loc 1 110 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 110 1 is_stmt 0 view .LVU87
 281 0000 08B5     		push	{r3, lr}
 282              	.LCFI5:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 111:Core/Src/fdcan.c **** 
 112:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN2)
 286              		.loc 1 112 3 is_stmt 1 view .LVU88
 287              		.loc 1 112 17 is_stmt 0 view .LVU89
 288 0002 0268     		ldr	r2, [r0]
 289              		.loc 1 112 5 view .LVU90
 290 0004 074B     		ldr	r3, .L19
 291 0006 9A42     		cmp	r2, r3
 292 0008 00D0     		beq	.L18
 293              	.LVL10:
 294              	.L15:
 113:Core/Src/fdcan.c ****   {
 114:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 0 */
 115:Core/Src/fdcan.c **** 
 116:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_MspDeInit 0 */
 117:Core/Src/fdcan.c ****     /* Peripheral clock disable */
 118:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 119:Core/Src/fdcan.c **** 
 120:Core/Src/fdcan.c ****     /**FDCAN2 GPIO Configuration
 121:Core/Src/fdcan.c ****     PB12     ------> FDCAN2_RX
 122:Core/Src/fdcan.c ****     PB13     ------> FDCAN2_TX
 123:Core/Src/fdcan.c ****     */
 124:Core/Src/fdcan.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 125:Core/Src/fdcan.c **** 
 126:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 1 */
 127:Core/Src/fdcan.c **** 
 128:Core/Src/fdcan.c ****   /* USER CODE END FDCAN2_MspDeInit 1 */
 129:Core/Src/fdcan.c ****   }
 130:Core/Src/fdcan.c **** }
 295              		.loc 1 130 1 view .LVU91
 296 000a 08BD     		pop	{r3, pc}
 297              	.LVL11:
 298              	.L18:
 118:Core/Src/fdcan.c **** 
ARM GAS  /tmp/cc1G6o0d.s 			page 9


 299              		.loc 1 118 5 is_stmt 1 view .LVU92
 300 000c 064A     		ldr	r2, .L19+4
 301 000e 936D     		ldr	r3, [r2, #88]
 302 0010 23F00073 		bic	r3, r3, #33554432
 303 0014 9365     		str	r3, [r2, #88]
 124:Core/Src/fdcan.c **** 
 304              		.loc 1 124 5 view .LVU93
 305 0016 4FF44051 		mov	r1, #12288
 306 001a 0448     		ldr	r0, .L19+8
 307              	.LVL12:
 124:Core/Src/fdcan.c **** 
 308              		.loc 1 124 5 is_stmt 0 view .LVU94
 309 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 310              	.LVL13:
 311              		.loc 1 130 1 view .LVU95
 312 0020 F3E7     		b	.L15
 313              	.L20:
 314 0022 00BF     		.align	2
 315              	.L19:
 316 0024 00680040 		.word	1073768448
 317 0028 00100240 		.word	1073876992
 318 002c 00040048 		.word	1207960576
 319              		.cfi_endproc
 320              	.LFE1440:
 322              		.global	hfdcan2
 323              		.section	.bss.hfdcan2,"aw",%nobits
 324              		.align	2
 325              		.set	.LANCHOR0,. + 0
 328              	hfdcan2:
 329 0000 00000000 		.space	100
 329      00000000 
 329      00000000 
 329      00000000 
 329      00000000 
 330              		.text
 331              	.Letext0:
 332              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 333              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 334              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 335              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 336              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 337              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 338              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 339              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 340              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 341              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 342              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 343              		.file 13 "Core/Inc/main.h"
 344              		.file 14 "Core/Inc/fdcan.h"
 345              		.file 15 "<built-in>"
ARM GAS  /tmp/cc1G6o0d.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fdcan.c
     /tmp/cc1G6o0d.s:20     .text.MX_FDCAN2_Init:0000000000000000 $t
     /tmp/cc1G6o0d.s:26     .text.MX_FDCAN2_Init:0000000000000000 MX_FDCAN2_Init
     /tmp/cc1G6o0d.s:115    .text.MX_FDCAN2_Init:0000000000000040 $d
     /tmp/cc1G6o0d.s:121    .text.HAL_FDCAN_MspInit:0000000000000000 $t
     /tmp/cc1G6o0d.s:127    .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
     /tmp/cc1G6o0d.s:260    .text.HAL_FDCAN_MspInit:0000000000000084 $d
     /tmp/cc1G6o0d.s:267    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
     /tmp/cc1G6o0d.s:273    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
     /tmp/cc1G6o0d.s:316    .text.HAL_FDCAN_MspDeInit:0000000000000024 $d
     /tmp/cc1G6o0d.s:328    .bss.hfdcan2:0000000000000000 hfdcan2
     /tmp/cc1G6o0d.s:324    .bss.hfdcan2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_FDCAN_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
