{"version":3,"sources":["../../src/cpu/ret.ts"],"names":["ret","opCode","InstructionDefinition","loadRegister","readMemoryWord","storeInRegister","incrementRegister","internalDelay"],"mappings":";;;;;;;AAAA;;AAEO,IAAMA,GAAG,GAAG,SAANA,GAAM,CAACC,MAAD;AAAA,SACjB,IAAIC,mCAAJ,CAA0BD,MAA1B,EAAkC,KAAlC,EACGE,YADH,CACgB,IADhB,EAEGC,cAFH,GAGGC,eAHH,CAGmB,IAHnB,EAIGC,iBAJH,CAIqB,IAJrB,EAKGA,iBALH,CAKqB,IALrB,EAMGC,aANH,EADiB;AAAA,CAAZ","sourcesContent":["import { Instruction, InstructionDefinition, OpCode } from \"./instructions\";\n\nexport const ret = (opCode: OpCode): Instruction =>\n  new InstructionDefinition(opCode, \"RET\")\n    .loadRegister(\"sp\")\n    .readMemoryWord()\n    .storeInRegister(\"pc\")\n    .incrementRegister(\"sp\")\n    .incrementRegister(\"sp\")\n    .internalDelay();\n"],"file":"ret.js"}