Classic Timing Analyzer report for reset_circuit
Fri Mar 21 19:33:40 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+----------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.202 ns                         ; Reset          ; counter[31] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.703 ns                         ; Enable_PD~reg0 ; Enable_PD   ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.489 ns                         ; Reset          ; counter[6]  ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 144.65 MHz ( period = 6.913 ns ) ; counter[18]    ; counter[31] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 144.65 MHz ( period = 6.913 ns )                    ; counter[18] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; counter[18] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.628 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; counter[18] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 149.25 MHz ( period = 6.700 ns )                    ; counter[18] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 150.85 MHz ( period = 6.629 ns )                    ; counter[18] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 6.415 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; counter[13] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.354 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; counter[5]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.345 ns                ;
; N/A                                     ; 152.49 MHz ( period = 6.558 ns )                    ; counter[18] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 153.00 MHz ( period = 6.536 ns )                    ; counter[8]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; counter[10] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 153.78 MHz ( period = 6.503 ns )                    ; counter[13] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.283 ns                ;
; N/A                                     ; 153.92 MHz ( period = 6.497 ns )                    ; counter[16] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.283 ns                ;
; N/A                                     ; 153.99 MHz ( period = 6.494 ns )                    ; counter[5]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; counter[18] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; counter[8]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; counter[3]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 155.09 MHz ( period = 6.448 ns )                    ; counter[6]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; counter[10] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; counter[13] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; counter[16] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 155.69 MHz ( period = 6.423 ns )                    ; counter[5]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 155.86 MHz ( period = 6.416 ns )                    ; counter[18] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; counter[4]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 156.40 MHz ( period = 6.394 ns )                    ; counter[8]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; counter[3]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 156.81 MHz ( period = 6.377 ns )                    ; counter[6]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.157 ns                ;
; N/A                                     ; 157.16 MHz ( period = 6.363 ns )                    ; counter[10] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; counter[13] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 157.36 MHz ( period = 6.355 ns )                    ; counter[16] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; counter[5]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.132 ns                ;
; N/A                                     ; 157.48 MHz ( period = 6.350 ns )                    ; counter[27] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.136 ns                ;
; N/A                                     ; 157.60 MHz ( period = 6.345 ns )                    ; counter[7]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 157.70 MHz ( period = 6.341 ns )                    ; counter[11] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; counter[4]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.114 ns                ;
; N/A                                     ; 158.15 MHz ( period = 6.323 ns )                    ; counter[8]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.103 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; counter[17] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.105 ns                ;
; N/A                                     ; 158.28 MHz ( period = 6.318 ns )                    ; counter[12] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.098 ns                ;
; N/A                                     ; 158.43 MHz ( period = 6.312 ns )                    ; counter[3]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; counter[30] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; counter[6]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 158.93 MHz ( period = 6.292 ns )                    ; counter[10] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.98 MHz ( period = 6.290 ns )                    ; counter[13] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 159.13 MHz ( period = 6.284 ns )                    ; counter[16] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 159.21 MHz ( period = 6.281 ns )                    ; counter[5]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 6.061 ns                ;
; N/A                                     ; 159.26 MHz ( period = 6.279 ns )                    ; counter[27] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 159.29 MHz ( period = 6.278 ns )                    ; counter[9]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.058 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; counter[7]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 159.49 MHz ( period = 6.270 ns )                    ; counter[11] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.050 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; counter[4]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 159.82 MHz ( period = 6.257 ns )                    ; counter[18] ; counter[23] ; Clk        ; Clk      ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 159.92 MHz ( period = 6.253 ns )                    ; counter[19] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.039 ns                ;
; N/A                                     ; 159.95 MHz ( period = 6.252 ns )                    ; counter[8]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.05 MHz ( period = 6.248 ns )                    ; counter[17] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.034 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; counter[12] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.027 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; counter[3]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; counter[30] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 160.38 MHz ( period = 6.235 ns )                    ; counter[6]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; counter[14] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 160.75 MHz ( period = 6.221 ns )                    ; counter[10] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; counter[13] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.999 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; counter[16] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.999 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; counter[5]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.990 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; counter[27] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.994 ns                ;
; N/A                                     ; 161.11 MHz ( period = 6.207 ns )                    ; counter[9]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; counter[7]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; counter[11] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; counter[15] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.973 ns                ;
; N/A                                     ; 161.50 MHz ( period = 6.192 ns )                    ; counter[4]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.972 ns                ;
; N/A                                     ; 161.60 MHz ( period = 6.188 ns )                    ; counter[29] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 161.66 MHz ( period = 6.186 ns )                    ; counter[18] ; counter[22] ; Clk        ; Clk      ; None                        ; None                      ; 5.972 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; counter[19] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 161.79 MHz ( period = 6.181 ns )                    ; counter[8]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.961 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; counter[17] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; counter[22] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; counter[12] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; counter[3]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; counter[30] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; counter[6]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; counter[14] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; counter[10] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; counter[25] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.935 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; counter[28] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; counter[13] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; counter[16] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 162.89 MHz ( period = 6.139 ns )                    ; counter[5]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; counter[27] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; counter[9]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 163.08 MHz ( period = 6.132 ns )                    ; counter[7]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.912 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; counter[11] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 163.35 MHz ( period = 6.122 ns )                    ; counter[15] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; counter[4]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; counter[29] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 163.53 MHz ( period = 6.115 ns )                    ; counter[18] ; counter[21] ; Clk        ; Clk      ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 163.64 MHz ( period = 6.111 ns )                    ; counter[19] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.897 ns                ;
; N/A                                     ; 163.67 MHz ( period = 6.110 ns )                    ; counter[8]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 163.69 MHz ( period = 6.109 ns )                    ; counter[23] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.77 MHz ( period = 6.106 ns )                    ; counter[17] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 163.80 MHz ( period = 6.105 ns )                    ; counter[22] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 163.80 MHz ( period = 6.105 ns )                    ; counter[12] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.885 ns                ;
; N/A                                     ; 163.96 MHz ( period = 6.099 ns )                    ; counter[3]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.879 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; counter[30] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; counter[6]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 164.28 MHz ( period = 6.087 ns )                    ; counter[14] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.867 ns                ;
; N/A                                     ; 164.50 MHz ( period = 6.079 ns )                    ; counter[10] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.859 ns                ;
; N/A                                     ; 164.53 MHz ( period = 6.078 ns )                    ; counter[25] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; counter[28] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; counter[13] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; counter[24] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; counter[16] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 164.80 MHz ( period = 6.068 ns )                    ; counter[5]  ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.848 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; counter[27] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; counter[9]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; counter[7]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; counter[11] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.837 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; counter[2]  ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.842 ns                ;
; N/A                                     ; 165.26 MHz ( period = 6.051 ns )                    ; counter[15] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.831 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; counter[4]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; counter[29] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; counter[18] ; counter[20] ; Clk        ; Clk      ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; counter[19] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.826 ns                ;
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; counter[8]  ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; counter[23] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; counter[17] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; counter[12] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.814 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; counter[22] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.820 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; counter[3]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.808 ns                ;
; N/A                                     ; 166.00 MHz ( period = 6.024 ns )                    ; counter[30] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.810 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; counter[6]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; counter[14] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; counter[10] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 166.47 MHz ( period = 6.007 ns )                    ; counter[25] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.793 ns                ;
; N/A                                     ; 166.50 MHz ( period = 6.006 ns )                    ; counter[28] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 166.56 MHz ( period = 6.004 ns )                    ; counter[24] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.790 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; counter[16] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.786 ns                ;
; N/A                                     ; 166.81 MHz ( period = 5.995 ns )                    ; counter[27] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.781 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; counter[9]  ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 166.94 MHz ( period = 5.990 ns )                    ; counter[7]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; counter[11] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; counter[2]  ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.771 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; counter[15] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; counter[4]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.759 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; counter[29] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; counter[18] ; counter[19] ; Clk        ; Clk      ; None                        ; None                      ; 5.759 ns                ;
; N/A                                     ; 167.53 MHz ( period = 5.969 ns )                    ; counter[19] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.755 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; counter[23] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 167.67 MHz ( period = 5.964 ns )                    ; counter[17] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; counter[22] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.749 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; counter[12] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; counter[3]  ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; counter[30] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; counter[6]  ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.731 ns                ;
; N/A                                     ; 168.21 MHz ( period = 5.945 ns )                    ; counter[14] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.725 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; counter[25] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; counter[28] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; counter[24] ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; counter[27] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.710 ns                ;
; N/A                                     ; 168.83 MHz ( period = 5.923 ns )                    ; counter[9]  ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 168.95 MHz ( period = 5.919 ns )                    ; counter[7]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 168.98 MHz ( period = 5.918 ns )                    ; counter[13] ; counter[23] ; Clk        ; Clk      ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; counter[11] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 169.09 MHz ( period = 5.914 ns )                    ; counter[2]  ; counter[29] ; Clk        ; Clk      ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; counter[15] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; counter[5]  ; counter[23] ; Clk        ; Clk      ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; counter[4]  ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.688 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; counter[21] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; counter[29] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; counter[18] ; counter[18] ; Clk        ; Clk      ; None                        ; None                      ; 5.688 ns                ;
; N/A                                     ; 169.55 MHz ( period = 5.898 ns )                    ; counter[19] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.684 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; counter[23] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; counter[17] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; counter[22] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.678 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; counter[12] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; counter[30] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 170.07 MHz ( period = 5.880 ns )                    ; counter[8]  ; counter[23] ; Clk        ; Clk      ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 170.24 MHz ( period = 5.874 ns )                    ; counter[14] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; counter[25] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 170.53 MHz ( period = 5.864 ns )                    ; counter[28] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 170.59 MHz ( period = 5.862 ns )                    ; counter[24] ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.648 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; counter[27] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.639 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; counter[9]  ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; counter[10] ; counter[23] ; Clk        ; Clk      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; counter[7]  ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; counter[13] ; counter[22] ; Clk        ; Clk      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 171.12 MHz ( period = 5.844 ns )                    ; counter[11] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.624 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; counter[2]  ; counter[28] ; Clk        ; Clk      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; counter[16] ; counter[23] ; Clk        ; Clk      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; counter[15] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; counter[5]  ; counter[22] ; Clk        ; Clk      ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; counter[21] ; counter[30] ; Clk        ; Clk      ; None                        ; None                      ; 5.620 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; counter[29] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; counter[18] ; counter[17] ; Clk        ; Clk      ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; counter[19] ; counter[25] ; Clk        ; Clk      ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; counter[23] ; counter[27] ; Clk        ; Clk      ; None                        ; None                      ; 5.611 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; counter[17] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.608 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; counter[12] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.601 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; counter[22] ; counter[26] ; Clk        ; Clk      ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; counter[26] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.597 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; counter[30] ; counter[24] ; Clk        ; Clk      ; None                        ; None                      ; 5.597 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; counter[8]  ; counter[22] ; Clk        ; Clk      ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; counter[20] ; counter[31] ; Clk        ; Clk      ; None                        ; None                      ; 5.594 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;             ;             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To             ; To Clock ;
+-------+--------------+------------+-------+----------------+----------+
; N/A   ; None         ; 4.202 ns   ; Reset ; counter[31]    ; Clk      ;
; N/A   ; None         ; 4.131 ns   ; Reset ; counter[30]    ; Clk      ;
; N/A   ; None         ; 4.060 ns   ; Reset ; counter[29]    ; Clk      ;
; N/A   ; None         ; 3.989 ns   ; Reset ; counter[28]    ; Clk      ;
; N/A   ; None         ; 3.918 ns   ; Reset ; counter[27]    ; Clk      ;
; N/A   ; None         ; 3.847 ns   ; Reset ; counter[26]    ; Clk      ;
; N/A   ; None         ; 3.776 ns   ; Reset ; counter[25]    ; Clk      ;
; N/A   ; None         ; 3.705 ns   ; Reset ; counter[24]    ; Clk      ;
; N/A   ; None         ; 3.546 ns   ; Reset ; counter[23]    ; Clk      ;
; N/A   ; None         ; 3.475 ns   ; Reset ; counter[22]    ; Clk      ;
; N/A   ; None         ; 3.404 ns   ; Reset ; counter[21]    ; Clk      ;
; N/A   ; None         ; 3.333 ns   ; Reset ; counter[20]    ; Clk      ;
; N/A   ; None         ; 3.262 ns   ; Reset ; counter[19]    ; Clk      ;
; N/A   ; None         ; 3.191 ns   ; Reset ; counter[18]    ; Clk      ;
; N/A   ; None         ; 3.120 ns   ; Reset ; counter[17]    ; Clk      ;
; N/A   ; None         ; 3.049 ns   ; Reset ; counter[16]    ; Clk      ;
; N/A   ; None         ; 2.983 ns   ; Reset ; counter[2]     ; Clk      ;
; N/A   ; None         ; 2.897 ns   ; Reset ; counter[15]    ; Clk      ;
; N/A   ; None         ; 2.826 ns   ; Reset ; counter[14]    ; Clk      ;
; N/A   ; None         ; 2.755 ns   ; Reset ; counter[13]    ; Clk      ;
; N/A   ; None         ; 2.684 ns   ; Reset ; counter[12]    ; Clk      ;
; N/A   ; None         ; 2.656 ns   ; Reset ; counter[0]     ; Clk      ;
; N/A   ; None         ; 2.613 ns   ; Reset ; counter[11]    ; Clk      ;
; N/A   ; None         ; 2.542 ns   ; Reset ; counter[10]    ; Clk      ;
; N/A   ; None         ; 2.471 ns   ; Reset ; counter[9]     ; Clk      ;
; N/A   ; None         ; 2.400 ns   ; Reset ; counter[8]     ; Clk      ;
; N/A   ; None         ; 2.241 ns   ; Reset ; counter[7]     ; Clk      ;
; N/A   ; None         ; 2.170 ns   ; Reset ; counter[6]     ; Clk      ;
; N/A   ; None         ; 2.099 ns   ; Reset ; counter[5]     ; Clk      ;
; N/A   ; None         ; 2.028 ns   ; Reset ; counter[4]     ; Clk      ;
; N/A   ; None         ; 1.957 ns   ; Reset ; counter[3]     ; Clk      ;
; N/A   ; None         ; 1.815 ns   ; Reset ; counter[1]     ; Clk      ;
; N/A   ; None         ; 0.187 ns   ; Reset ; Enable_PD~reg0 ; Clk      ;
; N/A   ; None         ; -0.213 ns  ; Reset ; Clr_PC~reg0    ; Clk      ;
+-------+--------------+------------+-------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 6.703 ns   ; Enable_PD~reg0 ; Enable_PD ; Clk        ;
; N/A   ; None         ; 6.688 ns   ; Clr_PC~reg0    ; Clr_PC    ; Clk        ;
+-------+--------------+------------+----------------+-----------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To             ; To Clock ;
+---------------+-------------+-----------+-------+----------------+----------+
; N/A           ; None        ; 0.489 ns  ; Reset ; counter[6]     ; Clk      ;
; N/A           ; None        ; 0.484 ns  ; Reset ; counter[12]    ; Clk      ;
; N/A           ; None        ; 0.483 ns  ; Reset ; counter[10]    ; Clk      ;
; N/A           ; None        ; 0.459 ns  ; Reset ; counter[3]     ; Clk      ;
; N/A           ; None        ; 0.458 ns  ; Reset ; counter[5]     ; Clk      ;
; N/A           ; None        ; 0.456 ns  ; Reset ; counter[7]     ; Clk      ;
; N/A           ; None        ; 0.452 ns  ; Reset ; counter[11]    ; Clk      ;
; N/A           ; None        ; 0.451 ns  ; Reset ; counter[9]     ; Clk      ;
; N/A           ; None        ; 0.443 ns  ; Reset ; Clr_PC~reg0    ; Clk      ;
; N/A           ; None        ; 0.249 ns  ; Reset ; counter[4]     ; Clk      ;
; N/A           ; None        ; 0.240 ns  ; Reset ; counter[8]     ; Clk      ;
; N/A           ; None        ; 0.240 ns  ; Reset ; counter[14]    ; Clk      ;
; N/A           ; None        ; 0.218 ns  ; Reset ; counter[1]     ; Clk      ;
; N/A           ; None        ; 0.212 ns  ; Reset ; counter[13]    ; Clk      ;
; N/A           ; None        ; 0.211 ns  ; Reset ; counter[15]    ; Clk      ;
; N/A           ; None        ; 0.144 ns  ; Reset ; counter[24]    ; Clk      ;
; N/A           ; None        ; 0.140 ns  ; Reset ; counter[18]    ; Clk      ;
; N/A           ; None        ; 0.138 ns  ; Reset ; counter[20]    ; Clk      ;
; N/A           ; None        ; 0.118 ns  ; Reset ; counter[29]    ; Clk      ;
; N/A           ; None        ; 0.116 ns  ; Reset ; counter[27]    ; Clk      ;
; N/A           ; None        ; 0.115 ns  ; Reset ; counter[31]    ; Clk      ;
; N/A           ; None        ; 0.114 ns  ; Reset ; counter[25]    ; Clk      ;
; N/A           ; None        ; 0.110 ns  ; Reset ; counter[23]    ; Clk      ;
; N/A           ; None        ; 0.109 ns  ; Reset ; counter[17]    ; Clk      ;
; N/A           ; None        ; 0.043 ns  ; Reset ; Enable_PD~reg0 ; Clk      ;
; N/A           ; None        ; -0.024 ns ; Reset ; counter[30]    ; Clk      ;
; N/A           ; None        ; -0.024 ns ; Reset ; counter[28]    ; Clk      ;
; N/A           ; None        ; -0.024 ns ; Reset ; counter[22]    ; Clk      ;
; N/A           ; None        ; -0.025 ns ; Reset ; counter[16]    ; Clk      ;
; N/A           ; None        ; -0.028 ns ; Reset ; counter[26]    ; Clk      ;
; N/A           ; None        ; -0.056 ns ; Reset ; counter[19]    ; Clk      ;
; N/A           ; None        ; -0.056 ns ; Reset ; counter[21]    ; Clk      ;
; N/A           ; None        ; -0.848 ns ; Reset ; counter[2]     ; Clk      ;
; N/A           ; None        ; -1.948 ns ; Reset ; counter[0]     ; Clk      ;
+---------------+-------------+-----------+-------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Mar 21 19:33:40 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" has Internal fmax of 144.65 MHz between source register "counter[18]" and destination register "counter[31]" (period= 6.913 ns)
    Info: + Longest register to register delay is 6.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y30_N5; Fanout = 3; REG Node = 'counter[18]'
        Info: 2: + IC(1.234 ns) + CELL(0.275 ns) = 1.509 ns; Loc. = LCCOMB_X29_Y30_N26; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 3: + IC(0.250 ns) + CELL(0.393 ns) = 2.152 ns; Loc. = LCCOMB_X29_Y30_N4; Fanout = 1; COMB Node = 'LessThan0~4'
        Info: 4: + IC(0.251 ns) + CELL(0.271 ns) = 2.674 ns; Loc. = LCCOMB_X29_Y30_N10; Fanout = 4; COMB Node = 'LessThan0~9'
        Info: 5: + IC(0.736 ns) + CELL(0.414 ns) = 3.824 ns; Loc. = LCCOMB_X30_Y31_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.895 ns; Loc. = LCCOMB_X30_Y31_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.966 ns; Loc. = LCCOMB_X30_Y31_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.037 ns; Loc. = LCCOMB_X30_Y31_N6; Fanout = 2; COMB Node = 'Add0~7'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.108 ns; Loc. = LCCOMB_X30_Y31_N8; Fanout = 2; COMB Node = 'Add0~9'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.179 ns; Loc. = LCCOMB_X30_Y31_N10; Fanout = 2; COMB Node = 'Add0~11'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.250 ns; Loc. = LCCOMB_X30_Y31_N12; Fanout = 2; COMB Node = 'Add0~13'
        Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 4.409 ns; Loc. = LCCOMB_X30_Y31_N14; Fanout = 2; COMB Node = 'Add0~15'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.480 ns; Loc. = LCCOMB_X30_Y31_N16; Fanout = 2; COMB Node = 'Add0~17'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.551 ns; Loc. = LCCOMB_X30_Y31_N18; Fanout = 2; COMB Node = 'Add0~19'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.622 ns; Loc. = LCCOMB_X30_Y31_N20; Fanout = 2; COMB Node = 'Add0~21'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.693 ns; Loc. = LCCOMB_X30_Y31_N22; Fanout = 2; COMB Node = 'Add0~23'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.764 ns; Loc. = LCCOMB_X30_Y31_N24; Fanout = 2; COMB Node = 'Add0~25'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.835 ns; Loc. = LCCOMB_X30_Y31_N26; Fanout = 2; COMB Node = 'Add0~27'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.906 ns; Loc. = LCCOMB_X30_Y31_N28; Fanout = 2; COMB Node = 'Add0~29'
        Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 5.052 ns; Loc. = LCCOMB_X30_Y31_N30; Fanout = 2; COMB Node = 'Add0~31'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.123 ns; Loc. = LCCOMB_X30_Y30_N0; Fanout = 2; COMB Node = 'Add0~33'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.194 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 2; COMB Node = 'Add0~35'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.265 ns; Loc. = LCCOMB_X30_Y30_N4; Fanout = 2; COMB Node = 'Add0~37'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.336 ns; Loc. = LCCOMB_X30_Y30_N6; Fanout = 2; COMB Node = 'Add0~39'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.407 ns; Loc. = LCCOMB_X30_Y30_N8; Fanout = 2; COMB Node = 'Add0~41'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.478 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'Add0~43'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.549 ns; Loc. = LCCOMB_X30_Y30_N12; Fanout = 2; COMB Node = 'Add0~45'
        Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 5.708 ns; Loc. = LCCOMB_X30_Y30_N14; Fanout = 2; COMB Node = 'Add0~47'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.779 ns; Loc. = LCCOMB_X30_Y30_N16; Fanout = 2; COMB Node = 'Add0~49'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.850 ns; Loc. = LCCOMB_X30_Y30_N18; Fanout = 2; COMB Node = 'Add0~51'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.921 ns; Loc. = LCCOMB_X30_Y30_N20; Fanout = 2; COMB Node = 'Add0~53'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.992 ns; Loc. = LCCOMB_X30_Y30_N22; Fanout = 2; COMB Node = 'Add0~55'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.063 ns; Loc. = LCCOMB_X30_Y30_N24; Fanout = 2; COMB Node = 'Add0~57'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.134 ns; Loc. = LCCOMB_X30_Y30_N26; Fanout = 2; COMB Node = 'Add0~59'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.205 ns; Loc. = LCCOMB_X30_Y30_N28; Fanout = 1; COMB Node = 'Add0~61'
        Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 6.615 ns; Loc. = LCCOMB_X30_Y30_N30; Fanout = 1; COMB Node = 'Add0~62'
        Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 6.699 ns; Loc. = LCFF_X30_Y30_N31; Fanout = 2; REG Node = 'counter[31]'
        Info: Total cell delay = 4.228 ns ( 63.11 % )
        Info: Total interconnect delay = 2.471 ns ( 36.89 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X30_Y30_N31; Fanout = 2; REG Node = 'counter[31]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X30_Y30_N5; Fanout = 3; REG Node = 'counter[18]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter[31]" (data pin = "Reset", clock pin = "Clk") is 4.202 ns
    Info: + Longest pin to register delay is 6.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 63; PIN Node = 'Reset'
        Info: 2: + IC(1.467 ns) + CELL(0.275 ns) = 2.721 ns; Loc. = LCCOMB_X29_Y30_N24; Fanout = 2; COMB Node = 'counter~64'
        Info: 3: + IC(0.930 ns) + CELL(0.393 ns) = 4.044 ns; Loc. = LCCOMB_X30_Y31_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.115 ns; Loc. = LCCOMB_X30_Y31_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.186 ns; Loc. = LCCOMB_X30_Y31_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.257 ns; Loc. = LCCOMB_X30_Y31_N6; Fanout = 2; COMB Node = 'Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.328 ns; Loc. = LCCOMB_X30_Y31_N8; Fanout = 2; COMB Node = 'Add0~9'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.399 ns; Loc. = LCCOMB_X30_Y31_N10; Fanout = 2; COMB Node = 'Add0~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.470 ns; Loc. = LCCOMB_X30_Y31_N12; Fanout = 2; COMB Node = 'Add0~13'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 4.629 ns; Loc. = LCCOMB_X30_Y31_N14; Fanout = 2; COMB Node = 'Add0~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.700 ns; Loc. = LCCOMB_X30_Y31_N16; Fanout = 2; COMB Node = 'Add0~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.771 ns; Loc. = LCCOMB_X30_Y31_N18; Fanout = 2; COMB Node = 'Add0~19'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.842 ns; Loc. = LCCOMB_X30_Y31_N20; Fanout = 2; COMB Node = 'Add0~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.913 ns; Loc. = LCCOMB_X30_Y31_N22; Fanout = 2; COMB Node = 'Add0~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.984 ns; Loc. = LCCOMB_X30_Y31_N24; Fanout = 2; COMB Node = 'Add0~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.055 ns; Loc. = LCCOMB_X30_Y31_N26; Fanout = 2; COMB Node = 'Add0~27'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.126 ns; Loc. = LCCOMB_X30_Y31_N28; Fanout = 2; COMB Node = 'Add0~29'
        Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 5.272 ns; Loc. = LCCOMB_X30_Y31_N30; Fanout = 2; COMB Node = 'Add0~31'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.343 ns; Loc. = LCCOMB_X30_Y30_N0; Fanout = 2; COMB Node = 'Add0~33'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.414 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 2; COMB Node = 'Add0~35'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.485 ns; Loc. = LCCOMB_X30_Y30_N4; Fanout = 2; COMB Node = 'Add0~37'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.556 ns; Loc. = LCCOMB_X30_Y30_N6; Fanout = 2; COMB Node = 'Add0~39'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.627 ns; Loc. = LCCOMB_X30_Y30_N8; Fanout = 2; COMB Node = 'Add0~41'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.698 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'Add0~43'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.769 ns; Loc. = LCCOMB_X30_Y30_N12; Fanout = 2; COMB Node = 'Add0~45'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 5.928 ns; Loc. = LCCOMB_X30_Y30_N14; Fanout = 2; COMB Node = 'Add0~47'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.999 ns; Loc. = LCCOMB_X30_Y30_N16; Fanout = 2; COMB Node = 'Add0~49'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.070 ns; Loc. = LCCOMB_X30_Y30_N18; Fanout = 2; COMB Node = 'Add0~51'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.141 ns; Loc. = LCCOMB_X30_Y30_N20; Fanout = 2; COMB Node = 'Add0~53'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.212 ns; Loc. = LCCOMB_X30_Y30_N22; Fanout = 2; COMB Node = 'Add0~55'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.283 ns; Loc. = LCCOMB_X30_Y30_N24; Fanout = 2; COMB Node = 'Add0~57'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.354 ns; Loc. = LCCOMB_X30_Y30_N26; Fanout = 2; COMB Node = 'Add0~59'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.425 ns; Loc. = LCCOMB_X30_Y30_N28; Fanout = 1; COMB Node = 'Add0~61'
        Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 6.835 ns; Loc. = LCCOMB_X30_Y30_N30; Fanout = 1; COMB Node = 'Add0~62'
        Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 6.919 ns; Loc. = LCFF_X30_Y30_N31; Fanout = 2; REG Node = 'counter[31]'
        Info: Total cell delay = 4.522 ns ( 65.36 % )
        Info: Total interconnect delay = 2.397 ns ( 34.64 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X30_Y30_N31; Fanout = 2; REG Node = 'counter[31]'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
Info: tco from clock "Clk" to destination pin "Enable_PD" through register "Enable_PD~reg0" is 6.703 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X29_Y30_N9; Fanout = 1; REG Node = 'Enable_PD~reg0'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y30_N9; Fanout = 1; REG Node = 'Enable_PD~reg0'
        Info: 2: + IC(0.954 ns) + CELL(2.818 ns) = 3.772 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'Enable_PD'
        Info: Total cell delay = 2.818 ns ( 74.71 % )
        Info: Total interconnect delay = 0.954 ns ( 25.29 % )
Info: th for register "counter[6]" (data pin = "Reset", clock pin = "Clk") is 0.489 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y31_N13; Fanout = 3; REG Node = 'counter[6]'
        Info: Total cell delay = 1.536 ns ( 57.16 % )
        Info: Total interconnect delay = 1.151 ns ( 42.84 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 63; PIN Node = 'Reset'
        Info: 2: + IC(1.013 ns) + CELL(0.388 ns) = 2.380 ns; Loc. = LCCOMB_X30_Y31_N12; Fanout = 1; COMB Node = 'Add0~12'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.464 ns; Loc. = LCFF_X30_Y31_N13; Fanout = 3; REG Node = 'counter[6]'
        Info: Total cell delay = 1.451 ns ( 58.89 % )
        Info: Total interconnect delay = 1.013 ns ( 41.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Fri Mar 21 19:33:40 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


