T_1 F_1 ( T_2 V_1 )\r\n{\r\nT_2 V_2 ;\r\nV_2 = ( V_1 & 0x0FFF ) ;\r\nif ( ( V_1 & F_2 ( 12 ) ) != 0 )\r\nV_2 |= 0xFFFFF000 ;\r\nreturn ( T_1 ) V_2 ;\r\n}\r\nT_2 F_3 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nif ( V_1 > 4095 )\r\nV_1 = 4095 ;\r\nelse if ( V_1 < - 4096 )\r\nV_1 = - 4096 ;\r\nV_2 = V_1 & 0x1FFF ;\r\nreturn V_2 ;\r\n}\r\nT_1 F_4 ( T_2 V_1 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = ( V_1 & 0x0007 ) ;\r\nif ( ( V_1 & F_2 ( 3 ) ) != 0 )\r\nV_2 |= 0xFFFFFFF8 ;\r\nreturn V_2 ;\r\n}\r\nT_2 F_5 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nif ( V_1 > 7 )\r\nV_1 = 7 ;\r\nelse if ( V_1 < - 8 )\r\nV_1 = - 8 ;\r\nV_2 = V_1 & 0x000F ;\r\nreturn V_2 ;\r\n}\r\nT_1 F_6 ( T_2 V_1 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = ( V_1 & 0x000F ) ;\r\nif ( ( V_1 & F_2 ( 4 ) ) != 0 )\r\nV_2 |= 0xFFFFFFF0 ;\r\nreturn V_2 ;\r\n}\r\nT_2 F_7 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nif ( V_1 > 15 )\r\nV_1 = 15 ;\r\nelse if ( V_1 < - 16 )\r\nV_1 = - 16 ;\r\nV_2 = V_1 & 0x001F ;\r\nreturn V_2 ;\r\n}\r\nT_1 F_8 ( T_2 V_1 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = ( V_1 & 0x001F ) ;\r\nif ( ( V_1 & F_2 ( 5 ) ) != 0 )\r\nV_2 |= 0xFFFFFFE0 ;\r\nreturn V_2 ;\r\n}\r\nT_2 F_9 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nif ( V_1 > 31 )\r\nV_1 = 31 ;\r\nelse if ( V_1 < - 32 )\r\nV_1 = - 32 ;\r\nV_2 = V_1 & 0x003F ;\r\nreturn V_2 ;\r\n}\r\nT_1 F_10 ( T_2 V_1 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = V_1 & 0x00FF ;\r\nif ( ( V_1 & F_2 ( 8 ) ) != 0 )\r\nV_2 |= 0xFFFFFF00 ;\r\nreturn V_2 ;\r\n}\r\nT_2 F_11 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nif ( V_1 > 255 )\r\nV_1 = 255 ;\r\nelse if ( V_1 < - 256 )\r\nV_1 = - 256 ;\r\nV_2 = V_1 & 0x01FF ;\r\nreturn V_2 ;\r\n}\r\nT_1 F_12 ( T_1 V_3 )\r\n{\r\nif ( V_3 > 0 )\r\nV_3 += 5 ;\r\nelse\r\nV_3 -= 5 ;\r\nreturn V_3 / 10 ;\r\n}\r\nT_2 F_13 ( T_2 V_4 )\r\n{\r\nT_2 V_5 ;\r\nint V_6 , V_7 , V_8 , V_9 , V_10 ;\r\nint V_11 ;\r\nint V_12 ;\r\nint V_13 ;\r\nV_10 = V_4 / 100000000 ;\r\nV_9 = ( V_4 - V_10 * 100000000 ) / 1000000 ;\r\nV_8 = ( V_4 - V_10 * 100000000 - V_9 * 1000000 ) / 10000 ;\r\nV_7 = ( V_4 - V_10 * 100000000 - V_9 * 1000000 - V_8 * 10000 ) / 100 ;\r\nV_6 = ( V_4 - V_10 * 100000000 - V_9 * 1000000 - V_8 * 10000 - V_7 * 100 ) ;\r\nV_12 = V_10 ;\r\nV_13 = 0 ;\r\nV_11 = 0 ;\r\nwhile ( ( ( V_11 + 1 ) * ( V_13 + 1 ) ) <= V_12 ) {\r\nV_13 ++ ;\r\nV_11 ++ ;\r\n}\r\nV_5 = V_11 * 10000 ;\r\nV_12 = ( V_12 - ( V_11 * V_13 ) ) * 100 + V_9 ;\r\nV_13 = 0 ;\r\nV_11 = 2 * V_11 * 10 ;\r\nwhile ( ( ( V_11 + 1 ) * ( V_13 + 1 ) ) <= V_12 ) {\r\nV_13 ++ ;\r\nV_11 ++ ;\r\n}\r\nV_5 = V_5 + V_13 * 1000 ;\r\nV_12 = ( V_12 - V_11 * V_13 ) * 100 + V_8 ;\r\nV_11 = ( V_11 + V_13 ) * 10 ;\r\nV_13 = 0 ;\r\nwhile ( ( ( V_11 + 1 ) * ( V_13 + 1 ) ) <= V_12 ) {\r\nV_13 ++ ;\r\nV_11 ++ ;\r\n}\r\nV_5 = V_5 + V_13 * 100 ;\r\nV_12 = ( V_12 - V_11 * V_13 ) * 100 + V_7 ;\r\nV_11 = ( V_11 + V_13 ) * 10 ;\r\nV_13 = 0 ;\r\nwhile ( ( ( V_11 + 1 ) * ( V_13 + 1 ) ) <= V_12 ) {\r\nV_13 ++ ;\r\nV_11 ++ ;\r\n}\r\nV_5 = V_5 + V_13 * 10 ;\r\nV_12 = ( V_12 - V_11 * V_13 ) * 100 + V_6 ;\r\nV_11 = ( V_11 + V_13 ) * 10 ;\r\nV_13 = 0 ;\r\nwhile ( ( ( V_11 + 1 ) * ( V_13 + 1 ) ) <= V_12 ) {\r\nV_13 ++ ;\r\nV_11 ++ ;\r\n}\r\nV_5 = V_5 + V_13 ;\r\nreturn V_5 ;\r\n}\r\nvoid F_14 ( T_1 V_14 , T_1 * sin , T_1 * cos )\r\n{\r\nT_1 V_15 , V_16 , V_17 , V_18 ;\r\nunsigned V_19 ;\r\nV_15 = F_15 ( V_20 ) ;\r\nV_16 = 0 ;\r\nV_17 = abs ( V_14 ) ;\r\nV_18 = 0 ;\r\nfor ( V_19 = 0 ; V_19 < 12 ; V_19 ++ ) {\r\nT_1 V_21 ;\r\nif ( V_17 > V_18 ) {\r\nV_21 = V_15 - ( V_16 >> V_19 ) ;\r\nV_16 = ( V_15 >> V_19 ) + V_16 ;\r\nV_15 = V_21 ;\r\nV_18 += V_22 [ V_19 ] ;\r\n} else {\r\nV_21 = V_15 + ( V_16 >> V_19 ) ;\r\nV_16 = - ( V_15 >> V_19 ) + V_16 ;\r\nV_15 = V_21 ;\r\nV_18 -= V_22 [ V_19 ] ;\r\n}\r\n}\r\nif ( V_14 > 0 ) {\r\n* cos = V_15 ;\r\n* sin = V_16 ;\r\n} else {\r\n* cos = V_15 ;\r\n* sin = - V_16 ;\r\n}\r\n}\r\nstatic unsigned char F_16 ( struct V_23 * V_24 , T_3 V_25 , T_2 * V_26 )\r\n{\r\nif ( V_25 < 0x1000 )\r\nV_25 += 0x1000 ;\r\nreturn F_17 ( V_24 , V_25 , V_26 ) ;\r\n}\r\nstatic unsigned char F_18 ( struct V_23 * V_24 , T_3 V_25 , T_2 V_27 )\r\n{\r\nunsigned char V_28 ;\r\nif ( V_25 < 0x1000 )\r\nV_25 += 0x1000 ;\r\nV_28 = F_19 ( V_24 , V_25 , V_27 ) ;\r\nreturn V_28 ;\r\n}\r\nvoid F_20 ( struct V_23 * V_29 )\r\n{\r\nT_2 V_2 ;\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nif ( V_29 -> V_30 == 0x2002 )\r\nV_2 &= 0xFFFF0000 ;\r\nelse\r\nV_2 &= 0x000003FF ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\n}\r\nvoid F_23 ( struct V_23 * V_29 , T_2 V_31 )\r\n{\r\nT_2 V_32 ;\r\nT_2 V_33 ;\r\nT_2 V_34 ;\r\nT_2 V_2 ;\r\nF_24 ( ( L_1 ) ) ;\r\nF_25 ( V_29 ) ;\r\nif ( ( V_35 == V_29 -> V_36 ) ||\r\n( V_37 == V_29 -> V_36 ) ) {\r\nif ( ( V_31 >= 2412 ) && ( V_31 <= 2484 ) ) {\r\nF_24 ( ( L_2 ) ) ;\r\nF_26 ( V_29 , 3 , ( 3 << 24 ) | 0x025586 ) ;\r\n}\r\n} else {\r\n}\r\nF_21 ( V_29 , 0x5C , & V_2 ) ;\r\nV_2 &= ~ ( 0x03FF ) ;\r\nF_22 ( V_29 , 0x5C , V_2 ) ;\r\nF_22 ( V_29 , 0x3C , 0 ) ;\r\nF_22 ( V_29 , 0x54 , 0 ) ;\r\nF_22 ( V_29 , 0x58 , 0x30303030 ) ;\r\nF_21 ( V_29 , V_38 , & V_32 ) ;\r\nV_32 &= ~ F_2 ( 2 ) ;\r\nV_32 |= ( V_39 | V_40 ) ;\r\nF_22 ( V_29 , V_38 , V_32 ) ;\r\nF_21 ( V_29 , V_41 , & V_2 ) ;\r\nV_2 |= V_42 ;\r\nF_22 ( V_29 , V_41 , V_2 ) ;\r\nF_21 ( V_29 , V_43 , & V_33 ) ;\r\nV_33 |= V_44 ;\r\nF_22 ( V_29 , V_43 , V_33 ) ;\r\nF_21 ( V_29 , V_45 , & V_34 ) ;\r\nV_34 |= V_46 ;\r\nF_22 ( V_29 , V_45 , V_34 ) ;\r\nF_21 ( V_29 , V_47 , & V_2 ) ;\r\nV_2 &= ~ V_48 ;\r\nF_22 ( V_29 , V_47 , V_2 ) ;\r\nV_2 |= V_48 ;\r\nF_22 ( V_29 , V_47 , V_2 ) ;\r\n#ifdef F_27\r\nF_21 ( V_29 , V_49 , & V_2 ) ;\r\nF_24 ( ( L_3 , V_2 ) ) ;\r\nF_24 ( ( L_4 ,\r\nF_10 ( V_2 & 0x000001FF ) , V_2 & 0x000001FF ) ) ;\r\nF_24 ( ( L_5 ,\r\nF_10 ( ( V_2 & 0x0003FE00 ) >> 9 ) , ( V_2 & 0x0003FE00 ) >> 9 ) ) ;\r\n#endif\r\nF_21 ( V_29 , V_47 , & V_2 ) ;\r\nV_2 &= ~ V_48 ;\r\nF_22 ( V_29 , V_47 , V_2 ) ;\r\nV_33 &= ~ V_44 ;\r\nF_22 ( V_29 , V_43 , V_33 ) ;\r\nV_34 &= ~ V_46 ;\r\nF_22 ( V_29 , V_45 , V_34 ) ;\r\nV_32 |= F_2 ( 2 ) ;\r\nV_32 &= ~ ( V_39 | V_40 ) ;\r\nF_22 ( V_29 , V_38 , V_32 ) ;\r\n}\r\nvoid F_28 ( struct V_23 * V_29 )\r\n{\r\nT_2 V_32 ;\r\nT_2 V_50 ;\r\nT_2 V_51 ;\r\nT_1 V_52 ;\r\nT_1 V_53 ;\r\nT_2 V_4 ;\r\nT_1 V_54 ;\r\nT_1 V_55 ;\r\nT_1 V_56 = 0 ;\r\nT_2 V_2 ;\r\nint V_57 ;\r\nF_24 ( ( L_6 ) ) ;\r\nF_26 ( V_29 , 1 , ( 1 << 24 ) | 0xEE3FC2 ) ;\r\nF_26 ( V_29 , 11 , ( 11 << 24 ) | 0x1901D6 ) ;\r\nF_26 ( V_29 , 5 , ( 5 << 24 ) | 0x24C48A ) ;\r\nF_26 ( V_29 , 6 , ( 6 << 24 ) | 0x06890C ) ;\r\nF_26 ( V_29 , 0 , ( 0 << 24 ) | 0xFDF1C0 ) ;\r\nF_22 ( V_29 , 0x58 , 0x30303030 ) ;\r\nF_21 ( V_29 , V_38 , & V_32 ) ;\r\nV_32 &= ~ F_2 ( 2 ) ;\r\nV_32 |= ( V_39 | V_40 ) ;\r\nF_22 ( V_29 , V_38 , V_32 ) ;\r\nF_21 ( V_29 , V_41 , & V_2 ) ;\r\nV_2 |= V_42 ;\r\nF_22 ( V_29 , V_41 , V_2 ) ;\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nF_24 ( ( L_7 , V_50 ) ) ;\r\nV_50 &= ~ ( V_58 | V_59 ) ;\r\nV_50 |= ( V_60 | 2 | ( 2 << 2 ) ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_21 ( V_29 , 0x5C , & V_51 ) ;\r\nF_24 ( ( L_9 , V_51 ) ) ;\r\nfor ( V_57 = 0 ; V_57 < V_61 ; V_57 ++ ) {\r\nF_24 ( ( L_10 , V_57 ) ) ;\r\nV_51 &= ~ ( 0x03FF ) ;\r\nF_24 ( ( L_11 , V_51 ) ) ;\r\nF_22 ( V_29 , 0x5C , V_51 ) ;\r\nF_21 ( V_29 , V_62 , & V_2 ) ;\r\nF_24 ( ( L_12 , V_2 ) ) ;\r\nV_52 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_53 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nV_4 = V_52 * V_52 + V_53 * V_53 ;\r\nV_54 = ( T_1 ) F_13 ( V_4 ) ;\r\nF_24 ( ( L_13 ,\r\nV_54 , V_52 , V_53 ) ) ;\r\nV_51 |= ( 1 << V_63 ) ;\r\nF_24 ( ( L_11 , V_51 ) ) ;\r\nF_22 ( V_29 , 0x5C , V_51 ) ;\r\nF_21 ( V_29 , V_62 , & V_2 ) ;\r\nF_24 ( ( L_12 , V_2 ) ) ;\r\nV_52 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_53 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nV_4 = V_52 * V_52 + V_53 * V_53 ;\r\nV_55 = ( T_1 ) F_13 ( V_4 ) ;\r\nF_24 ( ( L_14 ,\r\nV_55 , V_52 , V_53 ) ) ;\r\nif ( V_54 != V_55 )\r\nV_56 = ( V_54 * 10000 ) / ( V_54 * 10000 - V_55 * 10000 ) ;\r\nelse {\r\nif ( V_54 == V_55 )\r\nF_24 ( ( L_15 ) ) ;\r\nV_56 = 0 ;\r\n}\r\nF_24 ( ( L_16 ,\r\nV_56 , F_7 ( V_56 ) ) ) ;\r\nif ( ( abs ( V_55 - V_54 ) * 6 ) > V_54 )\r\nbreak;\r\n}\r\nif ( V_57 >= 19 )\r\nV_56 = 0 ;\r\nV_51 &= ~ ( 0x03FF ) ;\r\nV_51 |= ( F_7 ( V_56 ) << V_63 ) ;\r\nF_22 ( V_29 , 0x5C , V_51 ) ;\r\nF_24 ( ( L_11 , V_51 ) ) ;\r\nV_50 &= ~ V_60 ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\n}\r\nvoid F_29 ( struct V_23 * V_29 )\r\n{\r\nT_2 V_32 ;\r\nT_2 V_50 ;\r\nT_2 V_51 ;\r\nT_1 V_52 ;\r\nT_1 V_53 ;\r\nT_2 V_4 ;\r\nT_1 V_54 ;\r\nT_1 V_55 ;\r\nT_1 V_64 = 0 ;\r\nT_2 V_2 ;\r\nint V_57 ;\r\nF_24 ( ( L_17 ) ) ;\r\nF_26 ( V_29 , 1 , ( 1 << 24 ) | 0xEE3FC2 ) ;\r\nF_26 ( V_29 , 11 , ( 11 << 24 ) | 0x1901D6 ) ;\r\nF_26 ( V_29 , 5 , ( 5 << 24 ) | 0x24C48A ) ;\r\nF_26 ( V_29 , 6 , ( 6 << 24 ) | 0x06890C ) ;\r\nF_26 ( V_29 , 0 , ( 0 << 24 ) | 0xFDF1C0 ) ;\r\nF_22 ( V_29 , 0x58 , 0x30303030 ) ;\r\nF_21 ( V_29 , V_38 , & V_32 ) ;\r\nV_32 &= ~ F_2 ( 2 ) ;\r\nV_32 |= ( V_39 | V_40 ) ;\r\nF_22 ( V_29 , V_38 , V_32 ) ;\r\nF_21 ( V_29 , V_41 , & V_2 ) ;\r\nV_2 |= V_42 ;\r\nF_22 ( V_29 , V_41 , V_2 ) ;\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nF_24 ( ( L_7 , V_50 ) ) ;\r\nV_50 &= ~ ( V_59 ) ;\r\nV_50 |= ( V_60 | 3 ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_21 ( V_29 , 0x5C , & V_51 ) ;\r\nF_24 ( ( L_9 , V_51 ) ) ;\r\nfor ( V_57 = 0 ; V_57 < V_61 ; V_57 ++ ) {\r\nF_24 ( ( L_10 , V_57 ) ) ;\r\nV_51 &= ~ ( 0x001F ) ;\r\nF_24 ( ( L_11 , V_51 ) ) ;\r\nF_22 ( V_29 , 0x5C , V_51 ) ;\r\nF_21 ( V_29 , V_62 , & V_2 ) ;\r\nF_24 ( ( L_12 , V_2 ) ) ;\r\nV_52 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_53 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nV_4 = V_52 * V_52 + V_53 * V_53 ;\r\nV_54 = F_13 ( V_4 ) ;\r\nF_24 ( ( L_13 ,\r\nV_54 , V_52 , V_53 ) ) ;\r\nV_51 |= ( 1 << V_65 ) ;\r\nF_24 ( ( L_11 , V_51 ) ) ;\r\nF_22 ( V_29 , 0x5C , V_51 ) ;\r\nF_21 ( V_29 , V_62 , & V_2 ) ;\r\nF_24 ( ( L_12 , V_2 ) ) ;\r\nV_52 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_53 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nV_4 = V_52 * V_52 + V_53 * V_53 ;\r\nV_55 = F_13 ( V_4 ) ;\r\nF_24 ( ( L_14 ,\r\nV_55 , V_52 , V_53 ) ) ;\r\nif ( V_54 != V_55 )\r\nV_64 = ( V_54 * 10000 ) / ( V_54 * 10000 - V_55 * 10000 ) ;\r\nelse {\r\nif ( V_54 == V_55 )\r\nF_24 ( ( L_15 ) ) ;\r\nV_64 = 0 ;\r\n}\r\nF_24 ( ( L_18 ,\r\nV_64 , F_7 ( V_64 ) ) ) ;\r\nif ( ( abs ( V_55 - V_54 ) * 6 ) > V_54 )\r\nbreak;\r\n}\r\nif ( V_57 >= 19 )\r\nV_64 = 0 ;\r\nV_51 &= ~ ( 0x001F ) ;\r\nV_51 |= ( F_7 ( V_64 ) << V_65 ) ;\r\nF_22 ( V_29 , 0x5C , V_51 ) ;\r\nF_24 ( ( L_11 , V_51 ) ) ;\r\nV_50 &= ~ V_60 ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\n}\r\nT_4 F_30 ( struct V_23 * V_29 ,\r\nT_1 V_66 ,\r\nT_1 V_67 )\r\n{\r\nT_2 V_50 ;\r\nT_1 V_68 ;\r\nT_1 V_69 ;\r\nT_1 V_70 ;\r\nT_1 V_71 ;\r\nT_1 V_72 ;\r\nT_2 V_4 ;\r\nT_1 V_73 ;\r\nT_1 V_74 ;\r\nT_1 V_75 [ 4 ] ;\r\nT_1 V_76 [ 4 ] ;\r\nT_1 V_77 [ 4 ] ;\r\nT_1 V_78 , V_79 ;\r\nT_1 V_80 , V_81 ;\r\nT_1 V_82 , V_83 ;\r\nT_1 V_84 ;\r\nT_1 V_85 , V_86 ;\r\nT_2 V_2 ;\r\nT_3 V_57 ;\r\nT_1 V_87 , V_88 ;\r\nT_4 V_89 ;\r\nint V_90 ;\r\nF_24 ( ( L_19 ) ) ;\r\nF_24 ( ( L_20 , V_66 ) ) ;\r\nF_24 ( ( L_21 , V_67 ) ) ;\r\nV_89 = 0 ;\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nF_24 ( ( L_7 , V_50 ) ) ;\r\nV_57 = V_61 ;\r\nwhile ( V_57 > 0 ) {\r\nF_24 ( ( L_22 , ( V_61 - V_57 + 1 ) ) ) ;\r\nV_87 = 0 ;\r\nV_88 = 0 ;\r\nif ( ! F_22 ( V_29 , 0x3C , 0x00 ) )\r\nreturn 0 ;\r\nfor ( V_90 = 0 ; V_90 < 10 ; V_90 ++ ) {\r\nV_50 &= ~ ( V_58 | V_59 ) ;\r\nV_50 &= ~ V_59 ;\r\nV_50 |= ( V_60 | 0x02 ) ;\r\nV_50 |= ( V_60 | 0x02 | 2 << 2 ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_21 ( V_29 , V_91 , & V_2 ) ;\r\nF_24 ( ( L_23 , V_2 ) ) ;\r\nV_69 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_70 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nF_24 ( ( L_24 ,\r\nV_69 , V_70 ) ) ;\r\nV_4 = V_69 * V_69 +\r\nV_70 * V_70 ;\r\nV_68 = ( T_1 ) F_13 ( V_4 ) ;\r\nF_24 ( ( L_25 , V_68 ) ) ;\r\nV_50 &= ~ V_60 ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nV_50 &= ~ V_59 ;\r\nV_50 |= ( V_60 | 0x03 ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_21 ( V_29 , V_91 , & V_2 ) ;\r\nF_24 ( ( L_23 , V_2 ) ) ;\r\nV_71 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_72 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nF_24 ( ( L_26 ,\r\nV_71 , V_72 ) ) ;\r\nif ( V_90 == 0 )\r\ncontinue;\r\nelse {\r\nV_87 = ( V_87 * ( V_90 - 1 ) + V_71 ) / V_90 ;\r\nV_88 = ( V_88 * ( V_90 - 1 ) + V_72 ) / V_90 ;\r\n}\r\n}\r\nV_71 = V_87 ;\r\nV_72 = V_88 ;\r\nV_73 = ( V_71 * V_69 +\r\nV_72 * V_70 ) / 1024 ;\r\nV_74 = ( V_71 * V_70 * ( - 1 ) +\r\nV_72 * V_69 ) / 1024 ;\r\nF_24 ( ( L_27 ,\r\nV_73 , V_74 ) ) ;\r\nV_84 = ( ( V_68 * V_68 * 2 ) / 1024 - V_73 ) * 2 ;\r\nif ( V_84 == 0 ) {\r\nF_24 ( ( L_28 ) ) ;\r\nF_24 ( ( L_29 ) ) ;\r\nF_24 ( ( L_30 ) ) ;\r\nbreak;\r\n}\r\nV_78 = ( V_73 * 32768 ) / V_84 ;\r\nV_79 = ( V_74 * ( - 32768 ) ) / V_84 ;\r\nF_24 ( ( L_31 , V_78 ) ) ;\r\nF_24 ( ( L_32 , V_79 ) ) ;\r\nV_29 -> V_92 = V_78 ;\r\nV_29 -> V_93 = V_79 ;\r\nif ( ( abs ( V_78 ) < V_66 ) && ( abs ( V_79 ) < V_67 ) ) {\r\nV_89 ++ ;\r\nF_24 ( ( L_33 ) ) ;\r\nF_24 ( ( L_34 , V_89 ) ) ;\r\nF_24 ( ( L_30 ) ) ;\r\nif ( V_89 > 2 ) {\r\nF_24 ( ( L_35 ) ) ;\r\nF_24 ( ( L_36 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nreturn 0 ;\r\n}\r\ncontinue;\r\n} else\r\nV_89 = 0 ;\r\nF_14 ( V_79 , & V_80 , & V_82 ) ;\r\nF_14 ( V_79 * 2 , & V_81 , & V_83 ) ;\r\nF_24 ( ( L_38 , V_80 , V_82 ) ) ;\r\nF_24 ( ( L_39 , V_81 , V_83 ) ) ;\r\nif ( V_83 == 0 ) {\r\nF_24 ( ( L_28 ) ) ;\r\nF_24 ( ( L_40 ) ) ;\r\nF_24 ( ( L_30 ) ) ;\r\nbreak;\r\n}\r\nV_85 = ( 41943040 / V_83 ) * V_82 ;\r\nif ( V_29 -> V_30 == 0x2002 )\r\nV_86 = ( 41943040 / V_83 ) * V_80 * ( - 1 ) ;\r\nelse\r\nV_86 = ( 41943040 * 4 / V_83 ) * V_80 * ( - 1 ) ;\r\nV_75 [ 0 ] = F_12 ( V_85 / ( 32768 + V_78 ) ) ;\r\nV_75 [ 1 ] = F_12 ( V_86 / ( 32768 + V_78 ) ) ;\r\nV_75 [ 2 ] = F_12 ( V_86 / ( 32768 - V_78 ) ) ;\r\nV_75 [ 3 ] = F_12 ( V_85 / ( 32768 - V_78 ) ) ;\r\nF_24 ( ( L_41 , V_75 [ 0 ] ) ) ;\r\nF_24 ( ( L_42 , V_75 [ 1 ] ) ) ;\r\nF_24 ( ( L_43 , V_75 [ 2 ] ) ) ;\r\nF_24 ( ( L_44 , V_75 [ 3 ] ) ) ;\r\nV_76 [ 2 ] = V_75 [ 2 ] ;\r\nV_76 [ 2 ] = V_76 [ 2 ] + 3 ;\r\nV_76 [ 1 ] = V_76 [ 2 ] ;\r\nV_76 [ 3 ] = V_75 [ 3 ] - 128 ;\r\nV_76 [ 0 ] = - V_76 [ 3 ] + 1 ;\r\nF_24 ( ( L_45 , V_76 [ 0 ] ) ) ;\r\nF_24 ( ( L_46 , V_76 [ 1 ] ) ) ;\r\nF_24 ( ( L_47 , V_76 [ 2 ] ) ) ;\r\nF_24 ( ( L_48 , V_76 [ 3 ] ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nF_24 ( ( L_49 , V_2 ) ) ;\r\nV_77 [ 0 ] = F_4 ( ( V_2 & 0xF0000000 ) >> 28 ) ;\r\nV_77 [ 1 ] = F_4 ( ( V_2 & 0x0F000000 ) >> 24 ) ;\r\nV_77 [ 2 ] = F_4 ( ( V_2 & 0x00F00000 ) >> 20 ) ;\r\nV_77 [ 3 ] = F_4 ( ( V_2 & 0x000F0000 ) >> 16 ) ;\r\n} else {\r\nF_21 ( V_29 , 0x3C , & V_2 ) ;\r\nF_24 ( ( L_50 , V_2 ) ) ;\r\nV_77 [ 0 ] = F_6 ( ( V_2 & 0xF8000000 ) >> 27 ) ;\r\nV_77 [ 1 ] = F_8 ( ( V_2 & 0x07E00000 ) >> 21 ) ;\r\nV_77 [ 2 ] = F_8 ( ( V_2 & 0x001F8000 ) >> 15 ) ;\r\nV_77 [ 3 ] = F_6 ( ( V_2 & 0x00007C00 ) >> 10 ) ;\r\n}\r\nF_24 ( ( L_51 , V_77 [ 0 ] ) ) ;\r\nF_24 ( ( L_52 , V_77 [ 1 ] ) ) ;\r\nF_24 ( ( L_53 , V_77 [ 2 ] ) ) ;\r\nF_24 ( ( L_54 , V_77 [ 3 ] ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nif ( ( ( V_77 [ 0 ] == 7 ) || ( V_77 [ 0 ] == ( - 8 ) ) ) &&\r\n( ( V_77 [ 3 ] == 7 ) || ( V_77 [ 3 ] == ( - 8 ) ) ) ) {\r\nF_24 ( ( L_35 ) ) ;\r\nF_24 ( ( L_55 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nbreak;\r\n}\r\n} else {\r\nif ( ( ( V_77 [ 0 ] == 31 ) || ( V_77 [ 0 ] == ( - 32 ) ) ) &&\r\n( ( V_77 [ 3 ] == 31 ) || ( V_77 [ 3 ] == ( - 32 ) ) ) ) {\r\nF_24 ( ( L_35 ) ) ;\r\nF_24 ( ( L_55 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nbreak;\r\n}\r\n}\r\nV_76 [ 0 ] = V_76 [ 0 ] + V_77 [ 0 ] ;\r\nV_76 [ 1 ] = V_76 [ 1 ] + V_77 [ 1 ] ;\r\nV_76 [ 2 ] = V_76 [ 2 ] + V_77 [ 2 ] ;\r\nV_76 [ 3 ] = V_76 [ 3 ] + V_77 [ 3 ] ;\r\nF_24 ( ( L_56 , V_76 [ 0 ] ) ) ;\r\nF_24 ( ( L_57 , V_76 [ 1 ] ) ) ;\r\nF_24 ( ( L_58 , V_76 [ 2 ] ) ) ;\r\nF_24 ( ( L_59 , V_76 [ 3 ] ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nV_2 &= 0x0000FFFF ;\r\nV_2 |= ( ( F_5 ( V_76 [ 0 ] ) << 28 ) |\r\n( F_5 ( V_76 [ 1 ] ) << 24 ) |\r\n( F_5 ( V_76 [ 2 ] ) << 20 ) |\r\n( F_5 ( V_76 [ 3 ] ) << 16 ) ) ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\nF_24 ( ( L_60 , V_2 ) ) ;\r\nreturn 0 ;\r\n} else {\r\nV_2 &= 0x000003FF ;\r\nV_2 |= ( ( F_7 ( V_76 [ 0 ] ) << 27 ) |\r\n( F_9 ( V_76 [ 1 ] ) << 21 ) |\r\n( F_9 ( V_76 [ 2 ] ) << 15 ) |\r\n( F_7 ( V_76 [ 3 ] ) << 10 ) ) ;\r\nF_22 ( V_29 , 0x3C , V_2 ) ;\r\nF_24 ( ( L_61 , V_2 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_50 &= ~ V_60 ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nV_57 -- ;\r\n}\r\nreturn 1 ;\r\n}\r\nvoid F_31 ( struct V_23 * V_29 )\r\n{\r\nT_2 V_32 ;\r\n#ifdef F_27\r\nT_1 V_77 [ 4 ] ;\r\n#endif\r\nT_2 V_50 ;\r\nT_2 V_2 ;\r\nT_4 V_94 ;\r\nF_24 ( ( L_62 ) ) ;\r\nF_26 ( V_29 , 1 , ( 1 << 24 ) | 0xEE3FC2 ) ;\r\nF_26 ( V_29 , 11 , ( 11 << 24 ) | 0x19BDD6 ) ;\r\nF_26 ( V_29 , 5 , ( 5 << 24 ) | 0x24C60A ) ;\r\nF_26 ( V_29 , 6 , ( 6 << 24 ) | 0x34880C ) ;\r\nF_26 ( V_29 , 0 , ( 0 << 24 ) | 0xFDF1C0 ) ;\r\nF_32 ( 30 ) ;\r\nF_33 ( V_29 ) ;\r\nF_21 ( V_29 , V_38 , & V_32 ) ;\r\nV_32 &= ~ F_2 ( 2 ) ;\r\nV_32 |= ( V_39 | V_40 ) ;\r\nF_22 ( V_29 , V_38 , V_32 ) ;\r\nF_21 ( V_29 , V_41 , & V_2 ) ;\r\nV_2 |= V_42 ;\r\nF_22 ( V_29 , V_41 , V_2 ) ;\r\nV_94 = F_30 ( V_29 , 150 , 100 ) ;\r\nif ( V_94 > 0 ) {\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nV_2 &= 0x0000FFFF ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\n} else {\r\nF_21 ( V_29 , 0x3C , & V_2 ) ;\r\nV_2 &= 0x000003FF ;\r\nF_22 ( V_29 , 0x3C , V_2 ) ;\r\n}\r\nV_94 = F_30 ( V_29 , 300 , 200 ) ;\r\nif ( V_94 > 0 ) {\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nV_2 &= 0x0000FFFF ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\n} else {\r\nF_21 ( V_29 , 0x3C , & V_2 ) ;\r\nV_2 &= 0x000003FF ;\r\nF_22 ( V_29 , 0x3C , V_2 ) ;\r\n}\r\nV_94 = F_30 ( V_29 , 500 , 400 ) ;\r\nif ( V_94 > 0 ) {\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nV_2 &= 0x0000FFFF ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\n} else {\r\nF_21 ( V_29 , 0x3C , & V_2 ) ;\r\nV_2 &= 0x000003FF ;\r\nF_22 ( V_29 , 0x3C , V_2 ) ;\r\n}\r\nV_94 = F_30 ( V_29 , 700 , 500 ) ;\r\nif ( V_94 > 0 ) {\r\nF_24 ( ( L_63 ) ) ;\r\nF_24 ( ( L_64 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nV_2 &= 0x0000FFFF ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\n} else {\r\nF_21 ( V_29 , 0x3C , & V_2 ) ;\r\nV_2 &= 0x000003FF ;\r\nF_22 ( V_29 , 0x3C , V_2 ) ;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nV_50 &= ~ V_60 ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nV_32 |= F_2 ( 2 ) ;\r\nV_32 &= ~ ( V_39 | V_40 ) ;\r\nF_22 ( V_29 , V_38 , V_32 ) ;\r\n#ifdef F_27\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nF_24 ( ( L_49 , V_2 ) ) ;\r\nV_77 [ 0 ] = F_4 ( ( V_2 & 0xF0000000 ) >> 28 ) ;\r\nV_77 [ 1 ] = F_4 ( ( V_2 & 0x0F000000 ) >> 24 ) ;\r\nV_77 [ 2 ] = F_4 ( ( V_2 & 0x00F00000 ) >> 20 ) ;\r\nV_77 [ 3 ] = F_4 ( ( V_2 & 0x000F0000 ) >> 16 ) ;\r\n} else {\r\nF_21 ( V_29 , 0x3C , & V_2 ) ;\r\nF_24 ( ( L_50 , V_2 ) ) ;\r\nV_77 [ 0 ] = F_6 ( ( V_2 & 0xF8000000 ) >> 27 ) ;\r\nV_77 [ 1 ] = F_8 ( ( V_2 & 0x07E00000 ) >> 21 ) ;\r\nV_77 [ 2 ] = F_8 ( ( V_2 & 0x001F8000 ) >> 15 ) ;\r\nV_77 [ 3 ] = F_6 ( ( V_2 & 0x00007C00 ) >> 10 ) ;\r\n}\r\nF_24 ( ( L_51 , V_77 [ 0 ] ) ) ;\r\nF_24 ( ( L_52 , V_77 [ 1 ] ) ) ;\r\nF_24 ( ( L_53 , V_77 [ 2 ] ) ) ;\r\nF_24 ( ( L_54 , V_77 [ 3 ] ) ) ;\r\n#endif\r\n}\r\nT_4 F_34 ( struct V_23 * V_29 , T_3 V_95 , T_2 V_31 )\r\n{\r\nT_2 V_50 ;\r\nT_1 V_71 ;\r\nT_1 V_72 ;\r\nT_1 V_52 ;\r\nT_1 V_53 ;\r\nT_1 V_96 ;\r\nT_1 V_97 ;\r\nT_1 V_98 ;\r\nT_1 V_99 ;\r\nT_1 V_100 [ 4 ] ;\r\nT_1 V_101 [ 4 ] ;\r\nT_1 V_102 [ 4 ] ;\r\nT_1 V_78 , V_79 ;\r\nT_1 V_80 , V_81 ;\r\nT_1 V_82 , V_83 ;\r\nT_1 V_85 , V_86 ;\r\nT_2 V_2 ;\r\nT_3 V_57 ;\r\nT_2 V_103 ;\r\nT_2 V_104 ;\r\nT_4 V_89 ;\r\nT_1 V_87 , V_88 ;\r\nT_1 V_105 , V_106 ;\r\nT_3 V_90 ;\r\nF_24 ( ( L_65 ) ) ;\r\nF_24 ( ( L_66 , V_95 ) ) ;\r\nF_22 ( V_29 , 0x58 , 0x44444444 ) ;\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nF_24 ( ( L_7 , V_50 ) ) ;\r\nV_89 = 0 ;\r\nV_57 = V_61 ;\r\nwhile ( V_57 > 0 ) {\r\nF_24 ( ( L_67 , ( V_61 - V_57 + 1 ) ) ) ;\r\nV_87 = 0 ;\r\nV_88 = 0 ;\r\nV_105 = 0 ;\r\nV_106 = 0 ;\r\nV_90 = 0 ;\r\nfor ( V_90 = 0 ; V_90 < 10 ; V_90 ++ ) {\r\nV_50 &= ~ V_60 ;\r\nif ( ! F_22 ( V_29 , V_47 , V_50 ) )\r\nreturn 0 ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nV_50 &= ~ V_59 ;\r\nV_50 |= ( V_60 | 0x1 ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_21 ( V_29 , V_91 , & V_2 ) ;\r\nF_24 ( ( L_23 , V_2 ) ) ;\r\nV_71 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_72 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nF_24 ( ( L_26 ,\r\nV_71 , V_72 ) ) ;\r\nF_21 ( V_29 , V_62 , & V_2 ) ;\r\nF_24 ( ( L_12 , V_2 ) ) ;\r\nV_52 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_53 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nF_24 ( ( L_68 ,\r\nV_52 , V_53 ) ) ;\r\nif ( V_90 == 0 )\r\ncontinue;\r\nelse {\r\nV_105 = ( V_105 * ( V_90 - 1 ) + V_52 ) / V_90 ;\r\nV_106 = ( V_106 * ( V_90 - 1 ) + V_53 ) / V_90 ;\r\nV_87 = ( V_87 * ( V_90 - 1 ) + V_71 ) / V_90 ;\r\nV_88 = ( V_88 * ( V_90 - 1 ) + V_72 ) / V_90 ;\r\n}\r\n}\r\nV_52 = V_105 ;\r\nV_53 = V_106 ;\r\nV_71 = V_87 ;\r\nV_72 = V_88 ;\r\nV_96 = ( V_71 * V_71 +\r\nV_72 * V_72 ) / 1024 ;\r\nV_97 = ( V_71 * V_72 * ( - 1 ) +\r\nV_72 * V_71 ) / 1024 ;\r\nV_98 = ( V_52 * V_71 -\r\nV_53 * V_72 ) / 1024 ;\r\nV_99 = ( V_52 * V_72 +\r\nV_53 * V_71 ) / 1024 ;\r\nF_24 ( ( L_69 , V_96 ) ) ;\r\nF_24 ( ( L_70 , V_97 ) ) ;\r\nF_24 ( ( L_71 , V_98 ) ) ;\r\nF_24 ( ( L_72 , V_99 ) ) ;\r\nif ( V_96 == 0 ) {\r\nF_24 ( ( L_73 ) ) ;\r\nF_24 ( ( L_74 ) ) ;\r\nF_24 ( ( L_30 ) ) ;\r\nbreak;\r\n}\r\nV_78 = ( V_98 * 32768 ) / V_96 -\r\nV_29 -> V_92 ;\r\nV_79 = ( V_99 * 32768 ) / V_96 -\r\nV_29 -> V_93 ;\r\nF_24 ( ( L_75 , V_29 -> V_92 ) ) ;\r\nF_24 ( ( L_76 , V_29 -> V_93 ) ) ;\r\nF_24 ( ( L_31 , V_78 ) ) ;\r\nF_24 ( ( L_32 , V_79 ) ) ;\r\nF_14 ( V_79 , & V_80 , & V_82 ) ;\r\nF_14 ( V_79 * 2 , & V_81 , & V_83 ) ;\r\nF_24 ( ( L_38 , V_80 , V_82 ) ) ;\r\nF_24 ( ( L_39 , V_81 , V_83 ) ) ;\r\nif ( V_83 == 0 ) {\r\nF_24 ( ( L_73 ) ) ;\r\nF_24 ( ( L_40 ) ) ;\r\nF_24 ( ( L_30 ) ) ;\r\nbreak;\r\n}\r\nV_85 = ( 41943040 / V_83 ) * V_82 ;\r\nif ( V_29 -> V_30 == 0x2002 )\r\nV_86 = ( 41943040 / V_83 ) * V_80 * ( - 1 ) ;\r\nelse\r\nV_86 = ( 41943040 * 4 / V_83 ) * V_80 * ( - 1 ) ;\r\nV_100 [ 0 ] = F_12 ( V_85 / ( 32768 + V_78 ) ) ;\r\nV_100 [ 1 ] = F_12 ( V_86 / ( 32768 - V_78 ) ) ;\r\nV_100 [ 2 ] = F_12 ( V_86 / ( 32768 + V_78 ) ) ;\r\nV_100 [ 3 ] = F_12 ( V_85 / ( 32768 - V_78 ) ) ;\r\nF_24 ( ( L_77 , V_100 [ 0 ] ) ) ;\r\nF_24 ( ( L_78 , V_100 [ 1 ] ) ) ;\r\nF_24 ( ( L_79 , V_100 [ 2 ] ) ) ;\r\nF_24 ( ( L_80 , V_100 [ 3 ] ) ) ;\r\nV_101 [ 0 ] = V_100 [ 0 ] - 128 ;\r\nV_101 [ 1 ] = V_100 [ 1 ] ;\r\nV_101 [ 2 ] = V_100 [ 2 ] ;\r\nV_101 [ 3 ] = V_100 [ 3 ] - 128 ;\r\nF_24 ( ( L_81 , V_101 [ 0 ] ) ) ;\r\nF_24 ( ( L_82 , V_101 [ 1 ] ) ) ;\r\nF_24 ( ( L_83 , V_101 [ 2 ] ) ) ;\r\nF_24 ( ( L_84 , V_101 [ 3 ] ) ) ;\r\nV_103 = ( V_71 * V_71 + V_72 * V_72 ) ;\r\nV_104 = ( V_52 * V_52 + V_53 * V_53 ) * V_95 ;\r\nF_24 ( ( L_85 , V_103 ) ) ;\r\nF_24 ( ( L_86 , V_104 ) ) ;\r\nif ( V_103 > V_104 ) {\r\nV_89 ++ ;\r\nF_24 ( ( L_87 ) ) ;\r\nF_24 ( ( L_34 , V_89 ) ) ;\r\nF_24 ( ( L_30 ) ) ;\r\nif ( V_89 > 2 ) {\r\nF_24 ( ( L_88 ) ) ;\r\nF_24 ( ( L_89 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nreturn 0 ;\r\n}\r\ncontinue;\r\n}\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nF_24 ( ( L_49 , V_2 ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nV_102 [ 0 ] = F_4 ( ( V_2 & 0x0000F000 ) >> 12 ) ;\r\nV_102 [ 1 ] = F_4 ( ( V_2 & 0x00000F00 ) >> 8 ) ;\r\nV_102 [ 2 ] = F_4 ( ( V_2 & 0x000000F0 ) >> 4 ) ;\r\nV_102 [ 3 ] = F_4 ( ( V_2 & 0x0000000F ) ) ;\r\n} else {\r\nV_102 [ 0 ] = F_6 ( ( V_2 & 0xF8000000 ) >> 27 ) ;\r\nV_102 [ 1 ] = F_8 ( ( V_2 & 0x07E00000 ) >> 21 ) ;\r\nV_102 [ 2 ] = F_8 ( ( V_2 & 0x001F8000 ) >> 15 ) ;\r\nV_102 [ 3 ] = F_6 ( ( V_2 & 0x00007C00 ) >> 10 ) ;\r\n}\r\nF_24 ( ( L_90 , V_102 [ 0 ] ) ) ;\r\nF_24 ( ( L_91 , V_102 [ 1 ] ) ) ;\r\nF_24 ( ( L_92 , V_102 [ 2 ] ) ) ;\r\nF_24 ( ( L_93 , V_102 [ 3 ] ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nif ( ( ( V_102 [ 0 ] == 7 ) || ( V_102 [ 0 ] == ( - 8 ) ) ) &&\r\n( ( V_102 [ 3 ] == 7 ) || ( V_102 [ 3 ] == ( - 8 ) ) ) ) {\r\nF_24 ( ( L_88 ) ) ;\r\nF_24 ( ( L_94 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nbreak;\r\n}\r\n} else {\r\nif ( ( ( V_102 [ 0 ] == 31 ) || ( V_102 [ 0 ] == ( - 32 ) ) ) &&\r\n( ( V_102 [ 3 ] == 31 ) || ( V_102 [ 3 ] == ( - 32 ) ) ) ) {\r\nF_24 ( ( L_88 ) ) ;\r\nF_24 ( ( L_94 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nbreak;\r\n}\r\n}\r\nV_101 [ 0 ] = V_101 [ 0 ] + V_102 [ 0 ] ;\r\nV_101 [ 1 ] = V_101 [ 1 ] + V_102 [ 1 ] ;\r\nV_101 [ 2 ] = V_101 [ 2 ] + V_102 [ 2 ] ;\r\nV_101 [ 3 ] = V_101 [ 3 ] + V_102 [ 3 ] ;\r\nF_24 ( ( L_95 , V_101 [ 0 ] ) ) ;\r\nF_24 ( ( L_96 , V_101 [ 1 ] ) ) ;\r\nF_24 ( ( L_97 , V_101 [ 2 ] ) ) ;\r\nF_24 ( ( L_98 , V_101 [ 3 ] ) ) ;\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nV_2 &= 0x0000FFFF ;\r\nV_2 |= ( ( F_5 ( V_101 [ 0 ] ) << 12 ) |\r\n( F_5 ( V_101 [ 1 ] ) << 8 ) |\r\n( F_5 ( V_101 [ 2 ] ) << 4 ) |\r\n( F_5 ( V_101 [ 3 ] ) ) ) ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\n} else {\r\nV_2 &= 0x000003FF ;\r\nV_2 |= ( ( F_7 ( V_101 [ 0 ] ) << 27 ) |\r\n( F_9 ( V_101 [ 1 ] ) << 21 ) |\r\n( F_9 ( V_101 [ 2 ] ) << 15 ) |\r\n( F_7 ( V_101 [ 3 ] ) << 10 ) ) ;\r\nF_22 ( V_29 , 0x54 , V_2 ) ;\r\nif ( V_57 == 3 )\r\nreturn 0 ;\r\n}\r\nF_24 ( ( L_60 , V_2 ) ) ;\r\nV_57 -- ;\r\n}\r\nreturn 1 ;\r\n}\r\nvoid F_35 ( struct V_23 * V_29 , T_2 V_31 )\r\n{\r\n#ifdef F_27\r\nT_1 V_102 [ 4 ] ;\r\nT_2 V_2 ;\r\n#endif\r\nT_4 V_94 ;\r\nF_24 ( ( L_99 ) ) ;\r\nF_26 ( V_29 , 1 , ( 1 << 24 ) | 0xEFBFC2 ) ;\r\nF_26 ( V_29 , 11 , ( 11 << 24 ) | 0x1A05D6 ) ;\r\nF_26 ( V_29 , 5 , ( 5 << 24 ) | V_29 -> V_107 ) ;\r\nF_26 ( V_29 , 6 , ( 6 << 24 ) | 0x06834C ) ;\r\nF_26 ( V_29 , 0 , ( 0 << 24 ) | 0xFFF1C0 ) ;\r\nV_94 = F_34 ( V_29 , 12589 , V_31 ) ;\r\nif ( V_94 > 0 ) {\r\nF_20 ( V_29 ) ;\r\nV_94 = F_34 ( V_29 , 7943 , V_31 ) ;\r\nif ( V_94 > 0 ) {\r\nF_20 ( V_29 ) ;\r\nV_94 = F_34 ( V_29 , 5011 , V_31 ) ;\r\nif ( V_94 > 0 ) {\r\nF_24 ( ( L_100 ) ) ;\r\nF_24 ( ( L_101 ) ) ;\r\nF_24 ( ( L_37 ) ) ;\r\nF_20 ( V_29 ) ;\r\n}\r\n}\r\n}\r\n#ifdef F_27\r\nF_21 ( V_29 , 0x54 , & V_2 ) ;\r\nF_24 ( ( L_49 , V_2 ) ) ;\r\nif ( V_29 -> V_30 == 0x2002 ) {\r\nV_102 [ 0 ] = F_4 ( ( V_2 & 0x0000F000 ) >> 12 ) ;\r\nV_102 [ 1 ] = F_4 ( ( V_2 & 0x00000F00 ) >> 8 ) ;\r\nV_102 [ 2 ] = F_4 ( ( V_2 & 0x000000F0 ) >> 4 ) ;\r\nV_102 [ 3 ] = F_4 ( ( V_2 & 0x0000000F ) ) ;\r\n} else {\r\nV_102 [ 0 ] = F_6 ( ( V_2 & 0xF8000000 ) >> 27 ) ;\r\nV_102 [ 1 ] = F_8 ( ( V_2 & 0x07E00000 ) >> 21 ) ;\r\nV_102 [ 2 ] = F_8 ( ( V_2 & 0x001F8000 ) >> 15 ) ;\r\nV_102 [ 3 ] = F_6 ( ( V_2 & 0x00007C00 ) >> 10 ) ;\r\n}\r\nF_24 ( ( L_90 , V_102 [ 0 ] ) ) ;\r\nF_24 ( ( L_91 , V_102 [ 1 ] ) ) ;\r\nF_24 ( ( L_92 , V_102 [ 2 ] ) ) ;\r\nF_24 ( ( L_93 , V_102 [ 3 ] ) ) ;\r\n#endif\r\n}\r\nvoid F_36 ( struct V_23 * V_29 , T_2 V_31 )\r\n{\r\nT_2 V_50 ;\r\nT_2 V_108 ;\r\nF_24 ( ( L_102 ) ) ;\r\nF_21 ( V_29 , 0x58 , & V_108 ) ;\r\nF_23 ( V_29 , V_31 ) ;\r\nF_31 ( V_29 ) ;\r\nF_35 ( V_29 , V_31 ) ;\r\nF_21 ( V_29 , V_47 , & V_50 ) ;\r\nV_50 &= ~ ( V_58 | V_59 | V_60 ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_22 ( V_29 , 0x58 , V_108 ) ;\r\nF_25 ( V_29 ) ;\r\n}\r\nvoid F_26 ( struct V_23 * V_24 , T_2 V_109 , T_2 V_27 )\r\n{\r\nT_2 V_110 = 0 ;\r\nswitch ( V_24 -> V_36 ) {\r\ncase V_111 :\r\ncase V_112 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 18 << 24 ) | F_37 ( V_27 , 18 ) ;\r\nbreak;\r\ncase V_113 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 18 << 24 ) | F_37 ( V_27 , 18 ) ;\r\nbreak;\r\ncase V_114 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 18 << 24 ) | F_37 ( V_27 , 18 ) ;\r\nbreak;\r\ncase V_115 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 18 << 24 ) | F_37 ( V_27 , 18 ) ;\r\nbreak;\r\ncase V_116 :\r\ncase V_117 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 20 << 24 ) | F_37 ( V_27 , 20 ) ;\r\nbreak;\r\ncase V_118 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 24 << 24 ) | ( V_27 & 0xffffff ) ;\r\nbreak;\r\ncase V_35 :\r\ncase V_37 :\r\nV_110 = ( 1 << 31 ) | ( 0 << 30 ) | ( 24 << 24 ) | F_37 ( V_27 , 24 ) ;\r\nbreak;\r\n}\r\nF_19 ( V_24 , 0x0864 , V_110 ) ;\r\n}\r\nunsigned char F_33 ( struct V_23 * V_29 )\r\n{\r\nint V_119 = 0 ;\r\nT_2 V_50 ;\r\nT_2 V_2 ;\r\nT_1 V_69 ;\r\nT_1 V_70 ;\r\nT_2 V_4 ;\r\nT_1 V_68 ;\r\nT_4 V_120 ;\r\nint V_121 ;\r\nV_120 = 0 ;\r\nfor ( V_119 = 0 ; V_119 < 10 ; V_119 ++ ) {\r\nV_121 = ( 0x24C40A | ( V_119 << 6 ) ) ;\r\nF_26 ( V_29 , 5 , ( ( 5 << 24 ) | V_121 ) ) ;\r\nV_29 -> V_107 = V_121 ;\r\nF_32 ( 30 ) ;\r\nif ( ! F_21 ( V_29 , V_47 , & V_50 ) )\r\nreturn false ;\r\nF_24 ( ( L_7 , V_50 ) ) ;\r\nV_50 &= ~ ( V_58 | V_59 ) ;\r\nV_50 &= ~ V_59 ;\r\nV_50 |= ( V_60 | 0x02 ) ;\r\nV_50 |= ( V_60 | 0x02 | 2 << 2 ) ;\r\nF_22 ( V_29 , V_47 , V_50 ) ;\r\nF_24 ( ( L_8 , V_50 ) ) ;\r\nF_38 ( 1 ) ;\r\nF_38 ( 300 ) ;\r\nF_21 ( V_29 , V_91 , & V_2 ) ;\r\nF_24 ( ( L_23 , V_2 ) ) ;\r\nF_38 ( 300 ) ;\r\nV_69 = F_1 ( V_2 & 0x00001FFF ) ;\r\nV_70 = F_1 ( ( V_2 & 0x03FFE000 ) >> 13 ) ;\r\nF_24 ( ( L_24 ,\r\nV_69 , V_70 ) ) ;\r\nV_4 = V_69 * V_69 + V_70 * V_70 ;\r\nV_68 = ( T_1 ) F_13 ( V_4 ) ;\r\nF_24 ( ( L_103 , V_68 ) ) ;\r\nif ( V_68 >= 700 && V_68 <= 1750 )\r\nbreak;\r\nelse if ( V_68 > 1750 ) {\r\nV_119 = - 2 ;\r\ncontinue;\r\n} else\r\ncontinue;\r\n}\r\nif ( V_68 >= 700 && V_68 <= 1750 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}
