# This is a Makefile that automates the build process for a project

# Declare variables
CC = gcc
CFLAGS = -Wall -g
LIBS = -lm

# Define targets
.PHONY: all clean

# Target for building all source files
all: main.o utilities.o
	$(CC) $(LIBS) main.o utilities.o -o project

# Target for main.c file
main.o: main.c
	$(CC) $(CFLAGS) -c main.c -o main.o

# Target for utilities.c file
utilities.o: utilities.c
	$(CC) $(CFLAGS) -c utilities.c -o utilities.o

# Target for cleaning up object files and executable
clean:
	rm -f *.o project