
---------- Begin Simulation Statistics ----------
host_inst_rate                                 975927                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387552                       # Number of bytes of host memory used
host_seconds                                   180.04                       # Real time elapsed on the host
host_tick_rate                            13317952344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   175709676                       # Number of instructions simulated
sim_seconds                                  2.397819                       # Number of seconds simulated
sim_ticks                                2397819010000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10115.496873                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7115.496873                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    145562000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.087595                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    102392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.087595                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        14390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0      10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18047.322527                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15047.320372                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency  25127991000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.131707                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0         1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency  20950971000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.131707                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses       1392339                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency    662054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 34449.300943                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 31548.795826                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    741659000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.174668                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    677258000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.174165                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        21467                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 52652.676925                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 49652.676925                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0          4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency  12167296500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.049532                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0         231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency  11474038500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.049532                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses       231086                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency   1751813500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 9.027236                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0       15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0           13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency   37295287500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.106546                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0          1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency  32425009500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.106546                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses        1623425                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.964999                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.000029                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          988.158690                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -0.029361                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0      15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0          13613425                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total      13613425                       # number of overall hits
system.cpu00.dcache.overall_miss_latency  37295287500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.106546                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0         1623425                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1623425                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency  32425009500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.106546                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses       1623425                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency   2413867500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements              1529132                       # number of replacements
system.cpu00.dcache.sampled_refs              1529132                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              988.129328                       # Cycle average of tags in use
system.cpu00.dcache.total_refs               13803835                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle            131345000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                 222950                       # number of writebacks
system.cpu00.dtb.data_accesses                   1550                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                   15523184                       # DTB hits
system.cpu00.dtb.data_misses                       46                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1042                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                   10730759                       # DTB read hits
system.cpu00.dtb.read_misses                       44                       # DTB read misses
system.cpu00.dtb.write_accesses                   508                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                   4792425                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0      62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 14980.484448                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 11975.901220                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0          61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency   7574852000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008151                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0          505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency   6055590500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses        505648                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               121.576493                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0       62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0           61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency    7574852000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008151                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0           505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency   6055590500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008151                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses         505648                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.997879                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          510.913862                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0      62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0          61528894                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total      61528894                       # number of overall hits
system.cpu00.icache.overall_miss_latency   7574852000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008151                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0          505648                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total       505648                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency   6055590500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008151                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses        505648                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements               505134                       # number of replacements
system.cpu00.icache.sampled_refs               505134                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              510.913862                       # Cycle average of tags in use
system.cpu00.icache.total_refs               61412420                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle          24192609000                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.948450                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               1537641                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   1537617                       # ITB hits
system.cpu00.itb.fetch_misses                      24                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::wripir                1859      1.33%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrmces                   1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrfen                    1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrvptptr                 1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::swpctx                2049      1.47%      2.81% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      2.81% # number of callpals executed
system.cpu00.kern.callpal::wrent                    7      0.01%      2.81% # number of callpals executed
system.cpu00.kern.callpal::swpipl              126687     90.96%     93.77% # number of callpals executed
system.cpu00.kern.callpal::rdps                  5206      3.74%     97.51% # number of callpals executed
system.cpu00.kern.callpal::wrkgp                    1      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::whami                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rti                   3457      2.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               139281                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                   142634                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                   7313                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                  51717     38.76%     38.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    14      0.01%     38.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  2439      1.83%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   829      0.62%     41.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 78427     58.78%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             133426                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   51536     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     14      0.01%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   2439      2.31%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    829      0.79%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  50708     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              105526                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           2348385551500     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6750000      0.00%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             994092000      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             644984500      0.03%     98.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           47433481000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       2397464859000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.996500                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.646563                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 5                      
system.cpu00.kern.mode_good::user                   5                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel            5337                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 5                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.000937                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2367987280000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           16497000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   2050                       # number of times the context was actually changed
system.cpu00.kern.syscall::3                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::45                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.051550                       # Percentage of non-idle cycles
system.cpu00.numCycles                     4794929746                       # number of cpu cycles simulated
system.cpu00.num_insts                       62034496                       # Number of instructions executed
system.cpu00.num_refs                        15596939                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  7075.394361                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  4075.394361                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    113928000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.297568                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     65622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.297568                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        16102                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  8217.018986                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  5217.018986                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu01.dcache.ReadReq_hits::0           4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1931114500                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.050665                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0          235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1226072500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.050665                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses        235014                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency       524000                       # number of ReadReq MSHR uncacheable cycles
system.cpu01.dcache.StoreCondReq_accesses::0        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 21570.259466                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 18635.534877                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    571957000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.528028                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    492649000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.526435                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        26436                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 44186.951417                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 41186.951417                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0          2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency   5381573000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.050397                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0         121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency   5016200000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.050397                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses       121791                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency   1036623500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                28.981595                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    7312687500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.050573                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   6242272500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.050573                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         356805                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.570046                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          583.726679                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           6698421                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6698421                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   7312687500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.050573                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          356805                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       356805                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   6242272500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.050573                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        356805                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency   1037147500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements               218577                       # number of replacements
system.cpu01.dcache.sampled_refs               218577                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              583.726679                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                6334710                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                  53998                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    7139580                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    4677023                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                   2462557                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0      23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 14423.661075                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 11421.993154                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0          23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency   3143435000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.009296                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0          217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency   2489263500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses        217936                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                71.178794                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0       23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0           23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency    3143435000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.009296                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0           217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency   2489263500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.009296                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses         217936                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.965143                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          494.153350                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0      23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0          23226788                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total      23226788                       # number of overall hits
system.cpu01.icache.overall_miss_latency   3143435000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.009296                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0          217936                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total       217936                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency   2489263500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.009296                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses        217936                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements               217434                       # number of replacements
system.cpu01.icache.sampled_refs               217434                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              494.153350                       # Cycle average of tags in use
system.cpu01.icache.total_refs               15476690                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.982409                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               1102890                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   1102890                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::wripir                1546      1.91%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrmces                   1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrfen                    1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::swpctx                3132      3.88%      5.80% # number of callpals executed
system.cpu01.kern.callpal::wrent                    7      0.01%      5.81% # number of callpals executed
system.cpu01.kern.callpal::swpipl               66314     82.13%     87.93% # number of callpals executed
system.cpu01.kern.callpal::rdps                  4862      6.02%     93.96% # number of callpals executed
system.cpu01.kern.callpal::wrkgp                    1      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::whami                    3      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::rti                   4876      6.04%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                80745                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                    84819                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                   4157                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                  28276     37.57%     37.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  2431      3.23%     40.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1641      2.18%     42.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 42915     57.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              75263                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   27472     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   2431      4.24%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1641      2.86%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  25831     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               57375                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           2348464317500     97.96%     97.96% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             981992500      0.04%     98.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             996749000      0.04%     98.04% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           47020568000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       2397463627000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.971566                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.601911                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel              1564                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                1564                      
system.cpu01.kern.mode_switch::kernel            1593                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              5614                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.981795                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.278589                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      32217928000      1.37%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2324810499000     98.63%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   3133                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.017591                       # Percentage of non-idle cycles
system.cpu01.numCycles                     4794927282                       # number of cpu cycles simulated
system.cpu01.num_insts                       23444724                       # Number of instructions executed
system.cpu01.num_refs                         7175081                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  8645.616486                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  5645.616486                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    123762000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.135981                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     80817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.135981                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        14315                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 13408.957561                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 10408.881333                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0           4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2902422500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.045722                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0          216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2253044000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.045722                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses        216454                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency    379318000                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 24626.735551                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 21698.510363                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    610152000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.319307                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    536040000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.318379                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        24704                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 36093.409760                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 33093.409760                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0          2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency   4508500000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.045910                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0         124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency   4133764000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.045910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses       124912                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency   1349680000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                28.825285                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    7410922500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.045791                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   6386808000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.045791                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         341366                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.930420                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          952.750556                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           7113549                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7113549                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   7410922500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.045791                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          341366                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       341366                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   6386808000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.045791                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        341366                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency   1728998000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements               253790                       # number of replacements
system.cpu02.dcache.sampled_refs               253790                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              952.750556                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                7315569                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle         2354739828000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                 115016                       # number of writebacks
system.cpu02.dtb.data_accesses                 549122                       # DTB accesses
system.cpu02.dtb.data_acv                          56                       # DTB access violations
system.cpu02.dtb.data_hits                    7633527                       # DTB hits
system.cpu02.dtb.data_misses                     4627                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 410715                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    4831490                       # DTB read hits
system.cpu02.dtb.read_misses                     4190                       # DTB read misses
system.cpu02.dtb.write_accesses                138407                       # DTB write accesses
system.cpu02.dtb.write_acv                         56                       # DTB write access violations
system.cpu02.dtb.write_hits                   2802037                       # DTB write hits
system.cpu02.dtb.write_misses                     437                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0      24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 15124.213585                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 12122.239488                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0          24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency   6803264500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.018017                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0          449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency   5452898500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.018017                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses        449826                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                54.477163                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0       24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0           24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency    6803264500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.018017                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0           449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency   5452898500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.018017                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses         449826                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.971934                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          497.630045                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0      24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0          24516970                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total      24516970                       # number of overall hits
system.cpu02.icache.overall_miss_latency   6803264500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.018017                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0          449826                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total       449826                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency   5452898500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.018017                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses        449826                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements               449211                       # number of replacements
system.cpu02.icache.sampled_refs               449211                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              497.630045                       # Cycle average of tags in use
system.cpu02.icache.total_refs               24471741                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle         2352480895000                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.979782                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2683289                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2680912                       # ITB hits
system.cpu02.itb.fetch_misses                    2377                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::wripir                 862      0.79%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrmces                   1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrfen                    1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1804      1.66%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                     12      0.01%      2.47% # number of callpals executed
system.cpu02.kern.callpal::wrent                    7      0.01%      2.48% # number of callpals executed
system.cpu02.kern.callpal::swpipl               94917     87.54%     90.01% # number of callpals executed
system.cpu02.kern.callpal::rdps                  5863      5.41%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrkgp                    1      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    2      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    6      0.01%     95.43% # number of callpals executed
system.cpu02.kern.callpal::whami                    3      0.00%     95.43% # number of callpals executed
system.cpu02.kern.callpal::rti                   4636      4.28%     99.71% # number of callpals executed
system.cpu02.kern.callpal::callsys                210      0.19%     99.90% # number of callpals executed
system.cpu02.kern.callpal::imb                    106      0.10%    100.00% # number of callpals executed
system.cpu02.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               108433                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                   118898                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                   4548                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                  35207     34.20%     34.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   234      0.23%     34.42% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  2430      2.36%     36.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   740      0.72%     37.50% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 64346     62.50%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             102957                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   34569     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    234      0.33%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   2430      3.38%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    740      1.03%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  33831     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               71804                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           2347873440000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             121418000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             969559000      0.04%     97.98% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             510020500      0.02%     98.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           47989161500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       2397463599000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.981879                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.525767                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               598                      
system.cpu02.kern.mode_good::user                 598                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel            5813                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               598                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.102873                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     2388893108000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         2803379000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1805                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        6      4.80%      4.80% # number of syscalls executed
system.cpu02.kern.syscall::3                       12      9.60%     14.40% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.20%     17.60% # number of syscalls executed
system.cpu02.kern.syscall::6                       12      9.60%     27.20% # number of syscalls executed
system.cpu02.kern.syscall::17                       8      6.40%     33.60% # number of syscalls executed
system.cpu02.kern.syscall::19                       7      5.60%     39.20% # number of syscalls executed
system.cpu02.kern.syscall::20                       3      2.40%     41.60% # number of syscalls executed
system.cpu02.kern.syscall::23                       1      0.80%     42.40% # number of syscalls executed
system.cpu02.kern.syscall::24                       3      2.40%     44.80% # number of syscalls executed
system.cpu02.kern.syscall::33                       6      4.80%     49.60% # number of syscalls executed
system.cpu02.kern.syscall::45                      20     16.00%     65.60% # number of syscalls executed
system.cpu02.kern.syscall::47                       3      2.40%     68.00% # number of syscalls executed
system.cpu02.kern.syscall::48                       3      2.40%     70.40% # number of syscalls executed
system.cpu02.kern.syscall::54                       3      2.40%     72.80% # number of syscalls executed
system.cpu02.kern.syscall::58                       1      0.80%     73.60% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     12.80%     86.40% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      2.40%     88.80% # number of syscalls executed
system.cpu02.kern.syscall::74                       4      3.20%     92.00% # number of syscalls executed
system.cpu02.kern.syscall::87                       1      0.80%     92.80% # number of syscalls executed
system.cpu02.kern.syscall::90                       1      0.80%     93.60% # number of syscalls executed
system.cpu02.kern.syscall::92                       4      3.20%     96.80% # number of syscalls executed
system.cpu02.kern.syscall::97                       1      0.80%     97.60% # number of syscalls executed
system.cpu02.kern.syscall::98                       1      0.80%     98.40% # number of syscalls executed
system.cpu02.kern.syscall::132                      1      0.80%     99.20% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.80%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  125                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.020218                       # Percentage of non-idle cycles
system.cpu02.numCycles                     4794927226                       # number of cpu cycles simulated
system.cpu02.num_insts                       24962113                       # Number of instructions executed
system.cpu02.num_refs                         7669193                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 10310.856865                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  7310.856865                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     42357000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.108145                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     30033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.108145                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4108                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 12933.760404                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  9933.665984                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    890373000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.039203                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    683843500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.039203                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         68841                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency     28284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 25855.824176                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23330.349150                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    176466000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.265007                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    156360000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.260231                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         6702                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 38731.708754                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 35731.708754                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency   1314438000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.034614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency   1212627000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        33937                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency    761708000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                38.603135                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    2204811000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.037559                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1896470500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.037559                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         102778                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.872419                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          893.356558                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           2633685                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2633685                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   2204811000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.037559                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          102778                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       102778                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1896470500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.037559                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        102778                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency    789992500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                67935                       # number of replacements
system.cpu03.dcache.sampled_refs                67935                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              893.356558                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                2622504                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle         2367404344000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                  27849                       # number of writebacks
system.cpu03.dtb.data_accesses                  37734                       # DTB accesses
system.cpu03.dtb.data_acv                         125                       # DTB access violations
system.cpu03.dtb.data_hits                    2797084                       # DTB hits
system.cpu03.dtb.data_misses                     2692                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                  25874                       # DTB read accesses
system.cpu03.dtb.read_acv                          72                       # DTB read access violations
system.cpu03.dtb.read_hits                    1788889                       # DTB read hits
system.cpu03.dtb.read_misses                     2430                       # DTB read misses
system.cpu03.dtb.write_accesses                 11860                       # DTB write accesses
system.cpu03.dtb.write_acv                         53                       # DTB write access violations
system.cpu03.dtb.write_hits                   1008195                       # DTB write hits
system.cpu03.dtb.write_misses                     262                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 15421.093166                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 12419.899196                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency   1691971500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.012891                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0          109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency   1362686500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.012891                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses        109718                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                76.427650                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency    1691971500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.012891                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0           109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency   1362686500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.012891                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses         109718                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.967155                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          495.183208                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8401692                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8401692                       # number of overall hits
system.cpu03.icache.overall_miss_latency   1691971500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.012891                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0          109718                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total       109718                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency   1362686500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.012891                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses        109718                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements               109192                       # number of replacements
system.cpu03.icache.sampled_refs               109192                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              495.183208                       # Cycle average of tags in use
system.cpu03.icache.total_refs                8345288                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle         2359759480000                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.993326                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                880243                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    879257                       # ITB hits
system.cpu03.itb.fetch_misses                     986                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::wripir                 136      0.24%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrmces                   1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrfen                    1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 721      1.29%      1.54% # number of callpals executed
system.cpu03.kern.callpal::tbi                     29      0.05%      1.59% # number of callpals executed
system.cpu03.kern.callpal::wrent                    7      0.01%      1.61% # number of callpals executed
system.cpu03.kern.callpal::swpipl               46369     83.06%     84.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  5120      9.17%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrkgp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrusp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.00%     93.85% # number of callpals executed
system.cpu03.kern.callpal::whami                    3      0.01%     93.85% # number of callpals executed
system.cpu03.kern.callpal::rti                   3303      5.92%     99.77% # number of callpals executed
system.cpu03.kern.callpal::callsys                106      0.19%     99.96% # number of callpals executed
system.cpu03.kern.callpal::imb                     22      0.04%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                55823                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                    62307                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                   2946                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                  16137     30.82%     30.82% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  2430      4.64%     35.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   249      0.48%     35.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 33536     64.06%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              52352                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   16001     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   2430      7.06%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    249      0.72%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  15752     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               34432                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           2363029110500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             951606500      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             165576000      0.01%     98.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           33317150000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       2397463443000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.991572                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.469704                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               488                      
system.cpu03.kern.mode_good::user                 488                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel            3894                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               488                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.125321                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2391465544000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          357051000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    722                       # number of times the context was actually changed
system.cpu03.kern.syscall::2                        1      1.61%      1.61% # number of syscalls executed
system.cpu03.kern.syscall::3                        3      4.84%      6.45% # number of syscalls executed
system.cpu03.kern.syscall::6                       15     24.19%     30.65% # number of syscalls executed
system.cpu03.kern.syscall::12                       1      1.61%     32.26% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      1.61%     33.87% # number of syscalls executed
system.cpu03.kern.syscall::33                       1      1.61%     35.48% # number of syscalls executed
system.cpu03.kern.syscall::41                       2      3.23%     38.71% # number of syscalls executed
system.cpu03.kern.syscall::45                      10     16.13%     54.84% # number of syscalls executed
system.cpu03.kern.syscall::48                       5      8.06%     62.90% # number of syscalls executed
system.cpu03.kern.syscall::54                       6      9.68%     72.58% # number of syscalls executed
system.cpu03.kern.syscall::59                       4      6.45%     79.03% # number of syscalls executed
system.cpu03.kern.syscall::71                       6      9.68%     88.71% # number of syscalls executed
system.cpu03.kern.syscall::74                       2      3.23%     91.94% # number of syscalls executed
system.cpu03.kern.syscall::90                       1      1.61%     93.55% # number of syscalls executed
system.cpu03.kern.syscall::92                       2      3.23%     96.77% # number of syscalls executed
system.cpu03.kern.syscall::147                      2      3.23%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   62                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.006674                       # Percentage of non-idle cycles
system.cpu03.numCycles                     4794926914                       # number of cpu cycles simulated
system.cpu03.num_insts                        8508593                       # Number of instructions executed
system.cpu03.num_refs                         2813011                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18579.104478                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15579.104478                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     24896000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.055750                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     20876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.055750                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         1340                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 18980.575817                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 15980.575817                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu04.dcache.ReadReq_hits::0           1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    934167000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.034844                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    786516000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.034844                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         49217                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency     10545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu04.dcache.StoreCondReq_accesses::0        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 42586.484312                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 41784.263959                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    105870000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.169913                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     98778000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.161575                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         2364                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 53329.929768                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 50329.929768                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    987137000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.024263                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    931607000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.024263                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        18510                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency    657636500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                42.251454                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1921304000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.031133                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1718123000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.031133                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          67727                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.474055                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          485.432190                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           2107669                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2107669                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1921304000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.031133                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           67727                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        67727                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1718123000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.031133                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         67727                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency    668181500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                49850                       # number of replacements
system.cpu04.dcache.sampled_refs                49850                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              485.432190                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                2106235                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle         2368857052000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  17994                       # number of writebacks
system.cpu04.dtb.data_accesses                 303707                       # DTB accesses
system.cpu04.dtb.data_acv                          51                       # DTB access violations
system.cpu04.dtb.data_hits                    2212932                       # DTB hits
system.cpu04.dtb.data_misses                     3483                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 211522                       # DTB read accesses
system.cpu04.dtb.read_acv                          14                       # DTB read access violations
system.cpu04.dtb.read_hits                    1433226                       # DTB read hits
system.cpu04.dtb.read_misses                     3189                       # DTB read misses
system.cpu04.dtb.write_accesses                 92185                       # DTB write accesses
system.cpu04.dtb.write_acv                         37                       # DTB write access violations
system.cpu04.dtb.write_hits                    779706                       # DTB write hits
system.cpu04.dtb.write_misses                     294                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 17343.802112                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 14342.704280                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    624030000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005407                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    516050500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005407                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         35980                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               186.083893                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     624030000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005407                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    516050500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005407                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          35980                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.794692                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          406.882524                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           6618433                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       6618433                       # number of overall hits
system.cpu04.icache.overall_miss_latency    624030000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005407                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           35980                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        35980                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    516050500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005407                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         35980                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                35426                       # number of replacements
system.cpu04.icache.sampled_refs                35426                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              406.882524                       # Cycle average of tags in use
system.cpu04.icache.total_refs                6592208                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle         2369076903000                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.994948                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1529302                       # ITB accesses
system.cpu04.itb.fetch_acv                          1                       # ITB acv
system.cpu04.itb.fetch_hits                   1527959                       # ITB hits
system.cpu04.itb.fetch_misses                    1343                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::wripir                  46      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrmces                   1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrfen                    1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 374      0.86%      0.97% # number of callpals executed
system.cpu04.kern.callpal::tbi                     13      0.03%      1.00% # number of callpals executed
system.cpu04.kern.callpal::wrent                    7      0.02%      1.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl               35011     80.43%     81.45% # number of callpals executed
system.cpu04.kern.callpal::rdps                  4902     11.26%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrkgp                    1      0.00%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::whami                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::rti                   2990      6.87%     99.59% # number of callpals executed
system.cpu04.kern.callpal::callsys                131      0.30%     99.89% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.10%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                43530                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                    50926                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                   2722                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                  11281     27.84%     27.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  2429      5.99%     33.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    87      0.21%     34.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 26721     65.95%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              40518                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   11271     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   2429      9.73%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     87      0.35%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  11184     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               24971                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           2365922594000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             942802000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              58336000      0.00%     98.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           30545964000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       2397469696000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999114                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.418547                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               465                      
system.cpu04.kern.mode_good::user                 465                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel            3366                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               465                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.138146                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     2391642258000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         1762316000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    375                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                       10      9.90%      9.90% # number of syscalls executed
system.cpu04.kern.syscall::6                       10      9.90%     19.80% # number of syscalls executed
system.cpu04.kern.syscall::15                       1      0.99%     20.79% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      4.95%     25.74% # number of syscalls executed
system.cpu04.kern.syscall::20                       1      0.99%     26.73% # number of syscalls executed
system.cpu04.kern.syscall::23                       3      2.97%     29.70% # number of syscalls executed
system.cpu04.kern.syscall::24                       3      2.97%     32.67% # number of syscalls executed
system.cpu04.kern.syscall::33                       3      2.97%     35.64% # number of syscalls executed
system.cpu04.kern.syscall::45                      18     17.82%     53.47% # number of syscalls executed
system.cpu04.kern.syscall::47                       3      2.97%     56.44% # number of syscalls executed
system.cpu04.kern.syscall::59                       2      1.98%     58.42% # number of syscalls executed
system.cpu04.kern.syscall::71                      27     26.73%     85.15% # number of syscalls executed
system.cpu04.kern.syscall::74                       9      8.91%     94.06% # number of syscalls executed
system.cpu04.kern.syscall::92                       1      0.99%     95.05% # number of syscalls executed
system.cpu04.kern.syscall::97                       1      0.99%     96.04% # number of syscalls executed
system.cpu04.kern.syscall::98                       1      0.99%     97.03% # number of syscalls executed
system.cpu04.kern.syscall::132                      3      2.97%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  101                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.005052                       # Percentage of non-idle cycles
system.cpu04.numCycles                     4794939420                       # number of cpu cycles simulated
system.cpu04.num_insts                        6650879                       # Number of instructions executed
system.cpu04.num_refs                         2224497                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 19337.006428                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 16337.006428                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     21058000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.032418                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     17791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.032418                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         1089                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16438.298166                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13438.298166                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu05.dcache.ReadReq_hits::0           1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    595970500                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.029793                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    487205500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.029793                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         36255                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency       504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu05.dcache.StoreCondReq_accesses::0        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 40628.014366                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 40603.524229                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     79184000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.168876                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     73736000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.157352                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         1816                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54155.563967                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51155.563967                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    572316000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.016388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    540612000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.016388                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        10568                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency    632979500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                60.084373                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1168286500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025150                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1027817500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025150                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          46823                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.464228                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000009                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          475.369305                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -0.008825                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1814939                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1814939                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1168286500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025150                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           46823                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        46823                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1027817500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025150                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         46823                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency    633483500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                30697                       # number of replacements
system.cpu05.dcache.sampled_refs                30697                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              475.360480                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1844410                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   9889                       # number of writebacks
system.cpu05.dtb.data_accesses                 239510                       # DTB accesses
system.cpu05.dtb.data_acv                          16                       # DTB access violations
system.cpu05.dtb.data_hits                    1907568                       # DTB hits
system.cpu05.dtb.data_misses                     2257                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 159793                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1248723                       # DTB read hits
system.cpu05.dtb.read_misses                     2078                       # DTB read misses
system.cpu05.dtb.write_accesses                 79717                       # DTB write accesses
system.cpu05.dtb.write_acv                         16                       # DTB write access violations
system.cpu05.dtb.write_hits                    658845                       # DTB write hits
system.cpu05.dtb.write_misses                     179                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 18550.870225                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 15550.831289                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency    476442000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.004411                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0           25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency    399392000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.004411                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses         25683                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               229.187926                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency     476442000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.004411                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0            25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency    399392000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.004411                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses          25683                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.793070                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          406.051831                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           5796180                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       5796180                       # number of overall hits
system.cpu05.icache.overall_miss_latency    476442000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.004411                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0           25683                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total        25683                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency    399392000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.004411                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses         25683                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                25111                       # number of replacements
system.cpu05.icache.sampled_refs                25111                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              406.051831                       # Cycle average of tags in use
system.cpu05.icache.total_refs                5755138                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle         2393647872000                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995813                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1321665                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1320406                       # ITB hits
system.cpu05.itb.fetch_misses                    1259                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::wripir                  16      0.04%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrfen                    1      0.00%      0.05% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 188      0.45%      0.50% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.01%      0.51% # number of callpals executed
system.cpu05.kern.callpal::wrent                    7      0.02%      0.52% # number of callpals executed
system.cpu05.kern.callpal::swpipl               33663     80.75%     81.27% # number of callpals executed
system.cpu05.kern.callpal::rdps                  4859     11.66%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrkgp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.00%     92.94% # number of callpals executed
system.cpu05.kern.callpal::whami                    3      0.01%     92.94% # number of callpals executed
system.cpu05.kern.callpal::rti                   2783      6.68%     99.62% # number of callpals executed
system.cpu05.kern.callpal::callsys                 98      0.24%     99.85% # number of callpals executed
system.cpu05.kern.callpal::imb                     60      0.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                41688                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                    47736                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                   2646                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                  10528     27.02%     27.02% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  2430      6.24%     33.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    85      0.22%     33.48% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 25918     66.52%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              38961                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   10522     44.82%     44.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   2430     10.35%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     85      0.36%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  10438     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               23475                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           2365900092000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             932480000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              56605000      0.00%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           30574479000      1.28%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       2397463656000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999430                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.402732                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               263                      
system.cpu05.kern.mode_good::user                 263                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel            2973                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               263                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.088463                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2395059839000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         1375564000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    189                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1      1.59%      1.59% # number of syscalls executed
system.cpu05.kern.syscall::3                        6      9.52%     11.11% # number of syscalls executed
system.cpu05.kern.syscall::4                        3      4.76%     15.87% # number of syscalls executed
system.cpu05.kern.syscall::6                        6      9.52%     25.40% # number of syscalls executed
system.cpu05.kern.syscall::17                       3      4.76%     30.16% # number of syscalls executed
system.cpu05.kern.syscall::19                       4      6.35%     36.51% # number of syscalls executed
system.cpu05.kern.syscall::20                       2      3.17%     39.68% # number of syscalls executed
system.cpu05.kern.syscall::24                       2      3.17%     42.86% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      1.59%     44.44% # number of syscalls executed
system.cpu05.kern.syscall::45                      10     15.87%     60.32% # number of syscalls executed
system.cpu05.kern.syscall::47                       2      3.17%     63.49% # number of syscalls executed
system.cpu05.kern.syscall::48                       1      1.59%     65.08% # number of syscalls executed
system.cpu05.kern.syscall::54                       3      4.76%     69.84% # number of syscalls executed
system.cpu05.kern.syscall::58                       1      1.59%     71.43% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     14.29%     85.71% # number of syscalls executed
system.cpu05.kern.syscall::73                       2      3.17%     88.89% # number of syscalls executed
system.cpu05.kern.syscall::74                       2      3.17%     92.06% # number of syscalls executed
system.cpu05.kern.syscall::87                       1      1.59%     93.65% # number of syscalls executed
system.cpu05.kern.syscall::90                       1      1.59%     95.24% # number of syscalls executed
system.cpu05.kern.syscall::92                       2      3.17%     98.41% # number of syscalls executed
system.cpu05.kern.syscall::144                      1      1.59%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   63                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.004187                       # Percentage of non-idle cycles
system.cpu05.numCycles                     4794927340                       # number of cpu cycles simulated
system.cpu05.num_insts                        5819590                       # Number of instructions executed
system.cpu05.num_refs                         1915329                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 19152.795031                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 16152.795031                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     15418000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.052604                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     13003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.052604                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          805                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 12628.121538                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  9628.121538                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu06.dcache.ReadReq_hits::0            939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    296331500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.024361                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency    225933500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.024361                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         23466                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency       505000                       # number of ReadReq MSHR uncacheable cycles
system.cpu06.dcache.StoreCondReq_accesses::0         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35800.613497                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 36629.881154                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     46684000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.151557                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     43150000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.136913                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         1178                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51431.758530                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48431.758530                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    176359500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007123                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    166072500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007123                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         3429                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency    623731000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               112.767394                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     472691000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018617                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    392006000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018617                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          26895                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.464967                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          476.126408                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1417782                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1417782                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    472691000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018617                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           26895                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        26895                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    392006000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018617                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         26895                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency    624236000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                11685                       # number of replacements
system.cpu06.dcache.sampled_refs                11685                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              476.126408                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1317687                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   2303                       # number of writebacks
system.cpu06.dtb.data_accesses                   2700                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                    1470488                       # DTB hits
system.cpu06.dtb.data_misses                      365                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1828                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                     977908                       # DTB read hits
system.cpu06.dtb.read_misses                      330                       # DTB read misses
system.cpu06.dtb.write_accesses                   872                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                    492580                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17844.649792                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14844.515870                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    133246000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001665                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    110844000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          7467                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               598.183465                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     133246000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001665                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    110844000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001665                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           7467                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.792114                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          405.562391                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4478406                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4478406                       # number of overall hits
system.cpu06.icache.overall_miss_latency    133246000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001665                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            7467                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         7467                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    110844000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001665                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          7467                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 6955                       # number of replacements
system.cpu06.icache.sampled_refs                 6955                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              405.562391                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4160366                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996990                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                535488                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    535363                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  78      0.19%      0.20% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.01%      0.21% # number of callpals executed
system.cpu06.kern.callpal::wrent                    7      0.02%      0.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl               32700     81.24%     81.48% # number of callpals executed
system.cpu06.kern.callpal::rdps                  4859     12.07%     93.55% # number of callpals executed
system.cpu06.kern.callpal::wrkgp                    1      0.00%     93.55% # number of callpals executed
system.cpu06.kern.callpal::whami                    3      0.01%     93.56% # number of callpals executed
system.cpu06.kern.callpal::rti                   2582      6.42%     99.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      0.02%    100.00% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                40249                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                    43277                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                   2652                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                   9947     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  2429      6.43%     32.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    86      0.23%     32.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 25336     67.03%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              37798                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    9947     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   2429     10.88%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     86      0.39%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   9861     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               22323                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           2365648905000     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             924046500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              56236500      0.00%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           30836328000      1.29%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       2397465516000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.389209                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                68                      
system.cpu06.kern.mode_good::user                  68                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel            2662                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.025545                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     2396529155000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25334000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.003010                       # Percentage of non-idle cycles
system.cpu06.numCycles                     4794931060                       # number of cpu cycles simulated
system.cpu06.num_insts                        4485487                       # Number of instructions executed
system.cpu06.num_refs                         1474579                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 18484.525080                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 15484.525080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     17320000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.035211                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     14509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.035211                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          937                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14764.669561                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11764.669561                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu07.dcache.ReadReq_hits::0            995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    394541500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.026144                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    314375500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.026144                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         26722                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency       507000                       # number of ReadReq MSHR uncacheable cycles
system.cpu07.dcache.StoreCondReq_accesses::0         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 35720.316623                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 37142.327650                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     54152000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.159949                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     50105000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.142330                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         1349                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54182.614200                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51182.614200                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    513597000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.017122                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    485160000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9479                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency    613559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                75.166262                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     908138500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.022974                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    799535500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.022974                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          36201                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.461897                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          472.982184                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1539515                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1539515                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    908138500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.022974                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           36201                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        36201                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    799535500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.022974                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         36201                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency    614066500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                20600                       # number of replacements
system.cpu07.dcache.sampled_refs                20600                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              472.982184                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1548425                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle         2396974430000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   8083                       # number of writebacks
system.cpu07.dtb.data_accesses                  49579                       # DTB accesses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_hits                    1613834                       # DTB hits
system.cpu07.dtb.data_misses                      477                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1048149                       # DTB read hits
system.cpu07.dtb.read_misses                      371                       # DTB read misses
system.cpu07.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu07.dtb.write_acv                          5                       # DTB write access violations
system.cpu07.dtb.write_hits                    565685                       # DTB write hits
system.cpu07.dtb.write_misses                     106                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18290.969743                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15290.922759                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    194652500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002193                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0           10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    162726000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses         10642                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               461.055885                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     194652500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002193                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0            10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    162726000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002193                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses          10642                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 0.792101                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          405.555884                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4843155                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4843155                       # number of overall hits
system.cpu07.icache.overall_miss_latency    194652500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002193                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0           10642                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total        10642                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    162726000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002193                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses         10642                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                10128                       # number of replacements
system.cpu07.icache.sampled_refs                10128                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              405.555884                       # Cycle average of tags in use
system.cpu07.icache.total_refs                4669574                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle         2396745826000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.996575                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                674028                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    673876                       # ITB hits
system.cpu07.itb.fetch_misses                     152                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::wripir                  15      0.04%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrfen                    1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  73      0.18%      0.22% # number of callpals executed
system.cpu07.kern.callpal::wrent                    7      0.02%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpipl               32932     81.27%     81.51% # number of callpals executed
system.cpu07.kern.callpal::rdps                  4857     11.99%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrkgp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::whami                    3      0.01%     93.51% # number of callpals executed
system.cpu07.kern.callpal::rti                   2612      6.45%     99.96% # number of callpals executed
system.cpu07.kern.callpal::callsys                 15      0.04%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                40522                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                    43671                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                   2651                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                  10086     26.50%     26.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  2428      6.38%     32.88% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    85      0.22%     33.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 25459     66.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              38058                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   10084     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   2428     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     85      0.38%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   9999     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               22596                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           2365607522000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             912152500      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              54984500      0.00%     98.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           31243143000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       2397817802000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999802                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.392749                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                96                      
system.cpu07.kern.mode_good::user                  97                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel            2686                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.035741                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     2397535047000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          282753000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     74                       # number of times the context was actually changed
system.cpu07.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu07.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu07.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu07.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.003425                       # Percentage of non-idle cycles
system.cpu07.numCycles                     4795638020                       # number of cpu cycles simulated
system.cpu07.num_insts                        4853314                       # Number of instructions executed
system.cpu07.num_refs                         1618062                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18364.238411                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15364.238411                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     13865000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.080089                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.080089                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses          755                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 13925.164104                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 10925.164104                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0            915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    309723500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.023722                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    242997500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         22242                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       509000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 35308.068460                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 36277.425204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     43323000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.151090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     40014000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.135821                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         1103                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 51281.299525                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 48281.299525                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    129434000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.005438                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    121862000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.005438                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         2524                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency    391589000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                45.457238                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     439157500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.017668                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    364859500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          24766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.462193                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001871                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          473.285591                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1           -1.915693                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1376967                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1376967                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    439157500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.017668                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           24766                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        24766                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    364859500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.017668                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         24766                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency    392098000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                10804                       # number of replacements
system.cpu08.dcache.sampled_refs                10804                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              471.369898                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 491120                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1628                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1421838                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     946920                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    474918                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18282.647585                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15282.484957                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    112420000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001416                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     93972000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001416                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          6149                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               320.728879                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     112420000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001416                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     93972000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001416                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           6149                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.792801                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          405.914275                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4336128                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4336128                       # number of overall hits
system.cpu08.icache.overall_miss_latency    112420000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001416                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            6149                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         6149                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     93972000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001416                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          6149                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5717                       # number of replacements
system.cpu08.icache.sampled_refs                 5717                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              405.914275                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1833607                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.997191                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                511918                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    511918                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu08.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu08.kern.callpal::swpipl               32539     81.46%     81.54% # number of callpals executed
system.cpu08.kern.callpal::rdps                  4856     12.16%     93.70% # number of callpals executed
system.cpu08.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu08.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu08.kern.callpal::rti                   2513      6.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                39943                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                    42458                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                   2655                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                   9839     26.19%     26.19% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  2428      6.46%     32.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 25214     67.12%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              37566                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    9839     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   2428     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   9754     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               22106                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           2365090014000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             691835500      0.03%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              57837500      0.00%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           31623864000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       2397463551000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.386849                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel            2535                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.002809                       # Percentage of non-idle cycles
system.cpu08.numCycles                     4794927130                       # number of cpu cycles simulated
system.cpu08.num_insts                        4342277                       # Number of instructions executed
system.cpu08.num_refs                         1424803                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 17687.578419                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 14687.578419                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     14097000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.086452                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     11706000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.086452                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          797                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 14220.026261                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 11220.003622                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu09.dcache.ReadReq_hits::0            916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    314063500                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.023533                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    247805000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         22086                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu09.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 33246.522411                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 35206.927176                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43021000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.158133                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     39643000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.137602                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         1126                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 50325.343986                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 47325.343986                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    113383000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.004856                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    106624000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         2253                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency    388868500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                21.958459                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     427446500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.017354                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    354429000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.017354                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          24339                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.472020                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000940                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          483.348051                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1           -0.962530                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1378153                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1378153                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    427446500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.017354                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           24339                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        24339                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    354429000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.017354                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         24339                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency    389525500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                10279                       # number of replacements
system.cpu09.dcache.sampled_refs                10279                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              482.385520                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 225711                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1347                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1422451                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     947637                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    474814                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18150.391262                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15150.309749                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency    111334500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001413                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     92932000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          6134                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               321.326552                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency     111334500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001413                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     92932000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001413                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           6134                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.792026                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          405.517482                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4336377                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4336377                       # number of overall hits
system.cpu09.icache.overall_miss_latency    111334500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001413                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            6134                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         6134                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     92932000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001413                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          6134                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 5702                       # number of replacements
system.cpu09.icache.sampled_refs                 5702                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              405.517482                       # Cycle average of tags in use
system.cpu09.icache.total_refs                1832204                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.997197                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                511714                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    511714                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu09.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu09.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu09.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu09.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu09.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu09.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                39927                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                   2656                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                   9835     26.19%     26.19% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  2427      6.46%     32.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 25204     67.12%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    9835     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   9750     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               22097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           2364707183000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             688719500      0.03%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55460500      0.00%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           32012154000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.386843                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.002803                       # Percentage of non-idle cycles
system.cpu09.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu09.num_insts                        4342511                       # Number of instructions executed
system.cpu09.num_refs                         1425415                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 17978.313253                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 14978.313253                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     14922000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.035250                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     12432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.035250                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          830                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0        937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 14086.206112                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 11086.183373                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu10.dcache.ReadReq_hits::0            915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    309727500                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.023445                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    243763000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.023445                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         21988                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency       656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu10.dcache.StoreCondReq_accesses::0         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 33346.645367                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 35232.600733                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     41750000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.153620                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     38474000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.133988                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         1092                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 50571.130580                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 47571.130580                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    121219000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.005169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114028000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.005169                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2397                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency    384119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                33.660248                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     430946500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.017398                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    357791000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.017398                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          24385                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.466114                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          477.300493                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1377241                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1377241                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    430946500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.017398                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           24385                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        24385                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    357791000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.017398                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         24385                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency    384775000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10178                       # number of replacements
system.cpu10.dcache.sampled_refs                10178                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              477.300493                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 342594                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1256                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1435881                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     961315                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    474566                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 17753.316953                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 14753.153153                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency    108384000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001389                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     90068000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          6105                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               327.712850                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency     108384000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001389                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     90068000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001389                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           6105                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.792015                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          405.511605                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4389867                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4389867                       # number of overall hits
system.cpu10.icache.overall_miss_latency    108384000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001389                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            6105                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         6105                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     90068000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001389                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          6105                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 5673                       # number of replacements
system.cpu10.icache.sampled_refs                 5673                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              405.511605                       # Cycle average of tags in use
system.cpu10.icache.total_refs                1859115                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.997171                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                511714                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    511714                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu10.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu10.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu10.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu10.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu10.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu10.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                39927                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                   2658                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           2364252620000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             683779500      0.03%     98.64% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              54726500      0.00%     98.65% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           32472384000      1.35%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       2397463510000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.002829                       # Percentage of non-idle cycles
system.cpu10.numCycles                     4794927048                       # number of cpu cycles simulated
system.cpu10.num_insts                        4395972                       # Number of instructions executed
system.cpu10.num_refs                         1438845                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19991.336634                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16991.336634                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     16153000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.064931                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     13729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.064931                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          808                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 13675.423244                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 10675.406415                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu11.dcache.ReadReq_hits::0            907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    406310500                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.031704                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    317177000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.031704                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         29711                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency       653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu11.dcache.StoreCondReq_accesses::0         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 34625.806452                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 35820.976492                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     42936000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.152428                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     39618000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.135956                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         1106                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 88845.989305                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 85845.989305                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    415355000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010080                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    401330000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010080                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4675                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency    381559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                20.864116                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     821665500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.024545                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    718507000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.024545                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          34386                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.453488                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          464.372120                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1366550                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1366550                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    821665500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.024545                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           34386                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        34386                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    718507000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.024545                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         34386                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency    382212500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                17537                       # number of replacements
system.cpu11.dcache.sampled_refs                17537                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              464.372120                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 365894                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   3782                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1424074                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     949494                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    474580                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17010.527175                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14010.445569                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency    104223500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001408                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     85842000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          6127                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               322.908867                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency     104223500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001408                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     85842000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001408                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           6127                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.792038                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          405.523271                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           4344532                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       4344532                       # number of overall hits
system.cpu11.icache.overall_miss_latency    104223500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001408                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            6127                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         6127                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     85842000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001408                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          6127                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 5695                       # number of replacements
system.cpu11.icache.sampled_refs                 5695                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              405.523271                       # Cycle average of tags in use
system.cpu11.icache.total_refs                1838966                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.997037                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                511714                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    511714                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu11.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu11.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu11.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu11.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu11.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu11.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                39927                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                   2660                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           2363540844000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             979691500      0.04%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              55461500      0.00%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           32887520000      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.002963                       # Percentage of non-idle cycles
system.cpu11.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu11.num_insts                        4350659                       # Number of instructions executed
system.cpu11.num_refs                         1427038                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17006.337136                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14006.337136                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     13418000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.051816                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.051816                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          789                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14129.222167                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11129.199436                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu12.dcache.ReadReq_hits::0            915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    310800500                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.023464                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency    244809000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.023464                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         21997                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu12.dcache.StoreCondReq_accesses::0         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 32733.852140                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 34962.996390                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     42063000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.156975                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     38739000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.135353                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         1108                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50105.335157                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47105.335157                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    109881000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.004730                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    103302000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.004730                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         2193                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency    378973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                21.058019                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     420681500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.017265                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    348111000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.017265                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          24190                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.479572                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000960                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          491.082107                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1           -0.982894                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1376923                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1376923                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    420681500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.017265                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           24190                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        24190                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    348111000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.017265                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         24190                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency    379630500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10169                       # number of replacements
system.cpu12.dcache.sampled_refs                10169                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              490.099213                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 214139                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   1296                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1427084                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     952611                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    474473                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17646.751551                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14646.588312                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    108104000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001404                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     89725000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001404                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               327.104145                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     108104000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001404                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     89725000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001404                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.792799                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          405.913004                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           4355611                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       4355611                       # number of overall hits
system.cpu12.icache.overall_miss_latency    108104000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001404                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            6126                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         6126                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     89725000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001404                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 5694                       # number of replacements
system.cpu12.icache.sampled_refs                 5694                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              405.913004                       # Cycle average of tags in use
system.cpu12.icache.total_refs                1862531                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                511510                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    511510                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu12.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu12.kern.callpal::swpipl               32513     81.46%     81.54% # number of callpals executed
system.cpu12.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu12.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu12.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu12.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                39911                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                    42424                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                   2661                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                   9832     26.19%     26.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 25193     67.12%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              37536                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    9832     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   9747     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               22090                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           2363514490500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             678415000      0.03%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              53795500      0.00%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           33216777000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       2397463478000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.386893                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu12.numCycles                     4794926984                       # number of cpu cycles simulated
system.cpu12.num_insts                        4361737                       # Number of instructions executed
system.cpu12.num_refs                         1430047                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17434.620174                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14434.620174                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     14000000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.044631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     11591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.044631                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses          803                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 13568.450486                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 10568.427753                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu13.dcache.ReadReq_hits::0            915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    298424500                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.023457                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    232442000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.023457                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         21994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency       632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu13.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 32846.573209                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35445.761167                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     42175000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.156911                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     38884000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.134058                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         1097                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 50384.100045                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 47384.100045                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    112810000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.004830                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    106093000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.004830                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         2239                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency    376429000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                29.615242                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     411234500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017294                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    338535000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017294                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          24233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.470982                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000010                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          482.285183                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -0.010330                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1377022                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1377022                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    411234500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017294                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           24233                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        24233                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    338535000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017294                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         24233                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency    377061000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                10235                       # number of replacements
system.cpu13.dcache.sampled_refs                10235                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              482.274853                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 303112                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1335                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1429988                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     955540                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    474448                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17328.398495                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14328.316702                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    105928500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001398                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     87589000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          6113                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               325.212111                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     105928500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001398                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     87589000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001398                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           6113                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.792043                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          405.526060                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4366585                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4366585                       # number of overall hits
system.cpu13.icache.overall_miss_latency    105928500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001398                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            6113                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         6113                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     87589000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001398                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          6113                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 5681                       # number of replacements
system.cpu13.icache.sampled_refs                 5681                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              405.526060                       # Cycle average of tags in use
system.cpu13.icache.total_refs                1847530                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                511492                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    511492                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu13.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu13.kern.callpal::swpipl               32511     81.46%     81.54% # number of callpals executed
system.cpu13.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu13.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu13.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu13.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                39909                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                    42422                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                   2663                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                   9831     26.19%     26.19% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 25192     67.12%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              37534                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    9831     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   9746     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               22088                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           2363115327500     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             675948000      0.03%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              54210500      0.00%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           33617987000      1.40%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       2397463473000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.386869                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu13.numCycles                     4794926974                       # number of cpu cycles simulated
system.cpu13.num_insts                        4372698                       # Number of instructions executed
system.cpu13.num_refs                         1432951                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 16107.382550                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 13107.382550                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     12000000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.036111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      9765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.036111                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          745                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 12732.461602                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  9732.438541                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu14.dcache.ReadReq_hits::0            913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    276052500                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.023175                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    211009000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.023175                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         21681                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency       652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu14.dcache.StoreCondReq_accesses::0         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 35456.538171                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 37196.229649                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     46909000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.162611                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     43408000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.143437                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         1167                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 50623.715753                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 47623.715753                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    118257000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.005040                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    111249000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.005040                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2336                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency    373769500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                18.166585                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     394309500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.017167                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    322258000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.017167                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          24017                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.476373                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          487.805944                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1374965                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1374965                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    394309500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.017167                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           24017                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        24017                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    322258000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.017167                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         24017                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency    374421500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                10151                       # number of replacements
system.cpu14.dcache.sampled_refs                10151                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              487.805944                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 184409                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1266                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1430306                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     956060                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    474246                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17134.501966                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14134.338139                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    104589000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001394                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     86276000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          6104                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               326.601023                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     104589000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001394                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     86276000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001394                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           6104                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.792044                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          405.526668                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4372221                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4372221                       # number of overall hits
system.cpu14.icache.overall_miss_latency    104589000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001394                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            6104                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         6104                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     86276000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001394                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          6104                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5672                       # number of replacements
system.cpu14.icache.sampled_refs                 5672                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              405.526668                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1852481                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.997200                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                511288                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    511288                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu14.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu14.kern.callpal::swpipl               32498     81.46%     81.54% # number of callpals executed
system.cpu14.kern.callpal::rdps                  4850     12.16%     93.70% # number of callpals executed
system.cpu14.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu14.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu14.kern.callpal::rti                   2510      6.29%    100.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                39893                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                    42405                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                   2664                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                   9827     26.19%     26.19% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  2425      6.46%     32.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 25182     67.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              37519                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    9827     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   2425     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   9742     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               22079                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           2362710832500     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             673018000      0.03%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              67030500      0.00%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           34012590000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       2397463471000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.386864                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.002800                       # Percentage of non-idle cycles
system.cpu14.numCycles                     4794926970                       # number of cpu cycles simulated
system.cpu14.num_insts                        4378325                       # Number of instructions executed
system.cpu14.num_refs                         1433268                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12275.862069                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9275.862069                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      7832000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.024509                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      5918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.024509                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          638                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 11925.116368                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  8925.092375                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu15.dcache.ReadReq_hits::0            913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    248507500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.022298                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    185990000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.022298                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         20839                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency       655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu15.dcache.StoreCondReq_accesses::0         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 39085.072231                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37181.518152                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     48700000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.154533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     45064000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.150316                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         1212                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49864.028777                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46864.028777                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    138622000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.005970                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    130282000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.005970                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2780                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency    371089000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                25.479352                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     387129500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.016868                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    316272000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.016868                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          23619                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.598741                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          613.110766                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1376600                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1376600                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    387129500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.016868                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           23619                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        23619                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    316272000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.016868                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         23619                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency    371744000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                10316                       # number of replacements
system.cpu15.dcache.sampled_refs                10316                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              613.110766                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 262845                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1411                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1436870                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     960486                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    476384                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16369.000979                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13368.919360                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    100276500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001390                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     81898000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               328.379438                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     100276500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001390                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     81898000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001390                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.802989                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          411.130300                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4400175                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4400175                       # number of overall hits
system.cpu15.icache.overall_miss_latency    100276500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001390                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            6126                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         6126                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     81898000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001390                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5690                       # number of replacements
system.cpu15.icache.sampled_refs                 5690                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              411.130300                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1868479                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.997193                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                514834                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    514834                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu15.kern.callpal::wrent                    7      0.02%      0.07% # number of callpals executed
system.cpu15.kern.callpal::swpipl               32892     81.64%     81.72% # number of callpals executed
system.cpu15.kern.callpal::rdps                  4850     12.04%     93.76% # number of callpals executed
system.cpu15.kern.callpal::wrkgp                    1      0.00%     93.76% # number of callpals executed
system.cpu15.kern.callpal::whami                    3      0.01%     93.77% # number of callpals executed
system.cpu15.kern.callpal::rti                   2510      6.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                40287                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                    42799                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                   2666                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                   9945     26.23%     26.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  2425      6.40%     32.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   164      0.43%     33.06% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 25379     66.94%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              37913                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    9945     44.25%     44.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   2425     10.79%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    164      0.73%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   9939     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               22473                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           2362259629500     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             670643000      0.03%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              94553500      0.00%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           34438993000      1.44%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       2397463819000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391623                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.002807                       # Percentage of non-idle cycles
system.cpu15.numCycles                     4794927666                       # number of cpu cycles simulated
system.cpu15.num_insts                        4406301                       # Number of instructions executed
system.cpu15.num_refs                         1439908                       # Number of memory references
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2731008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 308                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        459                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 34554.378947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 22554.378947                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           9847998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                  285                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              285                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      6427998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                285                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 98490.622664                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 86484.621636                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       4215398650                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               42800                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           42800                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   3701541806                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             42800                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3632.193297                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                16917                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      61445814                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               43085                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43085                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         4225246648                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 43085                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43085                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    3707969804                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               43085                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                      0.018442                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                 0.295068                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              43085                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43085                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        4225246648                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                43085                       # number of overall misses
system.iocache.overall_misses::total            43085                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   3707969804                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              43085                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     43053                       # number of replacements
system.iocache.sampled_refs                     43053                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                     0.295068                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle              2352390971000                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       42768                       # number of writebacks
system.l2.ReadExReq_accesses::0                157758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                 74085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                 50206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                 14558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                 13422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  7127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  1354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  7089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            329392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  108590.290191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  231234.217453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  341213.938573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  1176740.417640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  1276336.388020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  2403674.337028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  12652132.200886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  2416559.035125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  37650520.879121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  33458958.984375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 39839504.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 36999971.922246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 39201343.249428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 33524436.399217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 39563480.369515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 31034396.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40007.862972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency          17130987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                  157758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                   74085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                   50206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                   14558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                   13422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    7127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    1354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    7089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              329392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency     13178270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.087958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        4.446136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        6.560809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       22.626185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       24.541201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       46.217483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      243.273264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       46.465228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      723.938462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      643.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     766.027907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     711.429806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     753.757437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     644.602740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     760.720554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     596.724638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                329392                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                 1821664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                  290416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                  577261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                  147622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   72938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                   49893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   18700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   24863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   15498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                   15106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                  15090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                  23407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  15117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  15157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  15197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  15204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3133133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    68919.127844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    7384864.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    427933.732837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    1757124.940277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1195858.172556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    2066876.639191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    28435534.793814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    5535869.292524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    54083272.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    62687428.977273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   64145276.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   66065793.413174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   61636801.675978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   21506798.245614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39976.286803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                     1661578                       # number of ReadReq hits
system.l2.ReadReq_hits::1                      288922                       # number of ReadReq hits
system.l2.ReadReq_hits::2                      551479                       # number of ReadReq hits
system.l2.ReadReq_hits::3                      141343                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       63712                       # number of ReadReq hits
system.l2.ReadReq_hits::5                       44555                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       18312                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       22870                       # number of ReadReq hits
system.l2.ReadReq_hits::8                       15294                       # number of ReadReq hits
system.l2.ReadReq_hits::9                       14930                       # number of ReadReq hits
system.l2.ReadReq_hits::10                      14916                       # number of ReadReq hits
system.l2.ReadReq_hits::11                      23235                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      14943                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      14990                       # number of ReadReq hits
system.l2.ReadReq_hits::14                      15018                       # number of ReadReq hits
system.l2.ReadReq_hits::15                      14691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2920788                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            11032987500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.087879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.005144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.044663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.042534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.126491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.106989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.020749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.080159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.011651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.011531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.007348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.011510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.011018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.011779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.033741                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                    160086                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1494                       # number of ReadReq misses
system.l2.ReadReq_misses::2                     25782                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      6279                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      9226                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      5338                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       388                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1993                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       204                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       176                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      172                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      167                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      179                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                212345                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        8478011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.116419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.730249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.367383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.436615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.907620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.250616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         11.340963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.529783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         13.684088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         14.039190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        14.054076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.060367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        14.028974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        13.991951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        13.955123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        13.948698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  212076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency    973528000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                70360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                27922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                35076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                10498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 5851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 2494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 2459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 2131                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                2349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                4588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                2123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                2377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                2665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           180250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 108731.566231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 273990.151135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 218107.908541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 728743.855973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 1307529.140318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 1761536.495510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 3067503.207698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 2628987.285223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 3111164.294429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 3590029.563585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 3256855.257556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 1667470.139494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 3603557.701366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 3636099.334601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3218490.954985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2870676.547842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40054.224688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          7650353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  70360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                  27922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                  35076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                  10498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   5851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   2494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2910                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   2459                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   2131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  2349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  4588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  2377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  2665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             180250                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     7219774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       2.561825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       6.455483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       5.138841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.169937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      30.806700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      41.503569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      72.273456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      61.941581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      73.302155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      84.584702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     76.734781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     39.287271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     84.903439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     85.670152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     75.830879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     67.636023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               180250                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency   7115958000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                    471399                       # number of Writeback hits
system.l2.Writeback_hits::total                471399                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets 13615.384615                       # average number of cycles each access was blocked
system.l2.avg_refs                           7.504021                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets           177000                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                  1979422                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                   364501                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                   627467                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                   162180                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    86360                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    57020                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    20054                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    31952                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    15953                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    15618                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15520                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   23870                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   15554                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   15668                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   15630                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   15756                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3462525                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     88609.426322                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     372642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     370637.133495                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     1351632.888612                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1243552.388732                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     2259444.404332                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     16167608.783008                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     3101076.249725                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     42737442.336874                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     40936009.447674                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    46629096.854305                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    44352715.748031                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    46094884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    41539785.398230                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    46019566.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    26445046.478873                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   39995.495579                       # average overall mshr miss latency
system.l2.demand_hits::0                      1661578                       # number of demand (read+write) hits
system.l2.demand_hits::1                       288922                       # number of demand (read+write) hits
system.l2.demand_hits::2                       551479                       # number of demand (read+write) hits
system.l2.demand_hits::3                       141343                       # number of demand (read+write) hits
system.l2.demand_hits::4                        63712                       # number of demand (read+write) hits
system.l2.demand_hits::5                        44555                       # number of demand (read+write) hits
system.l2.demand_hits::6                        18312                       # number of demand (read+write) hits
system.l2.demand_hits::7                        22870                       # number of demand (read+write) hits
system.l2.demand_hits::8                        15294                       # number of demand (read+write) hits
system.l2.demand_hits::9                        14930                       # number of demand (read+write) hits
system.l2.demand_hits::10                       14916                       # number of demand (read+write) hits
system.l2.demand_hits::11                       23235                       # number of demand (read+write) hits
system.l2.demand_hits::12                       14943                       # number of demand (read+write) hits
system.l2.demand_hits::13                       14990                       # number of demand (read+write) hits
system.l2.demand_hits::14                       15018                       # number of demand (read+write) hits
system.l2.demand_hits::15                       14691                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2920788                       # number of demand (read+write) hits
system.l2.demand_miss_latency             28163974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.160574                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.207349                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.121103                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.128481                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.262251                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.218608                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.086865                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.284239                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.041309                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.044052                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.038918                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.026602                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.039282                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.043273                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.039155                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067593                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                     317844                       # number of demand (read+write) misses
system.l2.demand_misses::1                      75579                       # number of demand (read+write) misses
system.l2.demand_misses::2                      75988                       # number of demand (read+write) misses
system.l2.demand_misses::3                      20837                       # number of demand (read+write) misses
system.l2.demand_misses::4                      22648                       # number of demand (read+write) misses
system.l2.demand_misses::5                      12465                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1742                       # number of demand (read+write) misses
system.l2.demand_misses::7                       9082                       # number of demand (read+write) misses
system.l2.demand_misses::8                        659                       # number of demand (read+write) misses
system.l2.demand_misses::9                        688                       # number of demand (read+write) misses
system.l2.demand_misses::10                       604                       # number of demand (read+write) misses
system.l2.demand_misses::11                       635                       # number of demand (read+write) misses
system.l2.demand_misses::12                       611                       # number of demand (read+write) misses
system.l2.demand_misses::13                       678                       # number of demand (read+write) misses
system.l2.demand_misses::14                       612                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1065                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                 541737                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21656281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           0.273549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.485505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.862943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.338685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.269893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           9.496107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          27.000499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          16.946294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          33.941453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          34.669484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         34.888402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         22.684039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         34.812138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         34.558846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         34.642866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         34.365829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   541468                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.124312                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.009379                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.017128                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.004878                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.002892                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.002376                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.002166                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.003964                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002085                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001982                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001980                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.002090                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002033                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001999                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.007622                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.380408                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4073.441359                       # Average occupied blocks per context
system.l2.occ_blocks::1                    307.338295                       # Average occupied blocks per context
system.l2.occ_blocks::2                    561.250738                       # Average occupied blocks per context
system.l2.occ_blocks::3                    159.844991                       # Average occupied blocks per context
system.l2.occ_blocks::4                     94.749279                       # Average occupied blocks per context
system.l2.occ_blocks::5                     77.865721                       # Average occupied blocks per context
system.l2.occ_blocks::6                     70.969329                       # Average occupied blocks per context
system.l2.occ_blocks::7                    129.885472                       # Average occupied blocks per context
system.l2.occ_blocks::8                     68.328540                       # Average occupied blocks per context
system.l2.occ_blocks::9                     64.959717                       # Average occupied blocks per context
system.l2.occ_blocks::10                    64.884934                       # Average occupied blocks per context
system.l2.occ_blocks::11                    68.484189                       # Average occupied blocks per context
system.l2.occ_blocks::12                    66.825528                       # Average occupied blocks per context
system.l2.occ_blocks::13                    66.630419                       # Average occupied blocks per context
system.l2.occ_blocks::14                    65.512483                       # Average occupied blocks per context
system.l2.occ_blocks::15                   249.756253                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12465.221683                       # Average occupied blocks per context
system.l2.overall_accesses::0                 1979422                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                  364501                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                  627467                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                  162180                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   86360                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   57020                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   20054                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   31952                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   15953                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   15618                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15520                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  23870                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  15554                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  15668                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  15630                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  15756                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3462525                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    88609.426322                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    372642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    370637.133495                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    1351632.888612                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1243552.388732                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    2259444.404332                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    16167608.783008                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    3101076.249725                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    42737442.336874                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    40936009.447674                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   46629096.854305                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   44352715.748031                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   46094884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   41539785.398230                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   46019566.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   26445046.478873                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  39995.495579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                     1661578                       # number of overall hits
system.l2.overall_hits::1                      288922                       # number of overall hits
system.l2.overall_hits::2                      551479                       # number of overall hits
system.l2.overall_hits::3                      141343                       # number of overall hits
system.l2.overall_hits::4                       63712                       # number of overall hits
system.l2.overall_hits::5                       44555                       # number of overall hits
system.l2.overall_hits::6                       18312                       # number of overall hits
system.l2.overall_hits::7                       22870                       # number of overall hits
system.l2.overall_hits::8                       15294                       # number of overall hits
system.l2.overall_hits::9                       14930                       # number of overall hits
system.l2.overall_hits::10                      14916                       # number of overall hits
system.l2.overall_hits::11                      23235                       # number of overall hits
system.l2.overall_hits::12                      14943                       # number of overall hits
system.l2.overall_hits::13                      14990                       # number of overall hits
system.l2.overall_hits::14                      15018                       # number of overall hits
system.l2.overall_hits::15                      14691                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                 2920788                       # number of overall hits
system.l2.overall_miss_latency            28163974500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.160574                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.207349                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.121103                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.128481                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.262251                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.218608                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.086865                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.284239                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.041309                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.044052                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.038918                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.026602                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.039282                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.043273                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.039155                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067593                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                    317844                       # number of overall misses
system.l2.overall_misses::1                     75579                       # number of overall misses
system.l2.overall_misses::2                     75988                       # number of overall misses
system.l2.overall_misses::3                     20837                       # number of overall misses
system.l2.overall_misses::4                     22648                       # number of overall misses
system.l2.overall_misses::5                     12465                       # number of overall misses
system.l2.overall_misses::6                      1742                       # number of overall misses
system.l2.overall_misses::7                      9082                       # number of overall misses
system.l2.overall_misses::8                       659                       # number of overall misses
system.l2.overall_misses::9                       688                       # number of overall misses
system.l2.overall_misses::10                      604                       # number of overall misses
system.l2.overall_misses::11                      635                       # number of overall misses
system.l2.overall_misses::12                      611                       # number of overall misses
system.l2.overall_misses::13                      678                       # number of overall misses
system.l2.overall_misses::14                      612                       # number of overall misses
system.l2.overall_misses::15                     1065                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                541737                       # number of overall misses
system.l2.overall_mshr_hits                       269                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       21656281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          0.273549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.485505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.862943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.338685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.269893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          9.496107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         27.000499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         16.946294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         33.941453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         34.669484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        34.888402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        22.684039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        34.812138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        34.558846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        34.642866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        34.365829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  541468                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency   8089486000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                         354789                       # number of replacements
system.l2.sampled_refs                         354789                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18655.948931                       # Cycle average of tags in use
system.l2.total_refs                          2662344                       # Total number of references to valid blocks.
system.l2.warmup_cycle                     6028361000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           172567                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               26954346                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                     6.79                       # Real time elapsed on the host
host_tick_rate                             1634958026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   182901273                       # Number of instructions simulated
sim_seconds                                  0.011094                       # Number of seconds simulated
sim_ticks                                 11094490000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0        14660                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency        11660                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          288                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          288                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       733000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.147929                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           50                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.147929                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           50                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         15227                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        15227                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 17863.970588                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 14863.970588                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             14955                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         14955                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      4859000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.017863                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             272                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      4043000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.017863                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           272                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29407500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 17756.410256                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 17072.463768                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          170                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1385000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.314516                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           78                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1178000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.278226                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           69                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7247                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7247                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 47961.904762                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 44961.904762                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7142                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7142                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      5036000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.014489                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            105                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      4721000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.014489                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          105                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15632500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                       50                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          22474                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        22474                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 26246.684350                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 23246.684350                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              22097                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          22097                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       9895000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.016775                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              377                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          377                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      8764000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.016775                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            377                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.815941                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          835.523481                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         22474                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        22474                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 26246.684350                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 23246.684350                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             22097                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         22097                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      9895000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.016775                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             377                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          377                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      8764000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.016775                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           377                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45040000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   87                       # number of replacements
system.cpu00.dcache.sampled_refs                   87                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              832.523481                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   4350                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     19                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      23406                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      15792                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      7614                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         77037                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        77037                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17308.695652                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14308.695652                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             76807                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         76807                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      3981000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002986                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             230                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3291000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           230                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                69.795652                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          77037                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        77037                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17308.695652                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14308.695652                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              76807                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          76807                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       3981000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002986                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              230                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          230                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3291000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002986                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            230                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         77037                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        77037                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17308.695652                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14308.695652                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             76807                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         76807                       # number of overall hits
system.cpu00.icache.overall_miss_latency      3981000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002986                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             230                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          230                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3291000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002986                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           230                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  230                       # number of replacements
system.cpu00.icache.sampled_refs                  230                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  16053                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.985456                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  5778                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      5778                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 400     88.50%     88.50% # number of callpals executed
system.cpu00.kern.callpal::rdps                    27      5.97%     94.47% # number of callpals executed
system.cpu00.kern.callpal::rti                     25      5.53%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  452                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      477                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    152     33.78%     33.78% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.11%     34.89% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    11      2.44%     37.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      2.00%     39.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   273     60.67%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                450                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     152     47.50%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.56%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     11      3.44%     52.50% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      2.81%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    143     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 320                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            10626023000     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2374500      0.02%     98.94% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4455000      0.04%     98.98% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5776500      0.05%     99.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             104159000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        10742788000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.523810                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.014544                       # Percentage of non-idle cycles
system.cpu00.numCycles                       21485576                       # number of cpu cycles simulated
system.cpu00.num_insts                          77037                       # Number of instructions executed
system.cpu00.num_refs                           23454                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 19885.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 16885.714286                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           76                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       696000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.315315                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.315315                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          6286                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6286                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 19652.719665                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 16652.719665                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              6047                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6047                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      4697000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.038021                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             239                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      3980000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.038021                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           239                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0        14000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 14589.743590                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           44                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       686000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.526882                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           49                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       569000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.419355                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 55133.333333                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 52133.333333                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2933                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2933                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1654000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.010125                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1564000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.010125                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3940500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                14.617647                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           9249                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9249                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 23609.665428                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 20609.665428                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               8980                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           8980                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       6351000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.029084                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              269                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          269                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      5544000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.029084                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            269                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.449656                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          460.447928                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          9249                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9249                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 23609.665428                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 20609.665428                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              8980                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          8980                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      6351000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.029084                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             269                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          269                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      5544000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.029084                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           269                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3940500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   68                       # number of replacements
system.cpu01.dcache.sampled_refs                   68                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              460.447928                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                    994                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     13                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       9473                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       6397                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3076                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         29094                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        29094                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0        15500                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency        12500                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             29042                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         29042                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       806000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001787                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       650000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001787                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               312.269231                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          29094                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        29094                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0        15500                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency        12500                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              29042                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          29042                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        806000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001787                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       650000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001787                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         29094                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        29094                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0        15500                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency        12500                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             29042                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         29042                       # number of overall hits
system.cpu01.icache.overall_miss_latency       806000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001787                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              52                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           52                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       650000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001787                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   52                       # number of replacements
system.cpu01.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                  16238                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995432                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3153                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu01.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu01.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  207                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            10714553500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4319000      0.04%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               5587500      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              18659000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        10743119000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                20                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004568                       # Percentage of non-idle cycles
system.cpu01.numCycles                       21486238                       # number of cpu cycles simulated
system.cpu01.num_insts                          29094                       # Number of instructions executed
system.cpu01.num_refs                            9511                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         4254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         4254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0        14040                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency        11040                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         3879                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         3879                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5265000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.088152                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          375                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          375                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.088152                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          375                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        219595                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       219595                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16887.640449                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13887.135463                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0            211674                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        211674                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    133767000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.036071                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            7921                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         7921                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    110000000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.036071                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          7921                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency     44027500                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0         4215                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         4215                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 43604.651163                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 41117.647059                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         3527                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3527                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     30000000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.163227                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          688                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          688                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     27960000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.161329                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          680                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       136861                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       136861                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 53358.715881                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 50358.715881                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           130413                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       130413                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    344057000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.047113                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           6448                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6448                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    324713000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.047113                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         6448                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     76351000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                29.292018                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         356456                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       356456                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 33253.810286                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 30253.531909                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             342087                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         342087                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     477824000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.040311                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14369                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14369                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    434713000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.040311                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14369                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.863100                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          883.814354                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        356456                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       356456                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 33253.810286                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 30253.531909                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            342087                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        342087                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    477824000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.040311                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14369                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14369                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    434713000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.040311                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14369                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency    120378500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                11965                       # number of replacements
system.cpu02.dcache.sampled_refs                11965                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              883.814354                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 350479                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   6463                       # number of writebacks
system.cpu02.dtb.data_accesses                  33444                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     365031                       # DTB hits
system.cpu02.dtb.data_misses                      432                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  20425                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     223478                       # DTB read hits
system.cpu02.dtb.read_misses                      352                       # DTB read misses
system.cpu02.dtb.write_accesses                 13019                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    141553                       # DTB write hits
system.cpu02.dtb.write_misses                      80                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1127326                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1127326                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16736.730361                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13735.274981                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1098124                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1098124                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    488746000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.025904                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           29202                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        29202                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    401097500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.025904                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         29202                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                37.832032                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1127326                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1127326                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16736.730361                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13735.274981                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1098124                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1098124                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     488746000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.025904                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            29202                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        29202                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    401097500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.025904                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          29202                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1127326                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1127326                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16736.730361                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13735.274981                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1098124                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1098124                       # number of overall hits
system.cpu02.icache.overall_miss_latency    488746000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.025904                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           29202                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        29202                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    401097500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.025904                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         29202                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                29202                       # number of replacements
system.cpu02.icache.sampled_refs                29202                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1104771                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.768157                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                163558                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    163237                       # ITB hits
system.cpu02.itb.fetch_misses                     321                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      0.48%      0.48% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  82      2.19%      2.68% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.13%      2.81% # number of callpals executed
system.cpu02.kern.callpal::swpipl                3217     86.06%     88.87% # number of callpals executed
system.cpu02.kern.callpal::rdps                   188      5.03%     93.90% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.03%     93.93% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.03%     93.95% # number of callpals executed
system.cpu02.kern.callpal::rti                    153      4.09%     98.05% # number of callpals executed
system.cpu02.kern.callpal::callsys                 36      0.96%     99.01% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.03%     99.04% # number of callpals executed
system.cpu02.kern.callpal::rdunique                35      0.94%     99.97% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.03%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 3738                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     4555                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                    118                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                   1160     33.88%     33.88% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    34      0.99%     34.87% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    11      0.32%     35.19% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.26%     35.46% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2210     64.54%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               3424                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1158     49.05%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     34      1.44%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     11      0.47%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.38%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1149     48.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2361                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9747717500     90.72%     90.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              18858000      0.18%     90.89% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4960500      0.05%     90.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7549000      0.07%     91.01% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             966187000      8.99%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        10745272000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998276                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.519910                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                98                      
system.cpu02.kern.mode_good::user                  98                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             235                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.417021                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      15576948000     98.34%     98.34% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          262842000      1.66%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     82                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      5.56%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     33.33%     38.89% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     22.22%     61.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      5.56%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       2     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      5.56%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      5.56%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   18                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.231843                       # Percentage of non-idle cycles
system.cpu02.numCycles                       21490544                       # number of cpu cycles simulated
system.cpu02.num_insts                        1126884                       # Number of instructions executed
system.cpu02.num_refs                          367493                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        70580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        70580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  9071.090047                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  6071.090047                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        70369                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        70369                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency      1914000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.002990                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0          211                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency      1281000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.002990                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses          211                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0        790292                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       790292                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 19203.505921                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 16203.389831                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0            785985                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        785985                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     82709500                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.005450                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            4307                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         4307                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     69788000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.005450                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          4307                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        70571                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        70571                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 26149.532710                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23647.619048                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        70250                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        70250                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency      8394000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.004549                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0          321                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          321                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency      7449000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.004464                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses          315                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       668108                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       668108                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 48002.330097                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 45002.330097                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           665533                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       665533                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    123606000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.003854                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           2575                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2575                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    115881000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.003854                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         2575                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     18877500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               297.765719                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1458400                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1458400                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 29979.003197                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 26978.930543                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1451518                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1451518                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     206315500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.004719                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0             6882                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         6882                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    185669000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.004719                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses           6882                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.779722                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          798.435066                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1458400                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1458400                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 29979.003197                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 26978.930543                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1451518                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1451518                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    206315500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.004719                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0            6882                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total         6882                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    185669000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.004719                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses          6882                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     19869500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 5344                       # number of replacements
system.cpu03.dcache.sampled_refs                 5344                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              798.435066                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                1591260                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   2354                       # number of writebacks
system.cpu03.dtb.data_accesses                1526365                       # DTB accesses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_hits                    1598801                       # DTB hits
system.cpu03.dtb.data_misses                      459                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                 818160                       # DTB read accesses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_hits                     860210                       # DTB read hits
system.cpu03.dtb.read_misses                      410                       # DTB read misses
system.cpu03.dtb.write_accesses                708205                       # DTB write accesses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_hits                    738591                       # DTB write hits
system.cpu03.dtb.write_misses                      49                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       4877617                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      4877617                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 19392.929807                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 16392.039674                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           4873685                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       4873685                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     76253000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000806                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            3932                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         3932                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     64453500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000806                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          3932                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              1239.967947                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        4877617                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      4877617                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 19392.929807                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 16392.039674                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            4873685                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        4873685                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      76253000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000806                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             3932                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         3932                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     64453500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000806                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           3932                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.999866                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          511.931239                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       4877617                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      4877617                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 19392.929807                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 16392.039674                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           4873685                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       4873685                       # number of overall hits
system.cpu03.icache.overall_miss_latency     76253000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000806                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            3932                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         3932                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     64453500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000806                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          3932                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 3931                       # number of replacements
system.cpu03.icache.sampled_refs                 3931                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              511.931239                       # Cycle average of tags in use
system.cpu03.icache.total_refs                4874314                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.388985                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               4673428                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   4673263                       # ITB hits
system.cpu03.itb.fetch_misses                     165                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 107     12.08%     12.08% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  70      7.90%     19.98% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.56%     20.54% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 536     60.50%     81.04% # number of callpals executed
system.cpu03.kern.callpal::rdps                    40      4.51%     85.55% # number of callpals executed
system.cpu03.kern.callpal::rti                     95     10.72%     96.28% # number of callpals executed
system.cpu03.kern.callpal::callsys                 11      1.24%     97.52% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.23%     97.74% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      2.26%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  886                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                     1547                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    255     39.41%     39.41% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    11      1.70%     41.11% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     5      0.77%     41.89% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   376     58.11%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                647                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     255     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     11      2.11%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      5      0.96%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    250     47.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 521                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            10617404000     98.81%     98.81% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4822500      0.04%     98.86% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               5048500      0.05%     98.90% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             117731000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        10745006000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.664894                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                85                      
system.cpu03.kern.mode_good::user                  85                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel             165                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                85                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.515152                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       9574283000     60.46%     60.46% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         6262628000     39.54%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     70                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.611015                       # Percentage of non-idle cycles
system.cpu03.numCycles                       21490012                       # number of cpu cycles simulated
system.cpu03.num_insts                        4877137                       # Number of instructions executed
system.cpu03.num_refs                         1600377                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         1399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 15992.857143                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 12992.857143                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         1259                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1259                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      2239000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.100071                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0          140                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency      1819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.100071                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses          140                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         86761                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        86761                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 31374.211785                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 28374.211785                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             82162                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         82162                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    144290000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.053008                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            4599                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         4599                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    130493000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.053008                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          4599                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         1387                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1387                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 42542.662116                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 40131.487889                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         1094                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1094                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     12465000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.211247                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          293                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          293                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     11598000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.208363                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          289                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        90807                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        90807                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54560.180612                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51560.180612                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            83720                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        83720                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    386668000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.078045                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           7087                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         7087                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    365407000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.078045                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         7087                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      5621000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                16.759877                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0         177568                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       177568                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 45435.392778                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 42435.392778                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0             165882                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         165882                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     530958000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.065811                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            11686                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        11686                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    495900000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.065811                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          11686                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.641359                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          656.751609                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0        177568                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       177568                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 45435.392778                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 42435.392778                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0            165882                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total        165882                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    530958000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.065811                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           11686                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        11686                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    495900000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.065811                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         11686                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      5621000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                10757                       # number of replacements
system.cpu04.dcache.sampled_refs                10757                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              656.751609                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                 180286                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   6537                       # number of writebacks
system.cpu04.dtb.data_accesses                  49579                       # DTB accesses
system.cpu04.dtb.data_acv                           5                       # DTB access violations
system.cpu04.dtb.data_hits                     179846                       # DTB hits
system.cpu04.dtb.data_misses                      477                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                      87692                       # DTB read hits
system.cpu04.dtb.read_misses                      371                       # DTB read misses
system.cpu04.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu04.dtb.write_acv                          5                       # DTB write access violations
system.cpu04.dtb.write_hits                     92154                       # DTB write hits
system.cpu04.dtb.write_misses                     106                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        460413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       460413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 19906.610470                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 16906.610470                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            455905                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        455905                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     89739000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.009791                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            4508                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4508                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     76215000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.009791                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          4508                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                71.689525                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         460413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       460413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 19906.610470                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 16906.610470                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             455905                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         455905                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      89739000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.009791                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             4508                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4508                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     76215000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.009791                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           4508                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998235                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.096220                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        460413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       460413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 19906.610470                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 16906.610470                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            455905                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        455905                       # number of overall hits
system.cpu04.icache.overall_miss_latency     89739000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.009791                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            4508                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         4508                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     76215000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.009791                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          4508                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 4506                       # number of replacements
system.cpu04.icache.sampled_refs                 4506                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.096220                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 323033                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.885957                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                165508                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                    165356                       # ITB hits
system.cpu04.itb.fetch_misses                     152                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                  15      1.86%      1.86% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      6.56%      8.42% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.12%      8.54% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 578     71.53%     80.07% # number of callpals executed
system.cpu04.kern.callpal::rdps                    23      2.85%     82.92% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.12%     83.04% # number of callpals executed
system.cpu04.kern.callpal::rti                    119     14.73%     97.77% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      1.86%     99.63% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.37%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  808                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1462                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    312     43.51%     43.51% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    11      1.53%     45.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     9      1.26%     46.30% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   385     53.70%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                717                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     310     49.13%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     11      1.74%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      9      1.43%     52.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    301     47.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 631                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            11357544000     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4408500      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6054500      0.05%     99.35% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              74728000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        11442735000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.993590                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.781818                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             171                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.561404                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      15203861000     98.04%     98.04% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user          303994000      1.96%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.114043                       # Percentage of non-idle cycles
system.cpu04.numCycles                       22887580                       # number of cpu cycles simulated
system.cpu04.num_insts                         459930                       # Number of instructions executed
system.cpu04.num_refs                          181205                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 16794.871795                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 13794.871795                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       655000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.300000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          5181                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5181                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0        32140                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency        29140                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              4981                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4981                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      6428000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.038603                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0             200                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          200                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      5828000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.038603                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses           200                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 17206.349206                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 19583.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency      1084000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.594340                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           63                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       940000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.452830                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         2630                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2630                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 57235.294118                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 54235.294118                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             2596                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2596                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1946000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.012928                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             34                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1844000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.012928                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           34                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3833500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                18.021739                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           7811                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7811                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 35786.324786                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 32786.324786                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               7577                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7577                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       8374000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.029958                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              234                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          234                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      7672000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.029958                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            234                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.652435                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          668.093632                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          7811                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7811                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 35786.324786                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 32786.324786                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              7577                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7577                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      8374000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.029958                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             234                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          234                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      7672000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.029958                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           234                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3833500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   46                       # number of replacements
system.cpu05.dcache.sampled_refs                   46                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              667.093632                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    829                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     24                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       8067                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       5311                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2756                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         22709                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        22709                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 24363.636364                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 21363.636364                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0             22687                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         22687                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency       536000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000969                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0              22                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency       470000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000969                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses            22                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               192.863636                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          22709                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        22709                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 24363.636364                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 21363.636364                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              22687                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          22687                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency        536000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000969                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0               22                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency       470000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000969                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses             22                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         22709                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        22709                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 24363.636364                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 21363.636364                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             22687                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         22687                       # number of overall hits
system.cpu05.icache.overall_miss_latency       536000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000969                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0              22                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total           22                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency       470000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000969                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses            22                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                   22                       # number of replacements
system.cpu05.icache.sampled_refs                   22                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                   4243                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995949                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  3477                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      3477                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 201     82.72%     82.72% # number of callpals executed
system.cpu05.kern.callpal::rdps                    22      9.05%     91.77% # number of callpals executed
system.cpu05.kern.callpal::rti                     20      8.23%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  243                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      263                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     73     30.29%     30.29% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    11      4.56%     34.85% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      3.73%     38.59% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   148     61.41%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                241                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      73     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     11      7.01%     53.50% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      5.73%     59.24% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     64     40.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 157                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            10714083500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4230000      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6147500      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              19232000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        10743693000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.432432                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.004051                       # Percentage of non-idle cycles
system.cpu05.numCycles                       21487386                       # number of cpu cycles simulated
system.cpu05.num_insts                          22709                       # Number of instructions executed
system.cpu05.num_refs                            8119                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 16545.454545                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 13545.454545                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           69                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       364000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.241758                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           22                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.241758                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           22                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          4425                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4425                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0        21440                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency        18440                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              4350                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4350                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      1608000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.016949                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0              75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      1383000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.016949                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses            75                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 19658.536585                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 18783.783784                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           42                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       806000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.493976                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           41                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       695000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.445783                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           37                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         2427                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2427                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 59608.695652                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 56608.695652                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             2404                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2404                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1371000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.009477                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1302000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.009477                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3712500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 9.687500                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           6852                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         6852                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 30397.959184                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 27397.959184                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               6754                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6754                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       2979000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.014302                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0               98                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      2685000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.014302                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses             98                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.804126                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          823.425352                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          6852                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         6852                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 30397.959184                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 27397.959184                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              6754                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6754                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      2979000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.014302                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0              98                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total           98                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      2685000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.014302                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses            98                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3712500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   16                       # number of replacements
system.cpu06.dcache.sampled_refs                   16                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              823.425352                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    155                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      7                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       7046                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       4516                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      2530                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         20004                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        20004                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0        21000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency        18000                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             19996                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         19996                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency       168000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000400                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0               8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       144000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses             8                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          20004                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        20004                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0        21000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency        18000                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              19996                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          19996                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency        168000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000400                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                8                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       144000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000400                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              8                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         20004                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        20004                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0        21000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency        18000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             19996                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         19996                       # number of overall hits
system.cpu06.icache.overall_miss_latency       168000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000400                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               8                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            8                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       144000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000400                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             8                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    8                       # number of replacements
system.cpu06.icache.sampled_refs                    8                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                    472                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996850                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  3099                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      3099                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 159     79.10%     79.10% # number of callpals executed
system.cpu06.kern.callpal::rdps                    22     10.95%     90.05% # number of callpals executed
system.cpu06.kern.callpal::rti                     20      9.95%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  201                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      221                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     52     26.13%     26.13% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    11      5.53%     31.66% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      4.52%     36.18% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   127     63.82%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                199                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      52     45.22%     45.22% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     11      9.57%     54.78% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      7.83%     62.61% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     43     37.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 115                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            10712870500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4089000      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               5912500      0.06%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              17708000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        10740580000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.338583                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003150                       # Percentage of non-idle cycles
system.cpu06.numCycles                       21481160                       # number of cpu cycles simulated
system.cpu06.num_insts                          20004                       # Number of instructions executed
system.cpu06.num_refs                            7084                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15671.875000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12671.875000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          613                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          613                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      2006000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.172740                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          128                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      1622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.172740                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          128                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         36375                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        36375                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14395.096463                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11395.096463                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             33887                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         33887                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     35815000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.068399                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            2488                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2488                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     28351000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.068399                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          2488                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 43193.415638                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 42241.379310                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          482                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          482                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     10496000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.335172                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          243                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency      9800000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          232                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        28599                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        28599                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54008.964590                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51008.964590                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            26368                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        26368                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    120494000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.078010                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           2231                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2231                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    113801000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.078010                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         2231                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      3682000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                16.853801                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          64974                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        64974                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 33123.331214                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 30123.331214                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              60255                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          60255                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     156309000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.072629                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0             4719                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4719                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    142152000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.072629                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses           4719                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.945360                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          968.048892                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         64974                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        64974                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 33123.331214                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 30123.331214                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             60255                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         60255                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    156309000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.072629                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0            4719                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4719                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    142152000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.072629                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses          4719                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      3682000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4275                       # number of replacements
system.cpu07.dcache.sampled_refs                 4275                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              968.048892                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  72050                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2882                       # number of writebacks
system.cpu07.dtb.data_accesses                   6267                       # DTB accesses
system.cpu07.dtb.data_acv                           7                       # DTB access violations
system.cpu07.dtb.data_hits                      66330                       # DTB hits
system.cpu07.dtb.data_misses                       96                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                   4023                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                      37008                       # DTB read hits
system.cpu07.dtb.read_misses                       82                       # DTB read misses
system.cpu07.dtb.write_accesses                  2244                       # DTB write accesses
system.cpu07.dtb.write_acv                          7                       # DTB write access violations
system.cpu07.dtb.write_hits                     29322                       # DTB write hits
system.cpu07.dtb.write_misses                      14                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        184646                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       184646                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 23262.823143                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 20262.617973                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            182209                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        182209                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     56691500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.013198                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2437                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2437                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     49380000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.013198                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2437                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               123.662151                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         184646                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       184646                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 23262.823143                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 20262.617973                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             182209                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         182209                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      56691500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.013198                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2437                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2437                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     49380000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.013198                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2437                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          511.999880                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        184646                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       184646                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 23262.823143                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 20262.617973                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            182209                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        182209                       # number of overall hits
system.cpu07.icache.overall_miss_latency     56691500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.013198                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2437                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2437                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     49380000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.013198                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2437                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2436                       # number of replacements
system.cpu07.icache.sampled_refs                 2436                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              511.999880                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 301241                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.957384                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                 29636                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                     29552                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      2.04%      2.21% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.17%      2.38% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 511     86.90%     89.29% # number of callpals executed
system.cpu07.kern.callpal::rdps                    22      3.74%     93.03% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.17%     93.20% # number of callpals executed
system.cpu07.kern.callpal::rti                     34      5.78%     98.98% # number of callpals executed
system.cpu07.kern.callpal::callsys                  6      1.02%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  588                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      795                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    224     39.65%     39.65% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    11      1.95%     41.59% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      1.59%     43.19% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   321     56.81%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                565                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     224     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     11      2.40%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      1.96%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    215     46.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 459                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            10283050000     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4262500      0.04%     99.02% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               6324500      0.06%     99.09% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              94965000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        10388602000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.669782                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                15                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              47                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.319149                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel        347569000     85.88%     85.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           57131000     14.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.042616                       # Percentage of non-idle cycles
system.cpu07.numCycles                       20774816                       # number of cpu cycles simulated
system.cpu07.num_insts                         184544                       # Number of instructions executed
system.cpu07.num_refs                           66698                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18784.810127                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15784.810127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          547                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          547                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1484000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.126198                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           79                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.126198                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           79                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         36856                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        36856                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 19992.431193                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 16992.431193                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0             34676                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         34676                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     43583500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.059149                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2180                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2180                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     37043500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.059149                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2180                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       496000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0          616                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          616                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 39482.758621                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 37316.901408                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          471                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          471                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency      5725000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.235390                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          145                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      5299000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.230519                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          142                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        25431                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        25431                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 55087.205602                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 52087.205602                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            23860                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        23860                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     86542000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.061775                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           1571                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1571                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     81829000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.061775                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         1571                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4458000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               314.715829                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          62287                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        62287                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 34690.882431                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 31690.882431                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              58536                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          58536                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     130125500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.060221                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             3751                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3751                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    118872500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.060221                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           3751                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.822559                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          842.300073                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         62287                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        62287                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 34690.882431                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 31690.882431                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             58536                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         58536                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    130125500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.060221                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            3751                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3751                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    118872500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.060221                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          3751                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4954000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 2963                       # number of replacements
system.cpu08.dcache.sampled_refs                 2963                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              840.300073                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 932503                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1185                       # number of writebacks
system.cpu08.dtb.data_accesses                   2697                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                      62920                       # DTB hits
system.cpu08.dtb.data_misses                      364                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   1825                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                      36943                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.write_accesses                   872                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                     25977                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        189476                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       189476                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 27329.765013                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 24329.765013                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            187561                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        187561                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     52336500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.010107                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1915                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1915                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     46591500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.010107                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1915                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1391.498909                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         189476                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       189476                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 27329.765013                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 24329.765013                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             187561                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         187561                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      52336500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.010107                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1915                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1915                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     46591500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.010107                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1915                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.994799                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          509.336845                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        189476                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       189476                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 27329.765013                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 24329.765013                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            187561                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        187561                       # number of overall hits
system.cpu08.icache.overall_miss_latency     52336500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.010107                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1915                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1915                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     46591500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.010107                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1915                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1834                       # number of replacements
system.cpu08.icache.sampled_refs                 1834                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              509.336845                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2552009                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle         2398463985000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.960175                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 27230                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     27105                       # ITB hits
system.cpu08.itb.fetch_misses                     125                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                  57      9.73%      9.73% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.68%     10.41% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 398     67.92%     78.33% # number of callpals executed
system.cpu08.kern.callpal::rdps                    29      4.95%     83.28% # number of callpals executed
system.cpu08.kern.callpal::rti                     88     15.02%     98.29% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.54%     99.83% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.17%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  586                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1117                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    200     39.45%     39.45% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    11      2.17%     41.62% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    10      1.97%     43.59% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   286     56.41%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                507                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     200     48.66%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     11      2.68%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     10      2.43%     53.77% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    190     46.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 411                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            10639448000     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3434500      0.03%     99.07% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7216500      0.07%     99.13% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              93160000      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        10743259000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.664336                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                67                      
system.cpu08.kern.mode_good::user                  67                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             145                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.462069                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2398318527000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           26214000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu08.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.039825                       # Percentage of non-idle cycles
system.cpu08.numCycles                       21486518                       # number of cpu cycles simulated
system.cpu08.num_insts                         189091                       # Number of instructions executed
system.cpu08.num_refs                           64113                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 18314.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 15314.285714                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           79                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       641000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.307018                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.307018                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          6294                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         6294                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 19793.522267                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 16793.522267                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              6047                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          6047                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      4889000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.039244                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             247                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      4148000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.039244                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           247                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0        18000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 19615.384615                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       882000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.532609                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           49                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       765000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.423913                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54966.666667                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51966.666667                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2933                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2933                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1649000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.010125                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1559000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.010125                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      2747500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               233.073684                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           9257                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         9257                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 23602.888087                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 20602.888087                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               8980                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           8980                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       6538000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.029923                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              277                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          277                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      5707000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.029923                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            277                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.567628                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          581.251122                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          9257                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         9257                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 23602.888087                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 20602.888087                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              8980                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          8980                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      6538000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.029923                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             277                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          277                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      5707000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.029923                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           277                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      2747500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   95                       # number of replacements
system.cpu09.dcache.sampled_refs                   95                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              580.251122                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  22142                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     14                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       9483                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       6408                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      3075                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         29116                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        29116                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16153.846154                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13153.846154                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             29064                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         29064                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency       840000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001786                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       684000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001786                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                60.211538                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          29116                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        29116                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16153.846154                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13153.846154                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              29064                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          29064                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency        840000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001786                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       684000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001786                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         29116                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        29116                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16153.846154                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13153.846154                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             29064                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         29064                       # number of overall hits
system.cpu09.icache.overall_miss_latency       840000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001786                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              52                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           52                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       684000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001786                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   52                       # number of replacements
system.cpu09.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   3131                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995505                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      3153                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu09.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu09.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  207                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            10715719500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3151000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               5930500      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              18705000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        10743506000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004495                       # Percentage of non-idle cycles
system.cpu09.numCycles                       21487012                       # number of cpu cycles simulated
system.cpu09.num_insts                          29116                       # Number of instructions executed
system.cpu09.num_refs                            9521                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 17729.729730                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 14729.729730                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           69                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       656000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.349057                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.349057                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          6198                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         6198                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 19260.089686                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 16260.089686                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              5975                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          5975                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      4295000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.035979                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             223                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          223                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      3626000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.035979                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           223                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0           85                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           85                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0        18500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 17447.368421                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       777000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.494118                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       663000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.447059                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 55923.076923                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 52923.076923                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2937                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2937                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1454000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.008775                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             26                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1376000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.008775                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           26                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2723500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               253.174419                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           9161                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         9161                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 23088.353414                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 20088.353414                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               8912                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           8912                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       5749000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.027180                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              249                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      5002000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.027180                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            249                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.566719                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          580.320044                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          9161                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         9161                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 23088.353414                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 20088.353414                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              8912                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          8912                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      5749000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.027180                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             249                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          249                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      5002000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.027180                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           249                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2723500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   86                       # number of replacements
system.cpu10.dcache.sampled_refs                   86                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              580.320044                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  21773                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                      9                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       9372                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       6304                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      3068                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         28879                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        28879                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0        16750                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency        13750                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             28827                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         28827                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency       871000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001801                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency       715000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001801                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                60.211538                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          28879                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        28879                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0        16750                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency        13750                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              28827                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          28827                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency        871000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001801                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency       715000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001801                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         28879                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        28879                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0        16750                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency        13750                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             28827                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         28827                       # number of overall hits
system.cpu10.icache.overall_miss_latency       871000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001801                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              52                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           52                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency       715000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001801                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   52                       # number of replacements
system.cpu10.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   3131                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995612                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      3153                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu10.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu10.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  207                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            10715283500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3125000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               5909500      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              18433000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        10742751000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004388                       # Percentage of non-idle cycles
system.cpu10.numCycles                       21485502                       # number of cpu cycles simulated
system.cpu10.num_insts                          28879                       # Number of instructions executed
system.cpu10.num_refs                            9410                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 22195.121951                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 19195.121951                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           74                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       910000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.356522                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.356522                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          6310                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         6310                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 19906.137184                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 16906.137184                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              6033                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          6033                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      5514000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.043899                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             277                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      4683000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.043899                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           277                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 16195.652174                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency        15625                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           44                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       745000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.511111                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       625000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 54794.117647                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 51794.117647                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             2929                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2929                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1863000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.011475                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             34                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1761000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.011475                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           34                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2710500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                      184                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           9273                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         9273                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 23720.257235                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 20720.257235                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               8962                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           8962                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       7377000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.033538                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              311                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          311                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      6444000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.033538                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            311                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.550449                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          563.660233                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          9273                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         9273                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 23720.257235                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 20720.257235                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              8962                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          8962                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      7377000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.033538                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             311                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          311                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      6444000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.033538                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           311                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2710500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  120                       # number of replacements
system.cpu11.dcache.sampled_refs                  120                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              563.660233                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  22080                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     20                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       9498                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       6425                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3073                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         29145                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        29145                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 16365.384615                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 13365.384615                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             29093                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         29093                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       851000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001784                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       695000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001784                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                60.211538                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          29145                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        29145                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 16365.384615                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 13365.384615                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              29093                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          29093                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        851000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001784                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       695000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001784                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         29145                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        29145                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 16365.384615                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 13365.384615                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             29093                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         29093                       # number of overall hits
system.cpu11.icache.overall_miss_latency       851000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001784                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              52                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           52                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       695000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001784                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   52                       # number of replacements
system.cpu11.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   3131                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995419                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3153                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu11.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu11.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  207                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            10715453500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3497000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5930500      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              18757000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        10743638000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004581                       # Percentage of non-idle cycles
system.cpu11.numCycles                       21487276                       # number of cpu cycles simulated
system.cpu11.num_insts                          29145                       # Number of instructions executed
system.cpu11.num_refs                            9536                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 16894.736842                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 13894.736842                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       642000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.330435                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.330435                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          6323                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         6323                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0        21148                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency        18148                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6073                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6073                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      5287000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.039538                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             250                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      4537000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.039538                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           250                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0        16020                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 17538.461538                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           44                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       801000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.531915                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           50                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       684000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.414894                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 54260.869565                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 51260.869565                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             2940                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2940                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1248000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.007762                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1179000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.007762                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2697500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               246.534091                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           9286                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         9286                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 23937.728938                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 20937.728938                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               9013                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           9013                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6535000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.029399                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              273                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          273                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5716000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.029399                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            273                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.580130                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.001727                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          594.052611                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1           -1.768022                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          9286                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         9286                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 23937.728938                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 20937.728938                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              9013                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          9013                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6535000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.029399                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             273                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          273                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5716000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.029399                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           273                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2697500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   88                       # number of replacements
system.cpu12.dcache.sampled_refs                   88                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              592.284589                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  21695                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     10                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       9515                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       6438                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3077                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         29183                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        29183                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16596.153846                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13596.153846                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             29131                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         29131                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       863000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001782                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       707000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001782                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                60.211538                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          29183                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        29183                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16596.153846                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13596.153846                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              29131                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          29131                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        863000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001782                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       707000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001782                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         29183                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        29183                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16596.153846                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13596.153846                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             29131                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         29131                       # number of overall hits
system.cpu12.icache.overall_miss_latency       863000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001782                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              52                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           52                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       707000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001782                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   52                       # number of replacements
system.cpu12.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   3131                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995505                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3153                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu12.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu12.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  207                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            10715328500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3097000      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5620500      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              18411000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        10742457000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004495                       # Percentage of non-idle cycles
system.cpu12.numCycles                       21484914                       # number of cpu cycles simulated
system.cpu12.num_insts                          29183                       # Number of instructions executed
system.cpu12.num_refs                            9553                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 16277.777778                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 13277.777778                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       586000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.283465                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       478000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.283465                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          6485                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         6485                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 23092.198582                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 20092.198582                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              6203                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          6203                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      6512000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.043485                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             282                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      5666000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.043485                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           282                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 13409.836066                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 14782.608696                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       818000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.570093                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       680000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.429907                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 53785.714286                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 50785.714286                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2935                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2935                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1506000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.009450                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1422000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.009450                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2674500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               251.443182                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           9448                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         9448                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 25864.516129                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 22864.516129                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               9138                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           9138                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       8018000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.032811                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              310                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          310                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      7088000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.032811                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            310                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.571008                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          584.712405                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          9448                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         9448                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 25864.516129                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 22864.516129                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              9138                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          9138                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      8018000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.032811                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             310                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          310                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      7088000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.032811                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           310                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2674500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   88                       # number of replacements
system.cpu13.dcache.sampled_refs                   88                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              583.712405                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  22127                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     14                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       9702                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       6612                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3090                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         29582                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        29582                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16365.384615                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13365.384615                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             29530                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         29530                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency       851000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001758                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       695000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001758                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                60.211538                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          29582                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        29582                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16365.384615                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13365.384615                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              29530                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          29530                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency        851000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001758                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       695000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001758                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         29582                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        29582                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16365.384615                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13365.384615                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             29530                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         29530                       # number of overall hits
system.cpu13.icache.overall_miss_latency       851000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001758                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              52                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           52                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       695000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001758                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   52                       # number of replacements
system.cpu13.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   3131                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995329                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3153                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu13.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu13.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  207                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            10716389500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3075000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               5793500      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              18647000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        10743905000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004671                       # Percentage of non-idle cycles
system.cpu13.numCycles                       21487810                       # number of cpu cycles simulated
system.cpu13.num_insts                          29582                       # Number of instructions executed
system.cpu13.num_refs                            9740                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 12478.260870                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  9478.260870                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           63                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       287000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.267442                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           23                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.267442                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           23                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          5987                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5987                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 13342.541436                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 10342.541436                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              5806                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          5806                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      2415000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.030232                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             181                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          181                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      1872000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.030232                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           181                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 28488.888889                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 25488.888889                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           35                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1282000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.562500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1147000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.562500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         2963                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2963                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 56325.581395                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 53325.581395                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             2920                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2920                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2422000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.014512                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             43                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2293000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.014512                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           43                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2663500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               261.211765                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           8950                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         8950                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 21593.750000                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 18593.750000                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               8726                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           8726                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       4837000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.025028                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              224                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          224                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      4165000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.025028                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            224                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.575651                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          589.466232                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          8950                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         8950                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 21593.750000                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 18593.750000                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              8726                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          8726                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      4837000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.025028                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             224                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          224                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      4165000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.025028                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           224                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2663500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   85                       # number of replacements
system.cpu14.dcache.sampled_refs                   85                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              589.466232                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  22203                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                      8                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                       9136                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       6073                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3063                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         28382                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        28382                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 15923.076923                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 12923.076923                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             28330                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         28330                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency       828000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001832                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       672000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001832                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                60.211538                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          28382                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        28382                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 15923.076923                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 12923.076923                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              28330                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          28330                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency        828000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001832                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       672000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001832                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         28382                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        28382                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 15923.076923                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 12923.076923                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             28330                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         28330                       # number of overall hits
system.cpu14.icache.overall_miss_latency       828000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001832                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              52                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           52                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       672000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001832                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   52                       # number of replacements
system.cpu14.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   3131                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995755                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3153                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3153                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 165     79.71%     79.71% # number of callpals executed
system.cpu14.kern.callpal::rdps                    22     10.63%     90.34% # number of callpals executed
system.cpu14.kern.callpal::rti                     20      9.66%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  207                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      227                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     53     25.85%     25.85% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    11      5.37%     31.22% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      4.39%     35.61% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   132     64.39%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                205                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      7.69%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     44     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            10713717500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3061000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7183500      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              18316000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        10742278000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004245                       # Percentage of non-idle cycles
system.cpu14.numCycles                       21484556                       # number of cpu cycles simulated
system.cpu14.num_insts                          28382                       # Number of instructions executed
system.cpu14.num_refs                            9174                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 14723.404255                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 11723.404255                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       692000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.370079                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           47                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.370079                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           47                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          6650                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         6650                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 22853.281853                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 19853.281853                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              6391                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          6391                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      5919000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.038947                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             259                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      5142000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.038947                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           259                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 18757.142857                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 18883.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           37                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1313000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.654206                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           70                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1133000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.560748                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           60                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3171                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3171                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48386.363636                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45386.363636                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3083                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3083                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4258000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.027751                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             88                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      3994000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.027751                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           88                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2633500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                23.516484                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0           9821                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         9821                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 29328.530259                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 26328.530259                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0               9474                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           9474                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency      10177000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.035332                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              347                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          347                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      9136000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.035332                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            347                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.671623                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          687.741627                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0          9821                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         9821                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 29328.530259                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 26328.530259                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0              9474                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total          9474                       # number of overall hits
system.cpu15.dcache.overall_miss_latency     10177000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.035332                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             347                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          347                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      9136000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.035332                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           347                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2633500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   91                       # number of replacements
system.cpu15.dcache.sampled_refs                   91                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              687.741627                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   2140                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     14                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      10075                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       6777                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3298                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         30880                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        30880                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15211.538462                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12211.538462                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             30828                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         30828                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       791000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001684                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       635000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                60.384615                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          30880                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        30880                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15211.538462                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12211.538462                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              30828                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          30828                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        791000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001684                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       635000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001684                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         30880                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        30880                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15211.538462                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12211.538462                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             30828                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         30828                       # number of overall hits
system.cpu15.icache.overall_miss_latency       791000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001684                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              52                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           52                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       635000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001684                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   52                       # number of replacements
system.cpu15.icache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   3140                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.994945                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  3477                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      3477                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 201     82.72%     82.72% # number of callpals executed
system.cpu15.kern.callpal::rdps                    22      9.05%     91.77% # number of callpals executed
system.cpu15.kern.callpal::rti                     20      8.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  243                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      263                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     61     25.31%     25.31% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    11      4.56%     29.88% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      7.47%     37.34% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   151     62.66%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                241                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      61     40.40%     40.40% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     11      7.28%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18     11.92%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     61     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 151                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            10709007500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3030000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10202500      0.09%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              19134000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10741374000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.403974                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.005055                       # Percentage of non-idle cycles
system.cpu15.numCycles                       21482748                       # number of cpu cycles simulated
system.cpu15.num_insts                          30880                       # Number of instructions executed
system.cpu15.num_refs                           10117                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   766976                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  91                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                 49                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             49                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 32918.367347                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 20918.367347                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           1613000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                   49                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               49                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      1025000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                 49                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             11984                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         11984                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 96971.754172                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 84968.275868                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       1162109502                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               11984                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           11984                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   1018259818                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             11984                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3253.580012                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                 4843                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      15757088                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               12033                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12033                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 96710.920136                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 84707.455996                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         1163722502                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 12033                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12033                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    1019284818                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               12033                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              12033                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12033                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 96710.920136                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 84707.455996                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        1163722502                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                12033                       # number of overall misses
system.iocache.overall_misses::total            12033                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   1019284818                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              12033                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     12033                       # number of replacements
system.iocache.sampled_refs                     12033                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       11984                       # number of writebacks
system.l2.ReadExReq_accesses::0                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  4807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                  1727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  6445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                    10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0     210536250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  93571666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  175191.387560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  487634.626520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  130666.408068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5      84214500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     421072500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  457687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  645816.717791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  120306428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    421072500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    421072500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    421072500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 120306428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    421072500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 76558636.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40045.300043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            842145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    4807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                    1727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    6445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                      10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16181                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       647973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     4045.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1797.888889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.366133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3        9.369427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        2.510628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     1618.100000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     8090.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        8.794022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       12.408742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     2311.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    8090.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    8090.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    8090.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2311.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    8090.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15           1471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16181                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   35764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    7434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    9031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      59                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                      11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    4222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      81                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                     90                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               61489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    34362166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    153917.879806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    378994.485294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    162918.214145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    21702421.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6       412346000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    628576.219512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    436807.203390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14      412346000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      412346000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39993.062563                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         293                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         130                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       33085                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        6346                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        6500                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          40                       # number of ReadReq hits
system.l2.ReadReq_hits::6                          10                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3566                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        2828                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          81                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         90                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        130                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        105                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        113                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        118                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        122                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53557                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              412346000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.039344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.074908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.146355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.280257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.322034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.155377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.250265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.008403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.008130                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2679                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      1088                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      2531                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        19                       # number of ReadReq misses
system.l2.ReadReq_misses::6                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       656                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       944                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7932                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         317065000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         25.993443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         60.984615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.221675                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.066451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          0.877865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        134.372881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6        720.727273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.877783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          2.101803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         97.876543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        88.088889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        60.984615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        75.504762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        70.159292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        66.621849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        64.455285                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7928                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     67054000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1795                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4318                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1893196.078431                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 7427153.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 107579.944290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 338189.141856                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 296174.846626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 5364055.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 6034562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 402304.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 586948.328267                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 6034562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 6229225.806452                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 5081736.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6896642.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 7152074.074074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3329413.793103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2384024.691358                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40172.070403                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           193106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    102                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1795                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    571                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    652                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4318                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      173463000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      42.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     166.076923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       2.405571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3       7.562172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       6.622699                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5     119.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     134.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       8.995833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      13.124620                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     134.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    139.290323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    113.631579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    154.214286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    159.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     74.448276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     53.308642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 4318                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    130984500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19573                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19573                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19573                       # number of Writeback hits
system.l2.Writeback_hits::total                 19573                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.998582                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      309                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      139                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    40571                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     9161                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    15476                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       69                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                       13                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     6062                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5076                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       88                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                      92                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     132                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     107                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     120                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     121                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     134                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     78405687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     139387888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     167578.279455                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     445645.115453                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     139760.583779                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     43258310.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     418163666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     502600.560897                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     558047.597865                       # average overall miss latency
system.l2.demand_avg_miss_latency::9        179213000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10       627245500                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       627245500                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       627245500                       # average overall miss latency
system.l2.demand_avg_miss_latency::13       179213000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    418163666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    104540916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40028.122278                       # average overall mshr miss latency
system.l2.demand_hits::0                          293                       # number of demand (read+write) hits
system.l2.demand_hits::1                          130                       # number of demand (read+write) hits
system.l2.demand_hits::2                        33085                       # number of demand (read+write) hits
system.l2.demand_hits::3                         6346                       # number of demand (read+write) hits
system.l2.demand_hits::4                         6500                       # number of demand (read+write) hits
system.l2.demand_hits::5                           40                       # number of demand (read+write) hits
system.l2.demand_hits::6                           10                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3566                       # number of demand (read+write) hits
system.l2.demand_hits::8                         2828                       # number of demand (read+write) hits
system.l2.demand_hits::9                           81                       # number of demand (read+write) hits
system.l2.demand_hits::10                          90                       # number of demand (read+write) hits
system.l2.demand_hits::11                         130                       # number of demand (read+write) hits
system.l2.demand_hits::12                         105                       # number of demand (read+write) hits
system.l2.demand_hits::13                         113                       # number of demand (read+write) hits
system.l2.demand_hits::14                         118                       # number of demand (read+write) hits
system.l2.demand_hits::15                         122                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53557                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1254491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.051780                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.064748                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.184516                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.307281                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.579995                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.420290                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.411745                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.442868                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.079545                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.021739                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.015152                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.018692                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.058333                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.024793                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.089552                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         16                       # number of demand (read+write) misses
system.l2.demand_misses::1                          9                       # number of demand (read+write) misses
system.l2.demand_misses::2                       7486                       # number of demand (read+write) misses
system.l2.demand_misses::3                       2815                       # number of demand (read+write) misses
system.l2.demand_misses::4                       8976                       # number of demand (read+write) misses
system.l2.demand_misses::5                         29                       # number of demand (read+write) misses
system.l2.demand_misses::6                          3                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2496                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2248                       # number of demand (read+write) misses
system.l2.demand_misses::9                          7                       # number of demand (read+write) misses
system.l2.demand_misses::10                         2                       # number of demand (read+write) misses
system.l2.demand_misses::11                         2                       # number of demand (read+write) misses
system.l2.demand_misses::12                         2                       # number of demand (read+write) misses
system.l2.demand_misses::13                         7                       # number of demand (read+write) misses
system.l2.demand_misses::14                         3                       # number of demand (read+write) misses
system.l2.demand_misses::15                        12                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24113                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          965038000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          78.022654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         173.446043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.594242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           2.631700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           1.557831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5         349.405797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        1854.538462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           3.977070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.749606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         273.965909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        262.054348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        182.643939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        225.317757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        200.908333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        199.247934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        179.917910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    24109                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010629                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002290                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.090692                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.027308                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.029797                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.039700                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003615                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.039523                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.022967                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000009                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000143                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.269702                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    348.274798                       # Average occupied blocks per context
system.l2.occ_blocks::1                     75.039014                       # Average occupied blocks per context
system.l2.occ_blocks::2                   2971.784823                       # Average occupied blocks per context
system.l2.occ_blocks::3                    894.834373                       # Average occupied blocks per context
system.l2.occ_blocks::4                    976.381649                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1300.884541                       # Average occupied blocks per context
system.l2.occ_blocks::6                    118.448619                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1295.077194                       # Average occupied blocks per context
system.l2.occ_blocks::8                    752.575678                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.288969                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.670014                       # Average occupied blocks per context
system.l2.occ_blocks::16                  8837.583139                       # Average occupied blocks per context
system.l2.overall_accesses::0                     309                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     139                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   40571                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    9161                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   15476                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      69                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                      13                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    6062                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5076                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      88                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                     92                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    132                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    107                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    120                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    121                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    134                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    78405687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    139387888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    167578.279455                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    445645.115453                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    139760.583779                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    43258310.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    418163666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    502600.560897                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    558047.597865                       # average overall miss latency
system.l2.overall_avg_miss_latency::9       179213000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10      627245500                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      627245500                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      627245500                       # average overall miss latency
system.l2.overall_avg_miss_latency::13      179213000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   418163666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   104540916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40028.122278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         293                       # number of overall hits
system.l2.overall_hits::1                         130                       # number of overall hits
system.l2.overall_hits::2                       33085                       # number of overall hits
system.l2.overall_hits::3                        6346                       # number of overall hits
system.l2.overall_hits::4                        6500                       # number of overall hits
system.l2.overall_hits::5                          40                       # number of overall hits
system.l2.overall_hits::6                          10                       # number of overall hits
system.l2.overall_hits::7                        3566                       # number of overall hits
system.l2.overall_hits::8                        2828                       # number of overall hits
system.l2.overall_hits::9                          81                       # number of overall hits
system.l2.overall_hits::10                         90                       # number of overall hits
system.l2.overall_hits::11                        130                       # number of overall hits
system.l2.overall_hits::12                        105                       # number of overall hits
system.l2.overall_hits::13                        113                       # number of overall hits
system.l2.overall_hits::14                        118                       # number of overall hits
system.l2.overall_hits::15                        122                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   53557                       # number of overall hits
system.l2.overall_miss_latency             1254491000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.051780                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.064748                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.184516                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.307281                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.579995                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.420290                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.411745                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.442868                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.079545                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.021739                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.015152                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.018692                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.058333                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.024793                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.089552                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        16                       # number of overall misses
system.l2.overall_misses::1                         9                       # number of overall misses
system.l2.overall_misses::2                      7486                       # number of overall misses
system.l2.overall_misses::3                      2815                       # number of overall misses
system.l2.overall_misses::4                      8976                       # number of overall misses
system.l2.overall_misses::5                        29                       # number of overall misses
system.l2.overall_misses::6                         3                       # number of overall misses
system.l2.overall_misses::7                      2496                       # number of overall misses
system.l2.overall_misses::8                      2248                       # number of overall misses
system.l2.overall_misses::9                         7                       # number of overall misses
system.l2.overall_misses::10                        2                       # number of overall misses
system.l2.overall_misses::11                        2                       # number of overall misses
system.l2.overall_misses::12                        2                       # number of overall misses
system.l2.overall_misses::13                        7                       # number of overall misses
system.l2.overall_misses::14                        3                       # number of overall misses
system.l2.overall_misses::15                       12                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 24113                       # number of overall misses
system.l2.overall_mshr_hits                         4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         965038000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         78.022654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        173.446043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.594242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          2.631700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          1.557831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5        349.405797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       1854.538462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          3.977070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.749606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        273.965909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       262.054348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       182.643939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       225.317757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       200.908333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       199.247934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       179.917910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24109                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    198038500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          14808                       # number of replacements
system.l2.sampled_refs                          14808                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17575.842810                       # Cycle average of tags in use
system.l2.total_refs                            59211                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7142                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               21591883                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                     8.78                       # Real time elapsed on the host
host_tick_rate                              847844801                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   189537066                       # Number of instructions simulated
sim_seconds                                  0.007443                       # Number of seconds simulated
sim_ticks                                  7442703000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 15212.765957                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 12212.765957                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          272                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          272                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       715000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.147335                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           47                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       574000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.147335                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           47                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         13858                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        13858                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 17088.122605                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 14088.122605                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             13597                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         13597                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      4460000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.018834                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             261                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          261                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      3677000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.018834                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           261                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29412500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 16385.714286                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency        15500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          159                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1147000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.305677                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           70                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency       961000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.270742                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           62                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         6615                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6615                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 45579.545455                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 42579.545455                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             6527                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         6527                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4011000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.013303                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0             88                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      3747000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.013303                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses           88                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14969000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                19.571429                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          20473                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        20473                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 24272.206304                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 21272.206304                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              20124                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          20124                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       8471000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.017047                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              349                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          349                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      7424000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.017047                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            349                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.810441                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          829.892023                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         20473                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        20473                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 24272.206304                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 21272.206304                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             20124                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         20124                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      8471000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.017047                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             349                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          349                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      7424000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.017047                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           349                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     44381500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   84                       # number of replacements
system.cpu00.dcache.sampled_refs                   84                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              826.892023                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   1644                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     15                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      21365                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      14404                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      6961                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         71621                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        71621                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19026.041667                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16026.041667                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             71429                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         71429                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      3653000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002681                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             192                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          192                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3077000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           192                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                76.401042                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          71621                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        71621                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19026.041667                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16026.041667                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              71429                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          71429                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       3653000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002681                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              192                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          192                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3077000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002681                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            192                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         71621                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        71621                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19026.041667                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16026.041667                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             71429                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         71429                       # number of overall hits
system.cpu00.icache.overall_miss_latency      3653000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002681                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             192                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          192                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3077000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002681                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           192                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  192                       # number of replacements
system.cpu00.icache.sampled_refs                  192                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  14669                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.979671                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  5173                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      5173                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 353     88.92%     88.92% # number of callpals executed
system.cpu00.kern.callpal::rdps                    21      5.29%     94.21% # number of callpals executed
system.cpu00.kern.callpal::rti                     23      5.79%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  397                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      420                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    141     35.34%     35.34% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.25%     36.59% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     8      2.01%     38.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    10      2.51%     41.10% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   235     58.90%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                399                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     141     47.80%     47.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.69%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      8      2.71%     52.20% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     10      3.39%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    131     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 295                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             7710286500     98.62%     98.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2431500      0.03%     98.65% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3205000      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               6316000      0.08%     98.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              96002000      1.23%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         7818241000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.557447                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.020329                       # Percentage of non-idle cycles
system.cpu00.numCycles                       15636482                       # number of cpu cycles simulated
system.cpu00.num_insts                          71621                       # Number of instructions executed
system.cpu00.num_refs                           21413                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 15148.148148                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 12148.148148                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           67                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       409000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.287234                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.287234                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          5313                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         5313                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17516.279070                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14516.279070                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              5098                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5098                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      3766000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.040467                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             215                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      3121000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.040467                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           215                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 14255.813953                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 14514.285714                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           38                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       613000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.530864                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           43                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.432099                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           35                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2529                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2529                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 51923.076923                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 48923.076923                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2503                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2503                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1350000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.010281                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             26                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1272000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.010281                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           26                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3279000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                11.563380                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           7842                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         7842                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 21228.215768                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 18228.215768                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               7601                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7601                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       5116000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.030732                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              241                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          241                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      4393000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.030732                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            241                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.449192                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000557                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          459.972369                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -0.570289                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          7842                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         7842                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 21228.215768                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 18228.215768                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              7601                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7601                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      5116000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.030732                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             241                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          241                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      4393000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.030732                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           241                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3279000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   71                       # number of replacements
system.cpu01.dcache.sampled_refs                   71                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              459.402080                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                    821                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     14                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       8035                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       5407                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      2628                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         25160                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        25160                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16857.142857                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13857.142857                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             25118                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         25118                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       708000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001669                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              42                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       582000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001669                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            42                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                68.952381                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          25160                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        25160                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16857.142857                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13857.142857                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              25118                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          25118                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        708000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001669                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               42                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       582000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001669                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             42                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         25160                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        25160                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16857.142857                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13857.142857                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             25118                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         25118                       # number of overall hits
system.cpu01.icache.overall_miss_latency       708000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001669                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              42                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           42                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       582000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001669                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            42                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   42                       # number of replacements
system.cpu01.icache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   2896                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.994222                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  2602                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      2602                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 124     78.48%     78.48% # number of callpals executed
system.cpu01.kern.callpal::rdps                    16     10.13%     88.61% # number of callpals executed
system.cpu01.kern.callpal::rti                     18     11.39%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  158                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      176                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     42     26.25%     26.25% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     8      5.00%     31.25% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    10      6.25%     37.50% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   100     62.50%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                160                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      42     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      8      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     10     10.87%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     32     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  92                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             7795002000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3118000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6159000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              13860000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         7818139000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.320000                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                18                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.005778                       # Percentage of non-idle cycles
system.cpu01.numCycles                       15636278                       # number of cpu cycles simulated
system.cpu01.num_insts                          25160                       # Number of instructions executed
system.cpu01.num_refs                            8073                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 13696.969697                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 10696.969697                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       452000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       353000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.289474                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          4382                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4382                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0        22605                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency        19605                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              4182                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4182                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      4521000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.045641                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             200                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          200                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      3921000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.045641                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           200                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 16142.857143                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 15448.979592                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           44                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       904000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.560000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       757000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.490000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           49                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2324                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2324                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 53473.684211                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 50473.684211                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2267                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2267                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      3048000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.024527                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             57                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      2877000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.024527                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           57                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3252000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 7.341176                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           6706                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         6706                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 29451.361868                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 26451.361868                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               6449                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6449                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       7569000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.038324                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              257                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          257                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      6798000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.038324                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            257                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.869556                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000301                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          890.425829                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1           -0.307870                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          6706                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         6706                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 29451.361868                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 26451.361868                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              6449                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6449                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      7569000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.038324                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             257                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          257                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      6798000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.038324                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           257                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3252000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   85                       # number of replacements
system.cpu02.dcache.sampled_refs                   85                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              890.117958                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    624                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                     50                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       6938                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       4496                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2442                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         19904                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        19904                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 19391.304348                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 16391.304348                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             19835                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         19835                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency      1338000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.003467                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      1131000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                87.724638                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          19904                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        19904                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 19391.304348                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 16391.304348                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              19835                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          19835                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency       1338000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.003467                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      1131000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.003467                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         19904                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        19904                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 19391.304348                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 16391.304348                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             19835                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         19835                       # number of overall hits
system.cpu02.icache.overall_miss_latency      1338000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.003467                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0              69                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total           69                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      1131000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.003467                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                   69                       # number of replacements
system.cpu02.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                   6053                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.994629                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  2980                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      2980                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 166     83.00%     83.00% # number of callpals executed
system.cpu02.kern.callpal::rdps                    16      8.00%     91.00% # number of callpals executed
system.cpu02.kern.callpal::rti                     18      9.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  200                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      218                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     65     32.18%     32.18% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     8      3.96%     36.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      4.95%     41.09% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   119     58.91%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                202                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      65     47.10%     47.10% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      8      5.80%     52.90% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      7.25%     60.14% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     55     39.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 138                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             7782987000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3090000      0.04%     99.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               6168000      0.08%     99.78% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              17314000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         7809559000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.462185                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.005371                       # Percentage of non-idle cycles
system.cpu02.numCycles                       15619118                       # number of cpu cycles simulated
system.cpu02.num_insts                          19904                       # Number of instructions executed
system.cpu02.num_refs                            6992                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0        16700                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency        13700                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           67                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       501000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.309278                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       411000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.309278                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          3822                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         3822                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 26415.929204                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 23415.929204                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              3709                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3709                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      2985000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.029566                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             113                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      2646000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.029566                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           113                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 16062.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 14930.232558                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           38                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       771000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.558140                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       642000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2040                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2040                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0        52120                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency        49120                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2015                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2015                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1303000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.012255                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             25                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1228000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.012255                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           25                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3134000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                 6.269231                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           5862                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         5862                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 31072.463768                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 28072.463768                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               5724                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           5724                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       4288000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.023541                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              138                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      3874000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.023541                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            138                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.733862                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          751.475034                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          5862                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         5862                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 31072.463768                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 28072.463768                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              5724                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          5724                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      4288000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.023541                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             138                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          138                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      3874000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.023541                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           138                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3134000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   26                       # number of replacements
system.cpu03.dcache.sampled_refs                   26                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              751.475034                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                    163                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      6                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       6063                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       3919                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2144                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         17200                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        17200                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0        38080                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency        35080                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             17150                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         17150                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency      1904000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002907                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      1754000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002907                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs               432.680000                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          17200                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        17200                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0        38080                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency        35080                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              17150                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          17150                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency       1904000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002907                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      1754000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002907                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         17200                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        17200                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0        38080                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency        35080                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             17150                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         17150                       # number of overall hits
system.cpu03.icache.overall_miss_latency      1904000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002907                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              50                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           50                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      1754000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002907                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   50                       # number of replacements
system.cpu03.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                  21634                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.995482                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  2638                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      2638                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 128     79.01%     79.01% # number of callpals executed
system.cpu03.kern.callpal::rdps                    16      9.88%     88.89% # number of callpals executed
system.cpu03.kern.callpal::rti                     18     11.11%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  162                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      180                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     46     28.05%     28.05% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     8      4.88%     32.93% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      6.10%     39.02% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   100     60.98%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                164                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      46     46.00%     46.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      8      8.00%     54.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10     10.00%     64.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     36     36.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 100                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             7786394000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               2976000      0.04%     99.73% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               6169000      0.08%     99.81% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              14796000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         7810335000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.004518                       # Percentage of non-idle cycles
system.cpu03.numCycles                       15620670                       # number of cpu cycles simulated
system.cpu03.num_insts                          17200                       # Number of instructions executed
system.cpu03.num_refs                            6103                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 13777.777778                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 10777.777778                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          592                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          592                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      1612000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.165021                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0          117                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency      1261000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.165021                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses          117                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         32926                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        32926                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 16632.006846                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 13632.006846                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             30589                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         30589                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     38869000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.070977                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            2337                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2337                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     31858000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.070977                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          2337                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          703                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          703                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 46086.419753                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 43276.859504                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     11199000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.345661                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          243                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     10473000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.344239                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          242                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        27078                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27078                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54569.655172                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51569.655172                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            24903                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        24903                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    118689000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.080324                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           2175                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2175                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    112164000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.080324                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         2175                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3090000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                16.616193                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0          60004                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        60004                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 34919.769504                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 31919.769504                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              55492                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          55492                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     157558000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.075195                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0             4512                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4512                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    144022000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.075195                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses           4512                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.931816                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          954.179770                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0         60004                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        60004                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 34919.769504                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 31919.769504                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             55492                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         55492                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    157558000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.075195                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0            4512                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4512                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    144022000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.075195                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses          4512                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3090000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 4187                       # number of replacements
system.cpu04.dcache.sampled_refs                 4187                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              954.179770                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  69572                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   2785                       # number of writebacks
system.cpu04.dtb.data_accesses                   5815                       # DTB accesses
system.cpu04.dtb.data_acv                           7                       # DTB access violations
system.cpu04.dtb.data_hits                      61304                       # DTB hits
system.cpu04.dtb.data_misses                       96                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                      33527                       # DTB read hits
system.cpu04.dtb.read_misses                       82                       # DTB read misses
system.cpu04.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu04.dtb.write_acv                          7                       # DTB write access violations
system.cpu04.dtb.write_hits                     27777                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        167885                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       167885                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 22528.469000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 19528.469000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            165514                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        165514                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     53415000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.014123                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            2371                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2371                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     46302000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.014123                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          2371                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               117.978059                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         167885                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       167885                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 22528.469000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 19528.469000                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             165514                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         165514                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      53415000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.014123                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             2371                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2371                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     46302000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.014123                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           2371                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.999835                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        167885                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       167885                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 22528.469000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 19528.469000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            165514                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        165514                       # number of overall hits
system.cpu04.icache.overall_miss_latency     53415000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.014123                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            2371                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         2371                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     46302000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.014123                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          2371                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 2370                       # number of replacements
system.cpu04.icache.sampled_refs                 2370                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.999835                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 279608                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.939675                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                 27686                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                     27602                       # ITB hits
system.cpu04.itb.fetch_misses                      84                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      2.29%      2.48% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.19%      2.67% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 456     86.86%     89.52% # number of callpals executed
system.cpu04.kern.callpal::rdps                    16      3.05%     92.57% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.19%     92.76% # number of callpals executed
system.cpu04.kern.callpal::rti                     32      6.10%     98.86% # number of callpals executed
system.cpu04.kern.callpal::callsys                  6      1.14%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  525                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      730                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    209     41.30%     41.30% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     8      1.58%     42.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      1.98%     44.86% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   279     55.14%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                506                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     209     49.06%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      8      1.88%     50.94% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      2.35%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    199     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 426                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             7009844500     98.64%     98.64% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3446000      0.05%     98.69% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6985500      0.10%     98.79% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              85879000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         7106155000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.713262                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                15                      
system.cpu04.kern.mode_good::user                  14                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.333333                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel        348663000     86.00%     86.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           56746000     14.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.060325                       # Percentage of non-idle cycles
system.cpu04.numCycles                       14210200                       # number of cpu cycles simulated
system.cpu04.num_insts                         167783                       # Number of instructions executed
system.cpu04.num_refs                           61678                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 12745.098039                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  9745.098039                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          554                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          554                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       650000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.084298                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           51                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.084298                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           51                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         29622                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        29622                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16536.206897                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13536.206897                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             27882                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         27882                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     28773000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.058740                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            1740                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1740                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     23553000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.058740                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          1740                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 33795.454545                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 32404.761905                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          468                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency      4461000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.220000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          132                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency      4083000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.210000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          126                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        17966                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        17966                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0        54446                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency        51446                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            16966                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        16966                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency     54446000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.055661                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           1000                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1000                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency     51446000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.055661                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         1000                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3228500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                17.851852                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          47588                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        47588                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 30371.897810                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 27371.897810                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              44848                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          44848                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency      83219000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.057578                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0             2740                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2740                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency     74999000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.057578                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses           2740                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.853089                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          873.562896                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         47588                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        47588                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 30371.897810                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 27371.897810                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             44848                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         44848                       # number of overall hits
system.cpu05.dcache.overall_miss_latency     83219000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.057578                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0            2740                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2740                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency     74999000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.057578                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses          2740                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3228500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 2160                       # number of replacements
system.cpu05.dcache.sampled_refs                 2160                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              872.562896                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  38560                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   1100                       # number of writebacks
system.cpu05.dtb.data_accesses                   2698                       # DTB accesses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_hits                      48159                       # DTB hits
system.cpu05.dtb.data_misses                      364                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_hits                      29681                       # DTB read hits
system.cpu05.dtb.read_misses                      326                       # DTB read misses
system.cpu05.dtb.write_accesses                   875                       # DTB write accesses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_hits                     18478                       # DTB write hits
system.cpu05.dtb.write_misses                      38                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        141445                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       141445                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 17964.705882                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 14964.705882                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            140255                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        140255                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     21378000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.008413                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            1190                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1190                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     17808000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.008413                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          1190                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               112.531933                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         141445                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       141445                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 17964.705882                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 14964.705882                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             140255                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         140255                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      21378000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.008413                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             1190                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1190                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     17808000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.008413                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           1190                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        141445                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       141445                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 17964.705882                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 14964.705882                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            140255                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        140255                       # number of overall hits
system.cpu05.icache.overall_miss_latency     21378000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.008413                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            1190                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         1190                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     17808000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.008413                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          1190                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 1190                       # number of replacements
system.cpu05.icache.sampled_refs                 1190                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 133913                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.959811                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                 25871                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                     25746                       # ITB hits
system.cpu05.itb.fetch_misses                     125                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.23%      0.23% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     13.15%     13.38% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.91%     14.29% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 265     60.09%     74.38% # number of callpals executed
system.cpu05.kern.callpal::rdps                    17      3.85%     78.23% # number of callpals executed
system.cpu05.kern.callpal::rti                     86     19.50%     97.73% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      2.04%     99.77% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.23%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  441                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      970                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    144     38.92%     38.92% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     8      2.16%     41.08% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    11      2.97%     44.05% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   207     55.95%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                370                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     144     48.65%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      8      2.70%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     11      3.72%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    133     44.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 296                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             7749066000     99.20%     99.20% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3038000      0.04%     99.24% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               8143000      0.10%     99.34% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              51214000      0.66%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         7811461000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.642512                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             144                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.465278                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      12973386000     99.81%     99.81% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           25233000      0.19%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.040189                       # Percentage of non-idle cycles
system.cpu05.numCycles                       15622922                       # number of cpu cycles simulated
system.cpu05.num_insts                         141060                       # Number of instructions executed
system.cpu05.num_refs                           49318                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 14195.286195                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 11195.286195                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0         1604                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1604                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency      4216000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.156234                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          297                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          297                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency      3325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.156234                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          297                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         89740                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        89740                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 16308.521667                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 13308.521667                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             84917                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         84917                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     78656000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.053744                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            4823                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         4823                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     64187000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.053744                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          4823                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0         1890                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1890                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 40535.433071                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 37535.433071                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         1382                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1382                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     20592000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.268783                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0          508                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          508                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     19068000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.268783                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses          508                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        76964                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        76964                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 52591.329069                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 49591.329069                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            71336                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        71336                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    295984000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.073125                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           5628                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         5628                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    279100000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.073125                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         5628                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      7219500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                25.799652                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0         166704                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       166704                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 35847.287341                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 32847.287341                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0             156253                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         156253                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     374640000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.062692                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            10451                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        10451                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    343287000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.062692                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          10451                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.882499                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          903.678536                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0        166704                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       166704                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 35847.287341                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 32847.287341                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0            156253                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total        156253                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    374640000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.062692                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           10451                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        10451                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    343287000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.062692                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         10451                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      7219500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 9204                       # number of replacements
system.cpu06.dcache.sampled_refs                 9204                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              903.678536                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 237460                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle         2409834473000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   5458                       # number of writebacks
system.cpu06.dtb.data_accesses                  34703                       # DTB accesses
system.cpu06.dtb.data_acv                          10                       # DTB access violations
system.cpu06.dtb.data_hits                     169773                       # DTB hits
system.cpu06.dtb.data_misses                      453                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                  21083                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                      90998                       # DTB read hits
system.cpu06.dtb.read_misses                      368                       # DTB read misses
system.cpu06.dtb.write_accesses                 13620                       # DTB write accesses
system.cpu06.dtb.write_acv                         10                       # DTB write access violations
system.cpu06.dtb.write_hits                     78775                       # DTB write hits
system.cpu06.dtb.write_misses                      85                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        500917                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       500917                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 19977.692598                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 16977.692598                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            492960                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        492960                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    158962500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.015885                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            7957                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         7957                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    135091500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.015885                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          7957                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                99.391905                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         500917                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       500917                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 19977.692598                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 16977.692598                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             492960                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         492960                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     158962500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.015885                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             7957                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         7957                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    135091500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.015885                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           7957                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.999819                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.907381                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        500917                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       500917                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 19977.692598                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 16977.692598                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            492960                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        492960                       # number of overall hits
system.cpu06.icache.overall_miss_latency    158962500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.015885                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            7957                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         7957                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    135091500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.015885                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          7957                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 7956                       # number of replacements
system.cpu06.icache.sampled_refs                 7956                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.907381                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 790762                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle         2409602837000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.836356                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                143258                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    142929                       # ITB hits
system.cpu06.itb.fetch_misses                     329                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                  33      2.53%      2.53% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  68      5.21%      7.74% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.31%      8.05% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 977     74.87%     82.91% # number of callpals executed
system.cpu06.kern.callpal::rdps                    18      1.38%     84.29% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.08%     84.37% # number of callpals executed
system.cpu06.kern.callpal::rdusp                    1      0.08%     84.44% # number of callpals executed
system.cpu06.kern.callpal::rti                    121      9.27%     93.72% # number of callpals executed
system.cpu06.kern.callpal::callsys                 39      2.99%     96.70% # number of callpals executed
system.cpu06.kern.callpal::rdunique                42      3.22%     99.92% # number of callpals executed
system.cpu06.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1305                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     2115                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    508     45.52%     45.52% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     8      0.72%     46.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    10      0.90%     47.13% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   590     52.87%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1116                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     506     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      8      0.78%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     10      0.98%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    496     48.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1020                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             7646297500     97.88%     97.88% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2991500      0.04%     97.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               8191000      0.10%     98.02% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             154722000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         7812202000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.996063                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.840678                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel               101                      
system.cpu06.kern.mode_good::user                 101                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             189                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               101                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.534392                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      18134121000     98.64%     98.64% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user          250379000      1.36%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     68                       # number of times the context was actually changed
system.cpu06.kern.syscall::2                        1      5.00%      5.00% # number of syscalls executed
system.cpu06.kern.syscall::4                        6     30.00%     35.00% # number of syscalls executed
system.cpu06.kern.syscall::17                       4     20.00%     55.00% # number of syscalls executed
system.cpu06.kern.syscall::54                       1      5.00%     60.00% # number of syscalls executed
system.cpu06.kern.syscall::71                       3     15.00%     75.00% # number of syscalls executed
system.cpu06.kern.syscall::74                       2     10.00%     85.00% # number of syscalls executed
system.cpu06.kern.syscall::144                      1      5.00%     90.00% # number of syscalls executed
system.cpu06.kern.syscall::256                      1      5.00%     95.00% # number of syscalls executed
system.cpu06.kern.syscall::257                      1      5.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   20                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.163644                       # Percentage of non-idle cycles
system.cpu06.numCycles                       15624404                       # number of cpu cycles simulated
system.cpu06.num_insts                         500454                       # Number of instructions executed
system.cpu06.num_refs                          171362                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        36054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        36054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5020.359467                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2020.359467                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         3784                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         3784                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency    162007000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.895046                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0        32270                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        32270                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     65197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.895046                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses        32270                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        448845                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       448845                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0  6003.311731                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency  3003.311731                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0            413818                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        413818                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    210278000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.078038                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           35027                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        35027                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    105197000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.078038                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         35027                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        36044                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        36044                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  5058.335654                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  2059.118485                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         3731                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         3731                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency    163450000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.896488                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        32313                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        32313                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     66526000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.896349                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        32308                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       352061                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       352061                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0  6008.784998                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency  3008.784998                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           286950                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       286950                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    391238000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.184942                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          65111                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        65111                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    195905000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.184942                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        65111                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency     15427000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                70.833225                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         800906                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       800906                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0  6006.870519                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency  3006.870519                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             700768                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         700768                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     601516000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.125031                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0           100138                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       100138                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    301102000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.125031                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses         100138                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.778289                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          796.967921                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        800906                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       800906                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0  6006.870519                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency  3006.870519                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            700768                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        700768                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    601516000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.125031                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0          100138                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total       100138                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    301102000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.125031                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses        100138                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency     15427000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 3088                       # number of replacements
system.cpu07.dcache.sampled_refs                 3088                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              796.967921                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 218733                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   1019                       # number of writebacks
system.cpu07.dtb.data_accesses                 847962                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                     872864                       # DTB hits
system.cpu07.dtb.data_misses                       92                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                 469472                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     484767                       # DTB read hits
system.cpu07.dtb.read_misses                       81                       # DTB read misses
system.cpu07.dtb.write_accesses                378490                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    388097                       # DTB write hits
system.cpu07.dtb.write_misses                      11                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       2719049                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2719049                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18769.180754                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15768.530559                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           2717511                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2717511                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     28867000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000566                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            1538                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1538                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     24252000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          1538                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              1746.888166                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        2719049                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2719049                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18769.180754                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15768.530559                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            2717511                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2717511                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      28867000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000566                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             1538                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1538                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     24252000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000566                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           1538                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       2719049                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2719049                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18769.180754                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15768.530559                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           2717511                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       2717511                       # number of overall hits
system.cpu07.icache.overall_miss_latency     28867000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000566                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            1538                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         1538                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     24252000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000566                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          1538                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 1538                       # number of replacements
system.cpu07.icache.sampled_refs                 1538                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                2686714                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.409178                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               2642024                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   2641984                       # ITB hits
system.cpu07.itb.fetch_misses                      40                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                 108     24.55%     24.55% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  13      2.95%     27.50% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 233     52.95%     80.45% # number of callpals executed
system.cpu07.kern.callpal::rdps                    23      5.23%     85.68% # number of callpals executed
system.cpu07.kern.callpal::rti                     31      7.05%     92.73% # number of callpals executed
system.cpu07.kern.callpal::callsys                  7      1.59%     94.32% # number of callpals executed
system.cpu07.kern.callpal::rdunique                25      5.68%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  440                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      586                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     94     33.81%     33.81% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     8      2.88%     36.69% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     6      2.16%     38.85% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   170     61.15%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                278                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      94     47.72%     47.72% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      8      4.06%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      6      3.05%     54.82% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     89     45.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 197                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             7736404000     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3346500      0.04%     99.08% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               4367500      0.06%     99.14% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              67546000      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         7811664000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.523529                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                23                      
system.cpu07.kern.mode_good::user                  23                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.522727                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      11913870000     73.88%     73.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         4212559000     26.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     13                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.590822                       # Percentage of non-idle cycles
system.cpu07.numCycles                       15623328                       # number of cpu cycles simulated
system.cpu07.num_insts                        2718957                       # Number of instructions executed
system.cpu07.num_refs                          873267                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        34624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        34624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5038.419729                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2038.419729                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         2427                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         2427                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    162222000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.929904                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        32197                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        32197                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     65631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.929904                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        32197                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        405949                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       405949                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  5819.681994                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  2819.681994                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            371044                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        371044                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    203136000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.085984                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           34905                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        34905                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     98421000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.085984                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         34905                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        34608                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        34608                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5158.636279                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2160.234172                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         2314                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         2314                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    166593000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.933137                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        32294                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        32294                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     69741000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.932848                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        32284                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       331193                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       331193                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0  6103.075136                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency  3103.075136                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           265765                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       265765                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    399312000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.197552                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          65428                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        65428                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    203028000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.197552                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        65428                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3256000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               220.535950                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0         737142                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       737142                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0  6004.485065                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency  3004.485065                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0             636809                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         636809                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     602448000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.136111                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0           100333                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       100333                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    301449000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.136111                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses         100333                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.821323                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          841.034295                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0        737142                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       737142                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0  6004.485065                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency  3004.485065                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0            636809                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total        636809                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    602448000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.136111                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0          100333                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total       100333                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    301449000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.136111                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses        100333                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      3256000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3185                       # number of replacements
system.cpu08.dcache.sampled_refs                 3185                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              839.034295                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 702407                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1521                       # number of writebacks
system.cpu08.dtb.data_accesses                 746399                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                     805634                       # DTB hits
system.cpu08.dtb.data_misses                      409                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                 402158                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                     439940                       # DTB read hits
system.cpu08.dtb.read_misses                      367                       # DTB read misses
system.cpu08.dtb.write_accesses                344241                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                    365694                       # DTB write hits
system.cpu08.dtb.write_misses                      42                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       2355141                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2355141                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 17347.257384                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 14347.046414                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           2352771                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2352771                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     41113000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001006                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            2370                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2370                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     34002500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001006                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          2370                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               927.383122                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        2355141                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2355141                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 17347.257384                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 14347.046414                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            2352771                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2352771                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      41113000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001006                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             2370                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2370                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     34002500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001006                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           2370                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       2355141                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2355141                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 17347.257384                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 14347.046414                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           2352771                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       2352771                       # number of overall hits
system.cpu08.icache.overall_miss_latency     41113000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001006                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            2370                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         2370                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     34002500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001006                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          2370                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 2370                       # number of replacements
system.cpu08.icache.sampled_refs                 2370                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2197898                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.466589                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               2204751                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   2204600                       # ITB hits
system.cpu08.itb.fetch_misses                     151                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   3      0.56%      0.56% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  68     12.78%     13.35% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.75%     14.10% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 308     57.89%     71.99% # number of callpals executed
system.cpu08.kern.callpal::rdps                    17      3.20%     75.19% # number of callpals executed
system.cpu08.kern.callpal::rti                     97     18.23%     93.42% # number of callpals executed
system.cpu08.kern.callpal::callsys                 15      2.82%     96.24% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.19%     96.43% # number of callpals executed
system.cpu08.kern.callpal::rdunique                19      3.57%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  532                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1135                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    164     38.41%     38.41% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     8      1.87%     40.28% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    14      3.28%     43.56% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   241     56.44%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                427                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     164     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      8      2.36%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     14      4.13%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    153     45.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 339                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             7695175500     98.49%     98.49% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3340000      0.04%     98.53% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              11884500      0.15%     98.69% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             102718000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         7813118000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.634855                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                82                      
system.cpu08.kern.mode_good::user                  82                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             165                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                82                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.496970                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      13117848000     78.42%     78.42% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         3609321000     21.58%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     68                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu08.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    4                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.533411                       # Percentage of non-idle cycles
system.cpu08.numCycles                       15626236                       # number of cpu cycles simulated
system.cpu08.num_insts                        2354711                       # Number of instructions executed
system.cpu08.num_refs                          806963                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         1414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 14630.573248                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 11630.573248                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         1257                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1257                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency      2297000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.111033                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          157                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency      1826000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.111033                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          157                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0         88134                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        88134                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 31622.957516                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 28622.957516                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0             83238                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         83238                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    154826000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.055552                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            4896                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         4896                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    140138000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.055552                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          4896                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0         1388                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1388                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 40387.323944                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 38557.971014                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         1104                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     11470000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.204611                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0          284                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     10642000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.198847                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses          276                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0        91712                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        91712                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 55645.103695                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 52645.103695                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0            84431                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        84431                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    405152000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.079390                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           7281                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         7281                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    383309000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.079390                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         7281                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4281500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               117.488749                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0         179846                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       179846                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 45986.531987                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 42986.531987                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0             167669                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         167669                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     559978000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.067708                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            12177                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        12177                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    523447000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.067708                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          12177                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.630675                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          645.811243                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0        179846                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       179846                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 45986.531987                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 42986.531987                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0            167669                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total        167669                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    559978000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.067708                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           12177                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        12177                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    523447000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.067708                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         12177                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4281500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                11110                       # number of replacements
system.cpu09.dcache.sampled_refs                11110                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              644.811243                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                1305300                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   6760                       # number of writebacks
system.cpu09.dtb.data_accesses                  49579                       # DTB accesses
system.cpu09.dtb.data_acv                           5                       # DTB access violations
system.cpu09.dtb.data_hits                     182138                       # DTB hits
system.cpu09.dtb.data_misses                      477                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                      89080                       # DTB read hits
system.cpu09.dtb.read_misses                      371                       # DTB read misses
system.cpu09.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu09.dtb.write_acv                          5                       # DTB write access violations
system.cpu09.dtb.write_hits                     93058                       # DTB write hits
system.cpu09.dtb.write_misses                     106                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0        466506                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       466506                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18824.241091                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15824.241091                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0            461960                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        461960                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     85575000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.009745                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            4546                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4546                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     71937000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.009745                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          4546                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               631.279570                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0         466506                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       466506                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18824.241091                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15824.241091                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0             461960                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         461960                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      85575000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.009745                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             4546                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4546                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     71937000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.009745                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           4546                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.867918                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          444.374141                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0        466506                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       466506                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18824.241091                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15824.241091                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0            461960                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total        461960                       # number of overall hits
system.cpu09.icache.overall_miss_latency     85575000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.009745                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            4546                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         4546                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     71937000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.009745                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          4546                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 4464                       # number of replacements
system.cpu09.icache.sampled_refs                 4464                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              444.374141                       # Cycle average of tags in use
system.cpu09.icache.total_refs                2818032                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle         2415244554000                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.825914                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                164640                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    164488                       # ITB hits
system.cpu09.itb.fetch_misses                     152                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                  15      2.06%      2.06% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  53      7.27%      9.33% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 509     69.82%     79.15% # number of callpals executed
system.cpu09.kern.callpal::rdps                    17      2.33%     81.48% # number of callpals executed
system.cpu09.kern.callpal::wrusp                    1      0.14%     81.62% # number of callpals executed
system.cpu09.kern.callpal::rti                    117     16.05%     97.67% # number of callpals executed
system.cpu09.kern.callpal::callsys                 15      2.06%     99.73% # number of callpals executed
system.cpu09.kern.callpal::imb                      2      0.27%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  729                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                     1381                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    285     44.25%     44.25% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     8      1.24%     45.50% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    10      1.55%     47.05% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   341     52.95%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                644                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     283     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      8      1.39%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     10      1.74%     52.44% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    273     47.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 574                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             8058256500     98.90%     98.90% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2628500      0.03%     98.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6803000      0.08%     99.01% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              80381000      0.99%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         8148069000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                0.992982                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.800587                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                96                      
system.cpu09.kern.mode_good::user                  97                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel             169                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.568047                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2416044737000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user          310353000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu09.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu09.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu09.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu09.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu09.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu09.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                   12                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.174086                       # Percentage of non-idle cycles
system.cpu09.numCycles                       16298332                       # number of cpu cycles simulated
system.cpu09.num_insts                         466023                       # Number of instructions executed
system.cpu09.num_refs                          183439                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14363.636364                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11363.636364                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           59                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       316000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.271605                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           22                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       250000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.271605                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           22                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          5163                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5163                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 12198.924731                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency  9198.924731                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              4977                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4977                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      2269000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.036026                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             186                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      1711000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.036026                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           186                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0        18000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency        16000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           37                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       684000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.506667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           38                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       576000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           36                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2529                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2529                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 52958.333333                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 49958.333333                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2505                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2505                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1271000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.009490                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1199000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.009490                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2413000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                20.797468                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           7692                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7692                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 16857.142857                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 13857.142857                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               7482                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           7482                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       3540000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.027301                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              210                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          210                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      2910000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.027301                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            210                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.558619                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          572.025835                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          7692                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7692                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 16857.142857                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 13857.142857                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              7482                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          7482                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      3540000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.027301                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             210                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          210                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      2910000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.027301                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           210                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2413000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   79                       # number of replacements
system.cpu10.dcache.sampled_refs                   79                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              572.025835                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                   1643                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     10                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       7866                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       5244                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      2622                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         24803                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        24803                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 19714.285714                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 16714.285714                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             24761                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         24761                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency       828000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001693                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              42                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency       702000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            42                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                68.952381                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          24803                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        24803                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 19714.285714                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 16714.285714                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              24761                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          24761                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency        828000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001693                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               42                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency       702000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001693                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             42                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         24803                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        24803                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 19714.285714                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 16714.285714                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             24761                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         24761                       # number of overall hits
system.cpu10.icache.overall_miss_latency       828000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001693                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              42                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           42                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency       702000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001693                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            42                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   42                       # number of replacements
system.cpu10.icache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   2896                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.994603                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  2602                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      2602                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 124     78.48%     78.48% # number of callpals executed
system.cpu10.kern.callpal::rdps                    16     10.13%     88.61% # number of callpals executed
system.cpu10.kern.callpal::rti                     18     11.39%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  158                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      176                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     42     26.25%     26.25% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     8      5.00%     31.25% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    10      6.25%     37.50% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   100     62.50%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                160                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      42     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      8      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     10     10.87%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     32     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  92                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             7795444000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2258000      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6495000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              13662000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         7817859000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.320000                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.005397                       # Percentage of non-idle cycles
system.cpu10.numCycles                       15635718                       # number of cpu cycles simulated
system.cpu10.num_insts                          24803                       # Number of instructions executed
system.cpu10.num_refs                            7904                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 17740.740741                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 14740.740741                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           78                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       479000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.257143                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          5455                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5455                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 19196.363636                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 16196.363636                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              5180                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          5180                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      5279000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.050412                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             275                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      4454000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.050412                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           275                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0        12800                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 15051.282051                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           38                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       704000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.591398                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       587000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.419355                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         2534                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2534                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 50562.500000                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 47562.500000                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             2502                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2502                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1618000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.012628                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1522000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.012628                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2404000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                18.669903                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           7989                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7989                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 22465.798046                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 19465.798046                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               7682                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           7682                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       6897000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.038428                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              307                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          307                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      5976000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.038428                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            307                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.542362                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          555.378437                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          7989                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7989                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 22465.798046                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 19465.798046                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              7682                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          7682                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      6897000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.038428                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             307                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          307                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      5976000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.038428                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           307                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2404000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  103                       # number of replacements
system.cpu11.dcache.sampled_refs                  103                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              555.378437                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   1923                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     17                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       8205                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       5560                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      2645                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         25517                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        25517                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 18404.761905                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 15404.761905                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             25475                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         25475                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       773000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001646                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              42                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       647000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001646                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            42                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                68.952381                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          25517                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        25517                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 18404.761905                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 15404.761905                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              25475                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          25475                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        773000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001646                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               42                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       647000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001646                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             42                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         25517                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        25517                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 18404.761905                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 15404.761905                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             25475                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         25475                       # number of overall hits
system.cpu11.icache.overall_miss_latency       773000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001646                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              42                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           42                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       647000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001646                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            42                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   42                       # number of replacements
system.cpu11.icache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   2896                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994009                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  2602                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      2602                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 124     78.48%     78.48% # number of callpals executed
system.cpu11.kern.callpal::rdps                    16     10.13%     88.61% # number of callpals executed
system.cpu11.kern.callpal::rti                     18     11.39%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  158                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      176                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     42     26.25%     26.25% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     8      5.00%     31.25% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    10      6.25%     37.50% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   100     62.50%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                160                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      42     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      8      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     10     10.87%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     32     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  92                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             7794479000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2466000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               7095000      0.09%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              13948000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         7817988000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.320000                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005991                       # Percentage of non-idle cycles
system.cpu11.numCycles                       15635976                       # number of cpu cycles simulated
system.cpu11.num_insts                          25517                       # Number of instructions executed
system.cpu11.num_refs                            8243                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 15285.714286                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 12285.714286                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           69                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       428000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.288660                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.288660                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          5359                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5359                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 17789.237668                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 14789.237668                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              5136                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          5136                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      3967000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.041612                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             223                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          223                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      3298000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.041612                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           223                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 17282.608696                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency        16875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           37                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       795000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.554217                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       675000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.481928                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         2529                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2529                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 51045.454545                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 48045.454545                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             2507                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2507                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1123000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.008699                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             22                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1057000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.008699                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           22                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2395000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                10.155844                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           7888                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7888                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 20775.510204                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 17775.510204                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               7643                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           7643                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       5090000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.031060                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              245                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      4355000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.031060                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            245                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.573786                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          587.556625                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          7888                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7888                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 20775.510204                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 17775.510204                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              7643                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          7643                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      5090000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.031060                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             245                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          245                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      4355000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.031060                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           245                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2395000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   77                       # number of replacements
system.cpu12.dcache.sampled_refs                   77                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              585.556625                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                    782                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     11                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       8086                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       5456                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      2630                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         25267                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        25267                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 19547.619048                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 16547.619048                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             25225                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         25225                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       821000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001662                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              42                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       695000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001662                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            42                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                68.952381                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          25267                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        25267                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 19547.619048                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 16547.619048                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              25225                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          25225                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        821000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001662                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               42                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       695000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001662                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             42                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         25267                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        25267                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 19547.619048                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 16547.619048                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             25225                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         25225                       # number of overall hits
system.cpu12.icache.overall_miss_latency       821000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001662                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              42                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           42                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       695000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001662                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            42                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   42                       # number of replacements
system.cpu12.icache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   2896                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.994282                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  2602                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      2602                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 124     78.48%     78.48% # number of callpals executed
system.cpu12.kern.callpal::rdps                    16     10.13%     88.61% # number of callpals executed
system.cpu12.kern.callpal::rti                     18     11.39%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  158                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      176                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     42     26.25%     26.25% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     8      5.00%     31.25% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      6.25%     37.50% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   100     62.50%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                160                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      42     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      8      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10     10.87%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     32     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  92                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             7795742000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2236000      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6709000      0.09%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              13651000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         7818338000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.320000                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.005718                       # Percentage of non-idle cycles
system.cpu12.numCycles                       15636676                       # number of cpu cycles simulated
system.cpu12.num_insts                          25267                       # Number of instructions executed
system.cpu12.num_refs                            8124                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 15815.789474                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 12815.789474                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           66                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       601000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.365385                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.365385                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          5428                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5428                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 20138.075314                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 17138.075314                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              5189                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          5189                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      4813000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.044031                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             239                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      4096000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.044031                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           239                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0        17000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency        16125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           36                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       765000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.555556                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       645000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.493827                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2529                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2529                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 51892.857143                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 48892.857143                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2501                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2501                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1453000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.011072                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1369000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.011072                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2391000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                18.050633                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           7957                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7957                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 23468.164794                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 20468.164794                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               7690                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           7690                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       6266000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.033555                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              267                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          267                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      5465000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.033555                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            267                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.563862                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001533                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          577.394359                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -1.570290                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          7957                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7957                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 23468.164794                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 20468.164794                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              7690                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          7690                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      6266000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.033555                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             267                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          267                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      5465000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.033555                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           267                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2391000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   79                       # number of replacements
system.cpu13.dcache.sampled_refs                   79                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              575.824070                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   1426                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     15                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       8160                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       5532                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      2628                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         25420                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        25420                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 19142.857143                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 16142.857143                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             25378                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         25378                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency       804000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001652                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              42                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       678000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            42                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                68.952381                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          25420                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        25420                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 19142.857143                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 16142.857143                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              25378                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          25378                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency        804000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001652                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               42                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       678000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001652                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             42                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         25420                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        25420                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 19142.857143                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 16142.857143                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             25378                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         25378                       # number of overall hits
system.cpu13.icache.overall_miss_latency       804000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001652                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              42                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           42                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       678000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001652                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            42                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   42                       # number of replacements
system.cpu13.icache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   2896                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.994082                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  2602                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      2602                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 124     78.48%     78.48% # number of callpals executed
system.cpu13.kern.callpal::rdps                    16     10.13%     88.61% # number of callpals executed
system.cpu13.kern.callpal::rti                     18     11.39%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  158                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      176                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     42     26.25%     26.25% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     8      5.00%     31.25% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      6.25%     37.50% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   100     62.50%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                160                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      42     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      8      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10     10.87%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     32     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  92                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             7794601000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2228000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               7004000      0.09%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              13828000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         7817661000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.320000                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.005918                       # Percentage of non-idle cycles
system.cpu13.numCycles                       15635322                       # number of cpu cycles simulated
system.cpu13.num_insts                          25420                       # Number of instructions executed
system.cpu13.num_refs                            8198                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 11884.615385                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  8884.615385                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           66                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       309000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.282609                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.282609                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          5258                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5258                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 16821.100917                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 13821.100917                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              5040                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          5040                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      3667000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.041461                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             218                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3013000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.041461                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           218                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 23566.037736                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 23020.833333                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           29                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1249000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.646341                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1105000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.585366                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         2534                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2534                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 53219.512195                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 50219.512195                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             2493                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2493                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2182000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.016180                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             41                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2059000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.016180                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           41                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2378000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               170.512500                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           7792                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7792                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 22583.011583                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 19583.011583                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               7533                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           7533                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       5849000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.033239                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              259                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          259                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5072000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.033239                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            259                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.567201                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          580.814209                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          7792                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7792                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 22583.011583                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 19583.011583                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              7533                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          7533                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      5849000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.033239                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             259                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          259                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5072000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.033239                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           259                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2378000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   80                       # number of replacements
system.cpu14.dcache.sampled_refs                   80                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              580.814209                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  13641                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     11                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                       7984                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       5350                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      2634                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         25051                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        25051                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 19279.069767                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 16279.069767                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             25008                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         25008                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency       829000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001716                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              43                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       700000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001716                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            43                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                68.372093                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          25051                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        25051                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 19279.069767                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 16279.069767                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              25008                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          25008                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency        829000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001716                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               43                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       700000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001716                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             43                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         25051                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        25051                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 19279.069767                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 16279.069767                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             25008                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         25008                       # number of overall hits
system.cpu14.icache.overall_miss_latency       829000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001716                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              43                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           43                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       700000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001716                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            43                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   43                       # number of replacements
system.cpu14.icache.sampled_refs                   43                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   2940                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.994182                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  2602                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      2602                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 124     78.48%     78.48% # number of callpals executed
system.cpu14.kern.callpal::rdps                    16     10.13%     88.61% # number of callpals executed
system.cpu14.kern.callpal::rti                     18     11.39%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  158                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      176                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     42     26.25%     26.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     8      5.00%     31.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    10      6.25%     37.50% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   100     62.50%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                160                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      42     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      8      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     10     10.87%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     32     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  92                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             7794634000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2219000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               8315000      0.11%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              13585000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         7818753000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.320000                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.005818                       # Percentage of non-idle cycles
system.cpu14.numCycles                       15637506                       # number of cpu cycles simulated
system.cpu14.num_insts                          25051                       # Number of instructions executed
system.cpu14.num_refs                            8022                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 11864.864865                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  8864.864865                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           61                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       439000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.377551                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.377551                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          5571                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5571                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 17072.164948                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 14072.164948                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              5377                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          5377                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      3312000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.034823                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             194                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      2730000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.034823                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           194                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 22065.573770                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 19813.559322                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           28                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1346000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.685393                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1169000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.662921                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           59                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         2773                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2773                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0        49500                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency        46500                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             2677                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2677                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4752000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.034620                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             96                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4464000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.034620                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           96                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2349000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                17.876404                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0           8344                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         8344                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 27806.896552                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 24806.896552                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0               8054                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           8054                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       8064000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.034756                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              290                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          290                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      7194000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.034756                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            290                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.676109                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          692.335974                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0          8344                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         8344                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 27806.896552                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 24806.896552                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0              8054                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total          8054                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      8064000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.034756                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             290                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          290                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      7194000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.034756                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           290                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2349000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   89                       # number of replacements
system.cpu15.dcache.sampled_refs                   89                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              692.335974                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   1591                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     19                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                       8549                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       5669                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      2880                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         26862                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        26862                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0        19500                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency        16500                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             26820                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         26820                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       819000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001564                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              42                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       693000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001564                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            42                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                68.952381                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          26862                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        26862                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0        19500                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency        16500                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              26820                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          26820                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        819000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001564                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               42                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       693000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001564                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             42                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         26862                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        26862                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0        19500                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency        16500                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             26820                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         26820                       # number of overall hits
system.cpu15.icache.overall_miss_latency       819000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001564                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              42                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           42                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       693000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001564                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            42                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   42                       # number of replacements
system.cpu15.icache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   2896                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.993547                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  2998                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      2998                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 168     83.17%     83.17% # number of callpals executed
system.cpu15.kern.callpal::rdps                    16      7.92%     91.09% # number of callpals executed
system.cpu15.kern.callpal::rti                     18      8.91%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  202                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      220                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     54     26.47%     26.47% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     8      3.92%     30.39% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    20      9.80%     40.20% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   122     59.80%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      54     39.71%     39.71% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      8      5.88%     45.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     20     14.71%     60.29% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     54     39.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 136                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             7790837000     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2207000      0.03%     99.67% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              11577000      0.15%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              14575000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         7819196000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.442623                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.006453                       # Percentage of non-idle cycles
system.cpu15.numCycles                       15638392                       # number of cpu cycles simulated
system.cpu15.num_insts                          26862                       # Number of instructions executed
system.cpu15.num_refs                            8595                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                    11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  1811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  4561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                  6719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0     204849750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1     102424875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  74490818.181818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     204849750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  452456.653782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  982492.805755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  179653.365490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  1116347.411444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  784864.942529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  121952.522697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    409699500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    409699500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    409699500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13    136566500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    409699500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 63030692.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.157771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            819399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                      11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    1811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    4561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                    6719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15757                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       630314000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     3939.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1969.625000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     1432.454545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     3939.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        8.700718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       18.893285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6        3.454725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       21.467302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       15.092912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9        2.345141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    7878.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    7878.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    7878.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2626.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    7878.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1212.076923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15757                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                      73                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    4222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    2564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   11908                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    3807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    4116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    9265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                     55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                     88                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     71                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     78                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     91                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               36928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    19736133.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    17414235.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    8707117.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    411169.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    1147449.612403                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    186424.433249                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    1193717.741935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    1112939.849624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    116643.814027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10      148021000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11      148021000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      148021000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13      148021000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   98680666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      148021000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40001.761804                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         238                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         108                       # number of ReadReq hits
system.l2.ReadReq_hits::2                         112                       # number of ReadReq hits
system.l2.ReadReq_hits::3                          39                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        3502                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        2306                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       10320                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3559                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        3850                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        6727                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         53                       # number of ReadReq hits
system.l2.ReadReq_hits::11                         86                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         69                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         76                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         88                       # number of ReadReq hits
system.l2.ReadReq_hits::15                         98                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31231                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              296042000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.059289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.131783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.465753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.170535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.100624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.133356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.065143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.064626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.273934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.022727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.028169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.025641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.032967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.020000                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        15                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        17                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        34                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       720                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       258                       # number of ReadReq misses
system.l2.ReadReq_misses::6                      1588                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       248                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       266                       # number of ReadReq misses
system.l2.ReadReq_misses::9                      2538                       # number of ReadReq misses
system.l2.ReadReq_misses::10                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::13                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5697                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         227050000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         22.434783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         52.555556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2                44                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         77.753425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          1.344387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          2.213729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          0.476654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.490938                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.379009                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          0.612628                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10       103.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        64.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        79.943662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        72.769231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        62.373626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        56.760000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5676                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26312500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 1037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  582                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  462                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  706                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1949548.780488                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1      7266500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 3134568.627451                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 5920851.851852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 323609.311741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 772285.024155                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 154159.112825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 274678.694158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 346023.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 226434.844193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 5920851.851852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 4701852.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6148576.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 5709392.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3074288.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15      1816625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40009.936306                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           159863000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   1037                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    582                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    462                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    706                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3925                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      157039000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      47.865854                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     178.409091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      76.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3     145.370370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       7.945344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      18.961353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6       3.784957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       6.743986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       8.495671                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9       5.559490                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    145.370370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    115.441176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    150.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    140.178571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     75.480769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     44.602273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 3925                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     62151000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 18811                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18811                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     18811                       # number of Writeback hits
system.l2.Writeback_hits::total                 18811                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.209698                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      257                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      116                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                      140                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                       77                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     6033                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     3398                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    16469                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     4541                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5160                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    15984                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                      57                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                      90                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      73                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      84                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                      93                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     113                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52685                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     58707421.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::1        139430125                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     39837178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     29353710.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     440711.576452                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     1021466.117216                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     181402.016588                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     1135886.965377                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     851481.679389                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     120497.029275                       # average overall miss latency
system.l2.demand_avg_miss_latency::10       278860250                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       278860250                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       278860250                       # average overall miss latency
system.l2.demand_avg_miss_latency::13       139430125                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       223088200                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    74362733.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.052909                       # average overall mshr miss latency
system.l2.demand_hits::0                          238                       # number of demand (read+write) hits
system.l2.demand_hits::1                          108                       # number of demand (read+write) hits
system.l2.demand_hits::2                          112                       # number of demand (read+write) hits
system.l2.demand_hits::3                           39                       # number of demand (read+write) hits
system.l2.demand_hits::4                         3502                       # number of demand (read+write) hits
system.l2.demand_hits::5                         2306                       # number of demand (read+write) hits
system.l2.demand_hits::6                        10320                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3559                       # number of demand (read+write) hits
system.l2.demand_hits::8                         3850                       # number of demand (read+write) hits
system.l2.demand_hits::9                         6727                       # number of demand (read+write) hits
system.l2.demand_hits::10                          53                       # number of demand (read+write) hits
system.l2.demand_hits::11                          86                       # number of demand (read+write) hits
system.l2.demand_hits::12                          69                       # number of demand (read+write) hits
system.l2.demand_hits::13                          76                       # number of demand (read+write) hits
system.l2.demand_hits::14                          88                       # number of demand (read+write) hits
system.l2.demand_hits::15                          98                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31231                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1115441000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.073930                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.068966                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.493506                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.419526                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.321366                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.373368                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.216252                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.253876                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.579142                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.070175                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.044444                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.054795                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.095238                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.053763                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.132743                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         19                       # number of demand (read+write) misses
system.l2.demand_misses::1                          8                       # number of demand (read+write) misses
system.l2.demand_misses::2                         28                       # number of demand (read+write) misses
system.l2.demand_misses::3                         38                       # number of demand (read+write) misses
system.l2.demand_misses::4                       2531                       # number of demand (read+write) misses
system.l2.demand_misses::5                       1092                       # number of demand (read+write) misses
system.l2.demand_misses::6                       6149                       # number of demand (read+write) misses
system.l2.demand_misses::7                        982                       # number of demand (read+write) misses
system.l2.demand_misses::8                       1310                       # number of demand (read+write) misses
system.l2.demand_misses::9                       9257                       # number of demand (read+write) misses
system.l2.demand_misses::10                         4                       # number of demand (read+write) misses
system.l2.demand_misses::11                         4                       # number of demand (read+write) misses
system.l2.demand_misses::12                         4                       # number of demand (read+write) misses
system.l2.demand_misses::13                         8                       # number of demand (read+write) misses
system.l2.demand_misses::14                         5                       # number of demand (read+write) misses
system.l2.demand_misses::15                        15                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21454                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          857364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          83.396887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         184.767241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2         153.092857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         278.350649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           3.552627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           6.307534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           1.301415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           4.719885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.153682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           1.340903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        376.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        238.144444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        293.602740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        255.154762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        230.462366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        189.672566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21433                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010252                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002171                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.057273                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.031255                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.054956                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.018078                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.028694                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.014775                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.013014                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.007543                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.000001                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000007                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000135                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.331924                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    335.927696                       # Average occupied blocks per context
system.l2.occ_blocks::1                     71.130321                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1876.732450                       # Average occupied blocks per context
system.l2.occ_blocks::3                   1024.170109                       # Average occupied blocks per context
system.l2.occ_blocks::4                   1800.785123                       # Average occupied blocks per context
system.l2.occ_blocks::5                    592.381675                       # Average occupied blocks per context
system.l2.occ_blocks::6                    940.236260                       # Average occupied blocks per context
system.l2.occ_blocks::7                    484.134830                       # Average occupied blocks per context
system.l2.occ_blocks::8                    426.454961                       # Average occupied blocks per context
system.l2.occ_blocks::9                    247.176209                       # Average occupied blocks per context
system.l2.occ_blocks::11                     0.044539                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.224071                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.419716                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10876.495206                       # Average occupied blocks per context
system.l2.overall_accesses::0                     257                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     116                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                     140                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                      77                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    6033                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    3398                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   16469                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    4541                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5160                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   15984                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                     57                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                     90                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     73                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     84                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                     93                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    113                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52685                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    58707421.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::1       139430125                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    39837178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    29353710.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    440711.576452                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    1021466.117216                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    181402.016588                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    1135886.965377                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    851481.679389                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    120497.029275                       # average overall miss latency
system.l2.overall_avg_miss_latency::10      278860250                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      278860250                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      278860250                       # average overall miss latency
system.l2.overall_avg_miss_latency::13      139430125                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      223088200                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   74362733.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.052909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         238                       # number of overall hits
system.l2.overall_hits::1                         108                       # number of overall hits
system.l2.overall_hits::2                         112                       # number of overall hits
system.l2.overall_hits::3                          39                       # number of overall hits
system.l2.overall_hits::4                        3502                       # number of overall hits
system.l2.overall_hits::5                        2306                       # number of overall hits
system.l2.overall_hits::6                       10320                       # number of overall hits
system.l2.overall_hits::7                        3559                       # number of overall hits
system.l2.overall_hits::8                        3850                       # number of overall hits
system.l2.overall_hits::9                        6727                       # number of overall hits
system.l2.overall_hits::10                         53                       # number of overall hits
system.l2.overall_hits::11                         86                       # number of overall hits
system.l2.overall_hits::12                         69                       # number of overall hits
system.l2.overall_hits::13                         76                       # number of overall hits
system.l2.overall_hits::14                         88                       # number of overall hits
system.l2.overall_hits::15                         98                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   31231                       # number of overall hits
system.l2.overall_miss_latency             1115441000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.073930                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.068966                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.493506                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.419526                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.321366                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.373368                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.216252                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.253876                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.579142                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.070175                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.044444                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.054795                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.095238                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.053763                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.132743                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        19                       # number of overall misses
system.l2.overall_misses::1                         8                       # number of overall misses
system.l2.overall_misses::2                        28                       # number of overall misses
system.l2.overall_misses::3                        38                       # number of overall misses
system.l2.overall_misses::4                      2531                       # number of overall misses
system.l2.overall_misses::5                      1092                       # number of overall misses
system.l2.overall_misses::6                      6149                       # number of overall misses
system.l2.overall_misses::7                       982                       # number of overall misses
system.l2.overall_misses::8                      1310                       # number of overall misses
system.l2.overall_misses::9                      9257                       # number of overall misses
system.l2.overall_misses::10                        4                       # number of overall misses
system.l2.overall_misses::11                        4                       # number of overall misses
system.l2.overall_misses::12                        4                       # number of overall misses
system.l2.overall_misses::13                        8                       # number of overall misses
system.l2.overall_misses::14                        5                       # number of overall misses
system.l2.overall_misses::15                       15                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 21454                       # number of overall misses
system.l2.overall_mshr_hits                        21                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         857364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         83.396887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        184.767241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2        153.092857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        278.350649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          3.552627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          6.307534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          1.301415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          4.719885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.153682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          1.340903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       376.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       238.144444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       293.602740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       255.154762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       230.462366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       189.672566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   21433                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency     88463500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13467                       # number of replacements
system.l2.sampled_refs                          13467                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18680.313167                       # Cycle average of tags in use
system.l2.total_refs                            56692                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7219                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               17182066                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    11.55                       # Real time elapsed on the host
host_tick_rate                              599242529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   198435460                       # Number of instructions simulated
sim_seconds                                  0.006921                       # Number of seconds simulated
sim_ticks                                  6920782000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10954.545455                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7954.545455                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          261                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          261                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       482000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.144262                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           44                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.144262                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           44                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         12696                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        12696                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 13244.047619                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 10244.047619                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             12528                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         12528                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      2225000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.013233                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             168                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      1721000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.013233                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           168                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29399500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 15923.076923                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 13171.875000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          157                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          157                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1035000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.292793                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           65                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency       843000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.288288                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           64                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         6202                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6202                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 46896.551724                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 43896.551724                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             6115                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         6115                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4080000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.014028                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0             87                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      3819000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.014028                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses           87                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14931500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                12.407407                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          18898                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        18898                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 24725.490196                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 21725.490196                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              18643                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          18643                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       6305000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.013493                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              255                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          255                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      5540000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.013493                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            255                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.803372                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          822.652719                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         18898                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        18898                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 24725.490196                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 21725.490196                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             18643                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         18643                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      6305000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.013493                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             255                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          255                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      5540000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.013493                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           255                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     44331000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   54                       # number of replacements
system.cpu00.dcache.sampled_refs                   54                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              819.652719                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                    670                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     14                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      19770                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      13228                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      6542                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         65770                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        65770                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17410.714286                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14410.714286                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             65602                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         65602                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      2925000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002554                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             168                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      2421000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           168                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                77.148810                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          65770                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        65770                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17410.714286                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14410.714286                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              65602                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          65602                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       2925000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002554                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              168                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      2421000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002554                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            168                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         65770                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        65770                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17410.714286                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14410.714286                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             65602                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         65602                       # number of overall hits
system.cpu00.icache.overall_miss_latency      2925000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002554                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             168                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          168                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      2421000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002554                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           168                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  168                       # number of replacements
system.cpu00.icache.sampled_refs                  168                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  12961                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.979671                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  5073                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      5073                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 334     88.59%     88.59% # number of callpals executed
system.cpu00.kern.callpal::rdps                    19      5.04%     93.63% # number of callpals executed
system.cpu00.kern.callpal::rti                     24      6.37%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  377                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      401                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    139     36.39%     36.39% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.31%     37.70% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     7      1.83%     39.53% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    12      3.14%     42.67% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   219     57.33%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                382                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     139     47.93%     47.93% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.72%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      7      2.41%     52.07% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     12      4.14%     56.21% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    127     43.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 290                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             6722599000     98.44%     98.44% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2346500      0.03%     98.47% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               2768500      0.04%     98.51% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               7541000      0.11%     98.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              93931000      1.38%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         6829186000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.579909                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              24                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.020329                       # Percentage of non-idle cycles
system.cpu00.numCycles                       13658372                       # number of cpu cycles simulated
system.cpu00.num_insts                          65770                       # Number of instructions executed
system.cpu00.num_refs                           19823                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 16192.307692                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 13192.307692                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           60                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           60                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       421000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.302326                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.302326                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          4225                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4225                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 14932.330827                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 11932.330827                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              4092                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4092                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      1986000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.031479                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             133                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      1587000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.031479                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           133                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           79                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           79                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 13358.974359                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 11472.222222                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       521000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.493671                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           39                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       413000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.455696                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           36                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2182                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2182                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 56208.333333                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 53208.333333                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2158                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2158                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1349000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.010999                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1277000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.010999                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3237500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                23.088889                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           6407                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         6407                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 21242.038217                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 18242.038217                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               6250                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           6250                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       3335000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.024504                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              157                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      2864000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.024504                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            157                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.449964                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          460.762969                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          6407                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         6407                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 21242.038217                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 18242.038217                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              6250                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          6250                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      3335000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.024504                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             157                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          157                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      2864000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.024504                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           157                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3237500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   45                       # number of replacements
system.cpu01.dcache.sampled_refs                   45                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              459.762969                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1039                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     13                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       6591                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       4311                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      2280                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         19711                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        19711                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15555.555556                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12555.555556                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             19675                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         19675                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       560000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001826                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              36                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       452000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001826                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            36                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                64.416667                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          19711                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        19711                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15555.555556                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12555.555556                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              19675                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          19675                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        560000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001826                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               36                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           36                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       452000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001826                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             36                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         19711                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        19711                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15555.555556                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12555.555556                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             19675                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         19675                       # number of overall hits
system.cpu01.icache.overall_miss_latency       560000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001826                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              36                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           36                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       452000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001826                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            36                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   36                       # number of replacements
system.cpu01.icache.sampled_refs                   36                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   2319                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995066                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  2520                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      2520                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 107     76.43%     76.43% # number of callpals executed
system.cpu01.kern.callpal::rdps                    14     10.00%     86.43% # number of callpals executed
system.cpu01.kern.callpal::rti                     19     13.57%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  140                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      159                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     40     27.59%     27.59% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     7      4.83%     32.41% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    12      8.28%     40.69% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    86     59.31%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                145                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      40     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      7      8.05%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     12     13.79%     67.82% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     28     32.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  87                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             6806524500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               2693500      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7398000      0.11%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              12517000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         6829133000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                19                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004934                       # Percentage of non-idle cycles
system.cpu01.numCycles                       13658266                       # number of cpu cycles simulated
system.cpu01.num_insts                          19711                       # Number of instructions executed
system.cpu01.num_refs                            6634                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0        11500                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency         8500                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       253000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           22                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       187000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           22                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          3635                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         3635                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 19425.742574                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 16425.742574                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              3534                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3534                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      1962000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.027785                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      1659000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.027785                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 14590.909091                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency        13050                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       642000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.483516                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           44                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       522000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.439560                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         1954                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1954                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0        57600                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency        54600                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             1939                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         1939                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency       864000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.007677                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             15                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency       819000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.007677                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           15                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3211500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 6.875000                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           5589                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         5589                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 24362.068966                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 21362.068966                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               5473                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           5473                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       2826000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.020755                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              116                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          116                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      2478000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.020755                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            116                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.846501                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          866.817292                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          5589                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         5589                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 24362.068966                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 21362.068966                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              5473                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          5473                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      2826000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.020755                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             116                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          116                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      2478000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.020755                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           116                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3211500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   16                       # number of replacements
system.cpu02.dcache.sampled_refs                   16                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              865.817292                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    110                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                      3                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       5798                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       3734                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2064                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         16395                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        16395                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_hits::0             16395                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         16395                       # number of ReadReq hits
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          16395                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        16395                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              16395                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          16395                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         16395                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        16395                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             16395                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         16395                       # number of overall hits
system.cpu02.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0               0                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total            0                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                    0                       # number of replacements
system.cpu02.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995813                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  2502                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      2502                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 105     76.09%     76.09% # number of callpals executed
system.cpu02.kern.callpal::rdps                    14     10.14%     86.23% # number of callpals executed
system.cpu02.kern.callpal::rti                     19     13.77%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  138                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      157                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     40     27.97%     27.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     7      4.90%     32.87% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      8.39%     41.26% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                    84     58.74%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                143                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      40     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      7      8.05%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12     13.79%     67.82% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     28     32.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                  87                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             6813088500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               2667500      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7359000      0.11%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              12609000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         6835724000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004187                       # Percentage of non-idle cycles
system.cpu02.numCycles                       13671448                       # number of cpu cycles simulated
system.cpu02.num_insts                          16395                       # Number of instructions executed
system.cpu02.num_refs                            5841                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 18666.666667                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 15666.666667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           66                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       504000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       423000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.290323                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          3482                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         3482                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 25532.467532                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 22532.467532                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              3405                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3405                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      1966000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.022114                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0              77                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      1735000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.022114                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses            77                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0        14050                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 11789.473684                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       562000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           40                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       448000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.475000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         1919                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1919                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 58533.333333                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 55533.333333                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             1904                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         1904                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency       878000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.007817                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             15                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency       833000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.007817                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           15                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3017500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                 5.090909                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           5401                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         5401                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 30913.043478                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 27913.043478                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               5309                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           5309                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       2844000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.017034                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0               92                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      2568000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.017034                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses             92                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.721716                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          739.037690                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          5401                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         5401                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 30913.043478                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 27913.043478                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              5309                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          5309                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      2844000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.017034                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0              92                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total           92                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      2568000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.017034                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses            92                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3017500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   11                       # number of replacements
system.cpu03.dcache.sampled_refs                   11                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              739.037690                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                     56                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      4                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       5593                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       3575                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2018                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         15646                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        15646                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_hits::0             15646                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         15646                       # number of ReadReq hits
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          15646                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        15646                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              15646                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          15646                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         15646                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        15646                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             15646                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         15646                       # number of overall hits
system.cpu03.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0               0                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total            0                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                    0                       # number of replacements
system.cpu03.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.995949                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  2502                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      2502                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 105     76.09%     76.09% # number of callpals executed
system.cpu03.kern.callpal::rdps                    14     10.14%     86.23% # number of callpals executed
system.cpu03.kern.callpal::rti                     19     13.77%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  138                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      157                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     40     27.97%     27.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     7      4.90%     32.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      8.39%     41.26% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    84     58.74%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                143                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      40     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      7      8.05%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12     13.79%     67.82% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     28     32.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  87                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             6813738500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               2467500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               7367000      0.11%     99.83% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              11654000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         6835227000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.004051                       # Percentage of non-idle cycles
system.cpu03.numCycles                       13670454                       # number of cpu cycles simulated
system.cpu03.num_insts                          15646                       # Number of instructions executed
system.cpu03.num_refs                            5636                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18678.571429                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15678.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           74                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       523000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.274510                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       439000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.274510                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          3623                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         3623                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 28441.176471                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 25441.176471                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              3521                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3521                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      2901000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.028153                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             102                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      2595000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.028153                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           102                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 13173.913043                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency        12150                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           41                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           41                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       606000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.528736                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       486000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.459770                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         1919                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1919                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 58071.428571                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 55071.428571                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             1905                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1905                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency       813000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007295                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             14                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency       771000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007295                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           14                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      2739500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                        7                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           5542                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         5542                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 32017.241379                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 29017.241379                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               5426                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           5426                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       3714000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.020931                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              116                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          116                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      3366000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.020931                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            116                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.839594                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          859.743784                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          5542                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         5542                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 32017.241379                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 29017.241379                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              5426                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          5426                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      3714000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.020931                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             116                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          116                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      3366000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.020931                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           116                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      2739500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   16                       # number of replacements
system.cpu04.dcache.sampled_refs                   16                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              859.743784                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                    112                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      2                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       5750                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       3725                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2025                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         15976                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        15976                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_hits::0             15976                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         15976                       # number of ReadReq hits
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          15976                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        15976                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              15976                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          15976                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         15976                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        15976                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             15976                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         15976                       # number of overall hits
system.cpu04.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               0                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            0                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    0                       # number of replacements
system.cpu04.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu04.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.995788                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  2502                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      2502                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 105     76.09%     76.09% # number of callpals executed
system.cpu04.kern.callpal::rdps                    14     10.14%     86.23% # number of callpals executed
system.cpu04.kern.callpal::rti                     19     13.77%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  138                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      157                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     40     27.97%     27.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     7      4.90%     32.87% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    12      8.39%     41.26% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    84     58.74%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                143                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      40     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      7      8.05%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     12     13.79%     67.82% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     28     32.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  87                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             6814168500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               2192500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7365000      0.11%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              11693000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         6835419000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.004212                       # Percentage of non-idle cycles
system.cpu04.numCycles                       13670838                       # number of cpu cycles simulated
system.cpu04.num_insts                          15976                       # Number of instructions executed
system.cpu04.num_refs                            5793                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0        11750                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency         8750                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           69                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       235000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.224719                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           20                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.224719                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           20                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          3469                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         3469                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 23833.333333                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 20833.333333                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              3385                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3385                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      2002000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.024214                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0              84                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      1750000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.024214                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses            84                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 13022.727273                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 11692.307692                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       573000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.523810                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           44                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.464286                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         1919                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1919                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 60277.777778                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 57277.777778                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             1901                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         1901                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1085000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.009380                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             18                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1031000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.009380                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           18                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      2632500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                10.444444                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           5388                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         5388                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 30264.705882                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 27264.705882                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               5286                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           5286                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       3087000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.018931                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              102                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          102                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      2781000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.018931                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            102                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.830706                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          850.643186                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          5388                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         5388                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 30264.705882                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 27264.705882                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              5286                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          5286                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      3087000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.018931                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             102                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          102                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      2781000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.018931                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           102                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      2632500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   27                       # number of replacements
system.cpu05.dcache.sampled_refs                   27                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              849.643186                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    282                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     13                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       5580                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       3558                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2022                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         15620                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        15620                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_hits::0             15620                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         15620                       # number of ReadReq hits
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          15620                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        15620                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              15620                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          15620                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         15620                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        15620                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             15620                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         15620                       # number of overall hits
system.cpu05.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0               0                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total            0                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                    0                       # number of replacements
system.cpu05.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.996013                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  2502                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      2502                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 105     76.09%     76.09% # number of callpals executed
system.cpu05.kern.callpal::rdps                    14     10.14%     86.23% # number of callpals executed
system.cpu05.kern.callpal::rti                     19     13.77%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  138                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      157                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     40     27.97%     27.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     7      4.90%     32.87% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    12      8.39%     41.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    84     58.74%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                143                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      40     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      7      8.05%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     12     13.79%     67.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     28     32.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  87                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             6813709500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2090500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7495000      0.11%     99.83% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              11906000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         6835201000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.003987                       # Percentage of non-idle cycles
system.cpu05.numCycles                       13670402                       # number of cpu cycles simulated
system.cpu05.num_insts                          15620                       # Number of instructions executed
system.cpu05.num_refs                            5623                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 17971.428571                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 14971.428571                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           67                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       629000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.343137                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.343137                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          3726                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         3726                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 27748.148148                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 24748.148148                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              3591                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3591                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      3746000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.036232                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             135                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      3341000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.036232                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           135                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0        15640                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 14377.777778                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           39                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       782000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.561798                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           50                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       647000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.505618                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         2024                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2024                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51470.588235                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48470.588235                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             1990                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         1990                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1750000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.016798                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             34                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1648000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.016798                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           34                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      2536500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 8.777778                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           5750                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         5750                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 32520.710059                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 29520.710059                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               5581                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           5581                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       5496000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.029391                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              169                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          169                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      4989000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.029391                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            169                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.863228                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          883.945259                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          5750                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         5750                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 32520.710059                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 29520.710059                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              5581                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          5581                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      5496000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.029391                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             169                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          169                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      4989000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.029391                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           169                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      2536500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   63                       # number of replacements
system.cpu06.dcache.sampled_refs                   63                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              883.945259                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    553                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                     42                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       5960                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       3828                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      2132                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         16818                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        16818                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 18491.525424                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 15491.525424                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             16759                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         16759                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency      1091000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.003508                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0              59                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       914000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.003508                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses            59                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               101.406780                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          16818                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        16818                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 18491.525424                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 15491.525424                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              16759                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          16759                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency       1091000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.003508                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0               59                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       914000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.003508                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses             59                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         16818                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        16818                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 18491.525424                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 15491.525424                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             16759                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         16759                       # number of overall hits
system.cpu06.icache.overall_miss_latency      1091000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.003508                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0              59                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total           59                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       914000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.003508                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses            59                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                   59                       # number of replacements
system.cpu06.icache.sampled_refs                   59                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                   5983                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.995227                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  2664                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      2664                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 123     78.85%     78.85% # number of callpals executed
system.cpu06.kern.callpal::rdps                    14      8.97%     87.82% # number of callpals executed
system.cpu06.kern.callpal::rti                     19     12.18%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  156                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      175                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     49     30.43%     30.43% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     7      4.35%     34.78% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    12      7.45%     42.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    93     57.76%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                161                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      49     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      7      6.67%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     12     11.43%     64.76% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     37     35.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 105                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             6811955500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1986500      0.03%     99.68% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7439000      0.11%     99.79% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              14241000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         6835622000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.397849                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.004773                       # Percentage of non-idle cycles
system.cpu06.numCycles                       13671244                       # number of cpu cycles simulated
system.cpu06.num_insts                          16818                       # Number of instructions executed
system.cpu06.num_refs                            6007                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0        12700                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency         9700                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       381000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.280374                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.280374                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          3944                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3944                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 25646.153846                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 22646.153846                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              3814                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3814                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      3334000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.032961                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0             130                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      2944000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.032961                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses           130                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 13109.090909                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 12340.425532                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           41                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           41                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency       721000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.572917                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       580000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.489583                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         1977                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         1977                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0        48625                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency        45625                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             1953                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         1953                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      1167000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.012140                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      1095000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.012140                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      2510500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                13.633333                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0           5921                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         5921                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 29227.272727                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 26227.272727                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0               5767                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           5767                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       4501000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.026009                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              154                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          154                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      4039000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.026009                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            154                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.732953                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          750.543552                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0          5921                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         5921                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 29227.272727                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 26227.272727                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0              5767                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total          5767                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      4501000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.026009                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             154                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          154                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      4039000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.026009                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           154                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      2510500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                   30                       # number of replacements
system.cpu07.dcache.sampled_refs                   30                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              750.543552                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                    409                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                      5                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                       6143                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       4051                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      2092                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         17086                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        17086                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0        21900                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency        18900                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0             17036                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         17036                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency      1095000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002926                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency       945000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                24.540000                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          17086                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        17086                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0        21900                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency        18900                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              17036                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          17036                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency       1095000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002926                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency       945000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002926                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         17086                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        17086                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0        21900                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency        18900                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             17036                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         17036                       # number of overall hits
system.cpu07.icache.overall_miss_latency      1095000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002926                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0              50                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total           50                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency       945000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002926                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                   50                       # number of replacements
system.cpu07.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                   1227                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.995350                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  2592                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      2592                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 115     77.70%     77.70% # number of callpals executed
system.cpu07.kern.callpal::rdps                    14      9.46%     87.16% # number of callpals executed
system.cpu07.kern.callpal::rti                     19     12.84%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  148                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      167                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     45     29.41%     29.41% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     7      4.58%     33.99% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    12      7.84%     41.83% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    89     58.17%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                153                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      45     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      7      7.22%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     12     12.37%     65.98% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     33     34.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  97                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             6812830500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1962500      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7415000      0.11%     99.80% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              13657000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         6835865000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.370787                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.004650                       # Percentage of non-idle cycles
system.cpu07.numCycles                       13671730                       # number of cpu cycles simulated
system.cpu07.num_insts                          17086                       # Number of instructions executed
system.cpu07.num_refs                            6188                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 15451.612903                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 12451.612903                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0           67                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency       479000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.316327                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           31                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency       386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.316327                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           31                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0          3595                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         3595                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 20672.268908                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 17672.268908                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0              3476                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          3476                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency      2460000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.033102                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0             119                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency      2103000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.033102                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses           119                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0           88                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           88                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 16428.571429                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 14888.888889                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           39                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency       805000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.556818                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0           49                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency       670000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.511364                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0         1977                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         1977                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 52142.857143                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 49142.857143                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             1949                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         1949                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency      1460000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.014163                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency      1376000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.014163                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      2502500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                13.280000                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0           5572                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         5572                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 26666.666667                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 23666.666667                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0               5425                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           5425                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency       3920000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.026382                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0              147                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          147                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency      3479000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.026382                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses            147                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.874338                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          895.322551                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0          5572                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         5572                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 26666.666667                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 23666.666667                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0              5425                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total          5425                       # number of overall hits
system.cpu08.dcache.overall_miss_latency      3920000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.026382                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0             147                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total          147                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency      3479000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.026382                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses           147                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      2502500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                   50                       # number of replacements
system.cpu08.dcache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              893.322551                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                    664                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                     31                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                       5777                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                       3693                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                      2084                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0         16337                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        16337                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 20549.019608                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 17549.019608                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0             16286                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         16286                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency      1048000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.003122                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency       895000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              5197.294118                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0          16337                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        16337                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 20549.019608                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 17549.019608                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0              16286                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          16286                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency       1048000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.003122                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency       895000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.003122                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0         16337                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        16337                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 20549.019608                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 17549.019608                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0             16286                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total         16286                       # number of overall hits
system.cpu08.icache.overall_miss_latency      1048000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.003122                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0              51                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total           51                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency       895000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.003122                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                   51                       # number of replacements
system.cpu08.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                 265062                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.995575                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                  2592                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                      2592                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpipl                 115     77.70%     77.70% # number of callpals executed
system.cpu08.kern.callpal::rdps                    14      9.46%     87.16% # number of callpals executed
system.cpu08.kern.callpal::rti                     19     12.84%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  148                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      167                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     45     29.41%     29.41% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     7      4.58%     33.99% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    12      7.84%     41.83% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    89     58.17%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                153                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      45     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      7      7.22%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     12     12.37%     65.98% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     33     34.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  97                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             6811176500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1952500      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7422000      0.11%     99.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              13450000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         6834001000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.370787                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              19                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.004425                       # Percentage of non-idle cycles
system.cpu08.numCycles                       13668002                       # number of cpu cycles simulated
system.cpu08.num_insts                          16337                       # Number of instructions executed
system.cpu08.num_refs                            5822                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 13666.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          600                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          600                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency      1599000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.163180                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          117                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency      1248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.163180                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          117                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0         33126                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        33126                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 16676.153514                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 13676.153514                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0             30807                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         30807                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency     38672000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.070005                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            2319                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2319                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     31715000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.070005                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          2319                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          712                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          712                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 44888.888889                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 41888.888889                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          478                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          478                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     10504000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.328652                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0          234                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency      9802000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.328652                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses          234                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0        27285                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        27285                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54378.610108                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51378.610108                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0            25069                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        25069                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    120503000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.081217                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           2216                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2216                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    113855000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.081217                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         2216                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      2601500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                15.446110                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          60411                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        60411                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 35099.228225                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 32099.228225                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              55876                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          55876                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     159175000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.075069                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0             4535                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         4535                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    145570000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.075069                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses           4535                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.930856                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.001174                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          953.196034                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1           -1.202241                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         60411                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        60411                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 35099.228225                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 32099.228225                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             55876                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         55876                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    159175000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.075069                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0            4535                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total         4535                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    145570000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.075069                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses          4535                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      2601500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                 4203                       # number of replacements
system.cpu09.dcache.sampled_refs                 4203                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              951.993793                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  64920                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   2684                       # number of writebacks
system.cpu09.dtb.data_accesses                   5815                       # DTB accesses
system.cpu09.dtb.data_acv                           7                       # DTB access violations
system.cpu09.dtb.data_hits                      61729                       # DTB hits
system.cpu09.dtb.data_misses                       96                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                      33735                       # DTB read hits
system.cpu09.dtb.read_misses                       82                       # DTB read misses
system.cpu09.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu09.dtb.write_acv                          7                       # DTB write access violations
system.cpu09.dtb.write_hits                     27994                       # DTB write hits
system.cpu09.dtb.write_misses                      14                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0        168973                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       168973                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 21640.564827                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 18640.564827                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0            166636                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        166636                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     50574000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.013831                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            2337                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2337                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     43563000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.013831                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          2337                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               126.651113                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0         168973                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       168973                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 21640.564827                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 18640.564827                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0             166636                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         166636                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      50574000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.013831                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             2337                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2337                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     43563000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.013831                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           2337                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.999989                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          511.994501                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0        168973                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       168973                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 21640.564827                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 18640.564827                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0            166636                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total        166636                       # number of overall hits
system.cpu09.icache.overall_miss_latency     50574000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.013831                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            2337                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         2337                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     43563000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.013831                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          2337                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 2336                       # number of replacements
system.cpu09.icache.sampled_refs                 2336                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              511.994501                       # Cycle average of tags in use
system.cpu09.icache.total_refs                 295857                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.935254                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                 27694                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                     27610                       # ITB hits
system.cpu09.itb.fetch_misses                      84                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  12      2.32%      2.51% # number of callpals executed
system.cpu09.kern.callpal::tbi                      1      0.19%      2.71% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 449     86.85%     89.56% # number of callpals executed
system.cpu09.kern.callpal::rdps                    14      2.71%     92.26% # number of callpals executed
system.cpu09.kern.callpal::rdusp                    1      0.19%     92.46% # number of callpals executed
system.cpu09.kern.callpal::rti                     33      6.38%     98.84% # number of callpals executed
system.cpu09.kern.callpal::callsys                  6      1.16%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  517                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      723                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    211     42.12%     42.12% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     7      1.40%     43.51% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    12      2.40%     45.91% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   271     54.09%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                501                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     211     49.18%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      7      1.63%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     12      2.80%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    199     46.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 429                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             6406458500     98.51%     98.51% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2253500      0.03%     98.55% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               7829000      0.12%     98.67% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              86564000      1.33%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         6503105000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.734317                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                15                      
system.cpu09.kern.mode_good::user                  14                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              46                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.326087                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel        349402000     86.51%     86.51% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user           54499000     13.49%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu09.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.064746                       # Percentage of non-idle cycles
system.cpu09.numCycles                       13004016                       # number of cpu cycles simulated
system.cpu09.num_insts                         168871                       # Number of instructions executed
system.cpu09.num_refs                           62104                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14580.645161                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11580.645161                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          518                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          518                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       904000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.106897                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           62                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.106897                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           62                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         31859                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        31859                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 15706.491063                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 12706.491063                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             29733                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         29733                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     33392000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.066732                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            2126                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2126                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     27014000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.066732                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          2126                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          573                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          573                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 35522.388060                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 33899.224806                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          439                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          439                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency      4760000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.233857                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          134                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          134                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency      4373000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.225131                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          129                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        19732                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        19732                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 54882.677165                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 51882.677165                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            18462                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        18462                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency     69701000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.064362                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           1270                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1270                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency     65891000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.064362                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         1270                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2713000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               398.184673                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          51591                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        51591                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 30357.184923                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 27357.184923                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              48195                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          48195                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     103093000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.065825                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0             3396                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3396                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency     92905000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.065825                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses           3396                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.870867                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          891.767995                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         51591                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        51591                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 30357.184923                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 27357.184923                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             48195                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         48195                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    103093000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.065825                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0            3396                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3396                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency     92905000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.065825                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses          3396                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2713000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                 2675                       # number of replacements
system.cpu10.dcache.sampled_refs                 2675                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              891.767995                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1065144                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle         2416890865000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1033                       # number of writebacks
system.cpu10.dtb.data_accesses                   2698                       # DTB accesses
system.cpu10.dtb.data_acv                          21                       # DTB access violations
system.cpu10.dtb.data_hits                      52111                       # DTB hits
system.cpu10.dtb.data_misses                      364                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu10.dtb.read_acv                          12                       # DTB read access violations
system.cpu10.dtb.read_hits                      31893                       # DTB read hits
system.cpu10.dtb.read_misses                      326                       # DTB read misses
system.cpu10.dtb.write_accesses                   875                       # DTB write accesses
system.cpu10.dtb.write_acv                          9                       # DTB write access violations
system.cpu10.dtb.write_hits                     20218                       # DTB write hits
system.cpu10.dtb.write_misses                      38                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        149426                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       149426                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16061.840121                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13061.840121                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            148100                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        148100                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     21298000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.008874                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            1326                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1326                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     17320000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.008874                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          1326                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              1968.768860                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         149426                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       149426                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16061.840121                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13061.840121                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             148100                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         148100                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      21298000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.008874                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             1326                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1326                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     17320000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.008874                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           1326                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.989992                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          506.875718                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        149426                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       149426                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16061.840121                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13061.840121                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            148100                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        148100                       # number of overall hits
system.cpu10.icache.overall_miss_latency     21298000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.008874                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            1326                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         1326                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     17320000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.008874                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          1326                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 1246                       # number of replacements
system.cpu10.icache.sampled_refs                 1246                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              506.875718                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2453086                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.952306                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                 25735                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                     25610                       # ITB hits
system.cpu10.itb.fetch_misses                     125                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.24%      0.24% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  58     13.91%     14.15% # number of callpals executed
system.cpu10.kern.callpal::tbi                      4      0.96%     15.11% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 242     58.03%     73.14% # number of callpals executed
system.cpu10.kern.callpal::rdps                    15      3.60%     76.74% # number of callpals executed
system.cpu10.kern.callpal::rti                     87     20.86%     97.60% # number of callpals executed
system.cpu10.kern.callpal::callsys                  9      2.16%     99.76% # number of callpals executed
system.cpu10.kern.callpal::imb                      1      0.24%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  417                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      947                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    137     39.26%     39.26% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     7      2.01%     41.26% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    13      3.72%     44.99% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   192     55.01%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                349                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     137     48.75%     48.75% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      7      2.49%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     13      4.63%     55.87% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    124     44.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 281                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             6763220000     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2205500      0.03%     99.06% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8554500      0.13%     99.18% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              55825000      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         6829805000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.645833                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                67                      
system.cpu10.kern.mode_good::user                  67                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             145                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.462069                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2416867454000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           26270000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu10.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu10.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    3                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.047694                       # Percentage of non-idle cycles
system.cpu10.numCycles                       13659610                       # number of cpu cycles simulated
system.cpu10.num_insts                         149041                       # Number of instructions executed
system.cpu10.num_refs                           53276                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0        12220                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency         9220                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0         1578                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1578                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      4277000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.181535                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          350                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          350                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      3227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.181535                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          350                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         99526                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        99526                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 15717.953020                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 12717.953020                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             93566                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         93566                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     93679000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.059884                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            5960                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         5960                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     75799000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.059884                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          5960                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0         1916                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1916                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 38863.105175                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 35928.093645                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         1317                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1317                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     23279000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.312630                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          599                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          599                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     21485000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.312109                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          598                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        85089                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        85089                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 52733.266810                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 49733.266810                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            78575                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        78575                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    343504500                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.076555                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           6514                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         6514                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    323962500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.076555                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         6514                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency     11010500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               109.238378                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0         184615                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       184615                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 35047.578964                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 32047.578964                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0             172141                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         172141                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     437183500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.067568                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            12474                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        12474                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    399761500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.067568                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          12474                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.885998                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          907.261707                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0        184615                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       184615                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 35047.578964                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 32047.578964                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0            172141                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total        172141                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    437183500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.067568                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           12474                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        12474                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    399761500                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.067568                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         12474                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency     11010500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                10777                       # number of replacements
system.cpu11.dcache.sampled_refs                10777                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              907.261707                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1177262                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle         2417178904000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   6358                       # number of writebacks
system.cpu11.dtb.data_accesses                  36032                       # DTB accesses
system.cpu11.dtb.data_acv                          10                       # DTB access violations
system.cpu11.dtb.data_hits                     187676                       # DTB hits
system.cpu11.dtb.data_misses                      491                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                  21826                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     100753                       # DTB read hits
system.cpu11.dtb.read_misses                      396                       # DTB read misses
system.cpu11.dtb.write_accesses                 14206                       # DTB write accesses
system.cpu11.dtb.write_acv                         10                       # DTB write access violations
system.cpu11.dtb.write_hits                     86923                       # DTB write hits
system.cpu11.dtb.write_misses                      95                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        564066                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       564066                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 19094.004525                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 16093.947964                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            555226                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        555226                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency    168791000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.015672                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            8840                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         8840                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency    142270500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.015672                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          8840                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               350.509305                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         564066                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       564066                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 19094.004525                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 16093.947964                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             555226                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         555226                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency     168791000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.015672                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             8840                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         8840                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency    142270500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.015672                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           8840                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.986360                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          505.016185                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        564066                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       564066                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 19094.004525                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 16093.947964                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            555226                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        555226                       # number of overall hits
system.cpu11.icache.overall_miss_latency    168791000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.015672                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            8840                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         8840                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency    142270500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.015672                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          8840                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 8759                       # number of replacements
system.cpu11.icache.sampled_refs                 8759                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              505.016185                       # Cycle average of tags in use
system.cpu11.icache.total_refs                3070111                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle         2417067002000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.801325                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                148568                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    148223                       # ITB hits
system.cpu11.itb.fetch_misses                     345                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                  65      4.88%      4.88% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  72      5.40%     10.28% # number of callpals executed
system.cpu11.kern.callpal::tbi                      4      0.30%     10.58% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 939     70.44%     81.02% # number of callpals executed
system.cpu11.kern.callpal::rdps                    18      1.35%     82.37% # number of callpals executed
system.cpu11.kern.callpal::wrusp                    1      0.08%     82.45% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    1      0.08%     82.52% # number of callpals executed
system.cpu11.kern.callpal::rti                    130      9.75%     92.27% # number of callpals executed
system.cpu11.kern.callpal::callsys                 46      3.45%     95.72% # number of callpals executed
system.cpu11.kern.callpal::rdunique                56      4.20%     99.92% # number of callpals executed
system.cpu11.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 1333                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     2197                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    497     45.72%     45.72% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     7      0.64%     46.37% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    11      1.01%     47.38% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   572     52.62%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1087                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     495     49.65%     49.65% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      7      0.70%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     11      1.10%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    484     48.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 997                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             6651535500     97.41%     97.41% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2688500      0.04%     97.44% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               8448000      0.12%     97.57% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             166032000      2.43%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         6828704000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.995976                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.846154                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel               110                      
system.cpu11.kern.mode_good::user                 110                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             202                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               110                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.544554                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2421593503000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user          261230000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     72                       # number of times the context was actually changed
system.cpu11.kern.syscall::2                        1      4.17%      4.17% # number of syscalls executed
system.cpu11.kern.syscall::4                        6     25.00%     29.17% # number of syscalls executed
system.cpu11.kern.syscall::17                       4     16.67%     45.83% # number of syscalls executed
system.cpu11.kern.syscall::54                       1      4.17%     50.00% # number of syscalls executed
system.cpu11.kern.syscall::71                       5     20.83%     70.83% # number of syscalls executed
system.cpu11.kern.syscall::74                       4     16.67%     87.50% # number of syscalls executed
system.cpu11.kern.syscall::144                      1      4.17%     91.67% # number of syscalls executed
system.cpu11.kern.syscall::256                      1      4.17%     95.83% # number of syscalls executed
system.cpu11.kern.syscall::257                      1      4.17%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   24                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.198675                       # Percentage of non-idle cycles
system.cpu11.numCycles                       13657408                       # number of cpu cycles simulated
system.cpu11.num_insts                         563565                       # Number of instructions executed
system.cpu11.num_refs                          189381                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        16882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        16882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0  5089.151652                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  2089.151652                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0          898                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          898                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     81345000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.946807                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0        15984                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        15984                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     33393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.946807                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses        15984                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        557776                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       557776                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 12498.293220                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency  9498.293220                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0            534633                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        534633                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    289248000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.041492                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           23143                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        23143                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency    219819000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.041492                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         23143                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0        16873                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        16873                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0  5264.849014                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency  2267.806979                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0          845                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          845                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     84385000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.949920                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0        16028                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        16028                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     36328000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.949387                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses        16019                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       203695                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       203695                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 10736.395392                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency  7736.395392                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           171059                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       171059                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    350393000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.160220                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0          32636                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        32636                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    252485000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.160220                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses        32636                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency     15217500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               338.911983                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0         761471                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       761471                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 11467.416053                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency  8467.416053                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0             705692                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         705692                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     639641000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.073252                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            55779                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        55779                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    472304000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.073252                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          55779                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.637908                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          653.217696                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0        761471                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       761471                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 11467.416053                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency  8467.416053                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0            705692                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total        705692                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    639641000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.073252                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           55779                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        55779                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    472304000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.073252                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         55779                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency     15217500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                 2295                       # number of replacements
system.cpu12.dcache.sampled_refs                 2295                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              651.217696                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 777803                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    643                       # number of writebacks
system.cpu12.dtb.data_accesses                 775363                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                     795104                       # DTB hits
system.cpu12.dtb.data_misses                       92                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                 563584                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     574541                       # DTB read hits
system.cpu12.dtb.read_misses                       81                       # DTB read misses
system.cpu12.dtb.write_accesses                211779                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    220563                       # DTB write hits
system.cpu12.dtb.write_misses                      11                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       2232641                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2232641                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 19568.527919                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 16568.527919                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           2231262                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2231262                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     26985000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.000618                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            1379                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1379                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     22848000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          1379                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              3051.564850                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        2232641                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2232641                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 19568.527919                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 16568.527919                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            2231262                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2231262                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      26985000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.000618                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             1379                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1379                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     22848000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.000618                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           1379                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.910313                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          466.080081                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       2232641                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2232641                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 19568.527919                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 16568.527919                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           2231262                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       2231262                       # number of overall hits
system.cpu12.icache.overall_miss_latency     26985000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.000618                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            1379                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         1379                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     22848000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.000618                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          1379                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 1303                       # number of replacements
system.cpu12.icache.sampled_refs                 1303                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              466.080081                       # Cycle average of tags in use
system.cpu12.icache.total_refs                3976189                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.452876                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses               2168312                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                   2168272                       # ITB hits
system.cpu12.itb.fetch_misses                      40                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                 107     27.79%     27.79% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  11      2.86%     30.65% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 194     50.39%     81.04% # number of callpals executed
system.cpu12.kern.callpal::rdps                    21      5.45%     86.49% # number of callpals executed
system.cpu12.kern.callpal::rti                     28      7.27%     93.77% # number of callpals executed
system.cpu12.kern.callpal::callsys                  4      1.04%     94.81% # number of callpals executed
system.cpu12.kern.callpal::rdunique                20      5.19%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  385                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      531                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     78     33.05%     33.05% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     7      2.97%     36.02% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     7      2.97%     38.98% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   144     61.02%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                236                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      78     46.99%     46.99% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      7      4.22%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      7      4.22%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     74     44.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 166                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             6769684500     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2945000      0.04%     99.17% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5205500      0.08%     99.24% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              51703000      0.76%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         6829538000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.513889                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                21                      
system.cpu12.kern.mode_good::user                  21                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.538462                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2417584114000     99.85%     99.85% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         3614330000      0.15%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.547124                       # Percentage of non-idle cycles
system.cpu12.numCycles                       13659076                       # number of cpu cycles simulated
system.cpu12.num_insts                        2232549                       # Number of instructions executed
system.cpu12.num_refs                          795488                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        19707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        19707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0  5076.988309                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  2076.988309                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         3198                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         3198                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     83816000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.837723                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        16509                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        16509                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     34289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.837723                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        16509                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        472603                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       472603                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 14569.979870                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 11569.979870                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0            446274                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        446274                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    383613000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.055711                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           26329                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        26329                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    304626000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.055711                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         26329                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        19694                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        19694                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  5359.224470                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  2361.484248                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         3086                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         3086                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     89006000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.843303                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        16608                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        16608                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     39203000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.842947                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        16601                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       185860                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       185860                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 13527.068020                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 10527.068020                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           151576                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       151576                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    463762000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.184461                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0          34284                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        34284                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    360910000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.184461                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses        34284                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3758000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               521.346919                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0         658463                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       658463                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 13980.086780                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 10980.086780                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0             597850                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         597850                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     847375000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.092052                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            60613                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        60613                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    665536000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.092052                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          60613                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.638188                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          653.504041                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0        658463                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       658463                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 13980.086780                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 10980.086780                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0            597850                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total        597850                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    847375000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.092052                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           60613                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        60613                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    665536000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.092052                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         60613                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3758000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                 3116                       # number of replacements
system.cpu13.dcache.sampled_refs                 3116                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              651.504041                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                1624517                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1189                       # number of writebacks
system.cpu13.dtb.data_accesses                 632122                       # DTB accesses
system.cpu13.dtb.data_acv                          21                       # DTB access violations
system.cpu13.dtb.data_hits                     697122                       # DTB hits
system.cpu13.dtb.data_misses                      409                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                 450158                       # DTB read accesses
system.cpu13.dtb.read_acv                          12                       # DTB read access violations
system.cpu13.dtb.read_hits                     491669                       # DTB read hits
system.cpu13.dtb.read_misses                      371                       # DTB read misses
system.cpu13.dtb.write_accesses                181964                       # DTB write accesses
system.cpu13.dtb.write_acv                          9                       # DTB write access violations
system.cpu13.dtb.write_hits                    205453                       # DTB write hits
system.cpu13.dtb.write_misses                      38                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       1818329                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1818329                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16087.901701                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13087.523629                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           1815684                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1815684                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     42552500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001455                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            2645                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         2645                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     34616500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001455                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          2645                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              1628.882605                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        1818329                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1818329                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16087.901701                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13087.523629                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            1815684                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1815684                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      42552500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001455                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             2645                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         2645                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     34616500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001455                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           2645                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.909578                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          465.703832                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       1818329                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1818329                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16087.901701                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13087.523629                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           1815684                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       1815684                       # number of overall hits
system.cpu13.icache.overall_miss_latency     42552500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001455                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            2645                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         2645                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     34616500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001455                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          2645                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 2564                       # number of replacements
system.cpu13.icache.sampled_refs                 2564                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              465.703832                       # Cycle average of tags in use
system.cpu13.icache.total_refs                4176455                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle         2422015196000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.496242                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               1649366                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   1649218                       # ITB hits
system.cpu13.itb.fetch_misses                     148                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                   5      0.87%      0.87% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  68     11.76%     12.63% # number of callpals executed
system.cpu13.kern.callpal::tbi                      4      0.69%     13.32% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 337     58.30%     71.63% # number of callpals executed
system.cpu13.kern.callpal::rdps                    15      2.60%     74.22% # number of callpals executed
system.cpu13.kern.callpal::rti                    103     17.82%     92.04% # number of callpals executed
system.cpu13.kern.callpal::callsys                 20      3.46%     95.50% # number of callpals executed
system.cpu13.kern.callpal::imb                      1      0.17%     95.67% # number of callpals executed
system.cpu13.kern.callpal::rdunique                25      4.33%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  578                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                     1180                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                    181     39.01%     39.01% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     7      1.51%     40.52% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    20      4.31%     44.83% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   256     55.17%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                464                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     181     47.51%     47.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      7      1.84%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     20      5.25%     54.59% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    173     45.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 381                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             6689190000     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3047000      0.04%     97.96% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              15096000      0.22%     98.19% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             123934000      1.81%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         6831267000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.675781                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                88                      
system.cpu13.kern.mode_good::user                  88                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel             171                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                88                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.514620                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2418893407000     99.87%     99.87% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         3096409000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     68                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu13.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu13.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu13.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    4                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.503758                       # Percentage of non-idle cycles
system.cpu13.numCycles                       13662534                       # number of cpu cycles simulated
system.cpu13.num_insts                        1817899                       # Number of instructions executed
system.cpu13.num_refs                          698471                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        19152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        19152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  5278.411491                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  2278.411491                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         2583                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         2583                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     87458000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.865132                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        16569                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        16569                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency     37751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.865132                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        16569                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        495228                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       495228                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 17620.458831                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 14620.458831                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0            463408                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        463408                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    560683000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.064253                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           31820                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        31820                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    465223000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.064253                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         31820                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        19133                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        19133                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  5720.200753                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  2724.304933                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         2396                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         2396                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     95739000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.874771                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        16737                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        16737                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     45564000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.874144                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        16725                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       257697                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       257697                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 20841.179961                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 17841.179961                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           217255                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       217255                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    842859000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.156936                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0          40442                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        40442                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    721533000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.156936                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses        40442                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      4864000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               162.477119                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0         752925                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       752925                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 19422.960892                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 16422.960892                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0             680663                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         680663                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    1403542000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.095975                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            72262                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        72262                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   1186756000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.095975                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          72262                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.638964                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          654.299462                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0        752925                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       752925                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 19422.960892                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 16422.960892                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0            680663                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total        680663                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   1403542000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.095975                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           72262                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        72262                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   1186756000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.095975                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         72262                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      4864000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                11647                       # number of replacements
system.cpu14.dcache.sampled_refs                11647                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              654.299462                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                1892371                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle         2422297282000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   6981                       # number of writebacks
system.cpu14.dtb.data_accesses                 645178                       # DTB accesses
system.cpu14.dtb.data_acv                           5                       # DTB access violations
system.cpu14.dtb.data_hits                     790624                       # DTB hits
system.cpu14.dtb.data_misses                      507                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                 450035                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     513844                       # DTB read hits
system.cpu14.dtb.read_misses                      399                       # DTB read misses
system.cpu14.dtb.write_accesses                195143                       # DTB write accesses
system.cpu14.dtb.write_acv                          5                       # DTB write access violations
system.cpu14.dtb.write_hits                    276780                       # DTB write hits
system.cpu14.dtb.write_misses                     108                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       2056165                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2056165                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18103.898426                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15103.809013                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           2050573                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2050573                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    101237000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.002720                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            5592                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         5592                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     84460500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.002720                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          5592                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               809.817967                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        2056165                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2056165                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18103.898426                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15103.809013                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            2050573                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2050573                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     101237000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.002720                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             5592                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         5592                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     84460500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.002720                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           5592                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.906004                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          463.874217                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       2056165                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2056165                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18103.898426                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15103.809013                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           2050573                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       2050573                       # number of overall hits
system.cpu14.icache.overall_miss_latency    101237000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.002720                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            5592                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         5592                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     84460500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.002720                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          5592                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5510                       # number of replacements
system.cpu14.icache.sampled_refs                 5510                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              463.874217                       # Cycle average of tags in use
system.cpu14.icache.total_refs                4462097                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle         2422051910000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.360022                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               1719411                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   1719239                       # ITB hits
system.cpu14.itb.fetch_misses                     172                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                  16      1.92%      1.92% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  60      7.21%      9.13% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 564     67.79%     76.92% # number of callpals executed
system.cpu14.kern.callpal::rdps                    15      1.80%     78.73% # number of callpals executed
system.cpu14.kern.callpal::wrusp                    1      0.12%     78.85% # number of callpals executed
system.cpu14.kern.callpal::rti                    130     15.62%     94.47% # number of callpals executed
system.cpu14.kern.callpal::callsys                 23      2.76%     97.24% # number of callpals executed
system.cpu14.kern.callpal::imb                      2      0.24%     97.48% # number of callpals executed
system.cpu14.kern.callpal::rdunique                21      2.52%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  832                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                     1538                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    318     44.41%     44.41% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     7      0.98%     45.39% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    15      2.09%     47.49% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   376     52.51%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                716                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     316     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      7      1.08%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     15      2.32%     52.32% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    308     47.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 646                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             7121180000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2953000      0.04%     98.24% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              11325000      0.16%     98.40% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             116027000      1.60%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         7251485000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                0.993711                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.819149                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel               116                      
system.cpu14.kern.mode_good::user                 117                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel             189                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               117                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.613757                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2419900966000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         3375019000      0.14%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     60                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu14.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu14.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu14.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu14.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu14.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu14.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu14.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   13                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.639978                       # Percentage of non-idle cycles
system.cpu14.numCycles                       14504938                       # number of cpu cycles simulated
system.cpu14.num_insts                        2055652                       # Number of instructions executed
system.cpu14.num_refs                          792073                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        16637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        16637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  5089.380640                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  2089.380640                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          459                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          459                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency     82336000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.972411                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        16178                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        16178                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency     33802000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.972411                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        16178                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        466109                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       466109                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 13168.830625                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 10168.830625                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0            442233                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        442233                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    314419000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.051224                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           23876                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        23876                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    242791000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.051224                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         23876                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        16619                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        16619                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  5148.218908                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2151.076031                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0          393                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          393                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     83535000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.976352                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        16226                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        16226                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     34884000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.975811                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        16217                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       167896                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       167896                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 11246.900795                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency  8246.900795                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           135065                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       135065                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    369247000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.195544                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0          32831                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        32831                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    270754000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.195544                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses        32831                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2890000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               437.757403                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0         634005                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       634005                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 12056.113002                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency  9056.113002                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0             577298                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         577298                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     683666000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.089443                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            56707                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        56707                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    513545000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.089443                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          56707                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.731770                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          749.332534                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0        634005                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       634005                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 12056.113002                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency  9056.113002                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0            577298                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total        577298                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    683666000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.089443                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           56707                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        56707                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    513545000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.089443                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         56707                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2890000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  878                       # number of replacements
system.cpu15.dcache.sampled_refs                  878                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              749.332534                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 384351                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    433                       # number of writebacks
system.cpu15.dtb.data_accesses                 644566                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                     667218                       # DTB hits
system.cpu15.dtb.data_misses                       30                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                 466150                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     482687                       # DTB read hits
system.cpu15.dtb.read_misses                       28                       # DTB read misses
system.cpu15.dtb.write_accesses                178416                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    184531                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       1711488                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1711488                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15141.527914                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12141.527914                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           1710467                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1710467                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     15459500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000597                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            1021                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1021                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     12396500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          1021                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              3254.934031                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        1711488                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1711488                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15141.527914                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12141.527914                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            1710467                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1710467                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      15459500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000597                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             1021                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1021                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     12396500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000597                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           1021                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.907549                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          464.664980                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       1711488                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1711488                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15141.527914                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12141.527914                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           1710467                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       1710467                       # number of overall hits
system.cpu15.icache.overall_miss_latency     15459500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000597                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            1021                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         1021                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     12396500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000597                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          1021                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  955                       # number of replacements
system.cpu15.icache.sampled_refs                  955                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              464.664980                       # Cycle average of tags in use
system.cpu15.icache.total_refs                3108462                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.543901                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               1655454                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   1655434                       # ITB hits
system.cpu15.itb.fetch_misses                      20                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   2      0.69%      0.69% # number of callpals executed
system.cpu15.kern.callpal::swpctx                   5      1.73%      2.42% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 206     71.28%     73.70% # number of callpals executed
system.cpu15.kern.callpal::rdps                    14      4.84%     78.55% # number of callpals executed
system.cpu15.kern.callpal::rti                     31     10.73%     89.27% # number of callpals executed
system.cpu15.kern.callpal::callsys                  9      3.11%     92.39% # number of callpals executed
system.cpu15.kern.callpal::rdunique                22      7.61%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  289                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      360                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     79     30.62%     30.62% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     7      2.71%     33.33% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    23      8.91%     42.25% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   149     57.75%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                258                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      79     41.80%     41.80% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      7      3.70%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     23     12.17%     57.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     80     42.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 189                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             6752333000     98.87%     98.87% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2821000      0.04%     98.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              14520000      0.21%     99.12% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              59855000      0.88%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         6829529000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.536913                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                19                      
system.cpu15.kern.mode_good::user                  19                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              36                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.527778                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2418194146000     99.87%     99.87% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         3032135000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.456099                       # Percentage of non-idle cycles
system.cpu15.numCycles                       13659058                       # number of cpu cycles simulated
system.cpu15.num_insts                        1711458                       # Number of instructions executed
system.cpu15.num_refs                          667381                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                  1842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 1048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                 5282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                 1055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 6798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  292152166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  146076083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2     438228250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     438228250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4     438228250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5     175291300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  146076083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  292152166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  292152166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  475817.861021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 836313.454198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 165932.695949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 1485519.491525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 830764.454976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 128928.581936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 4234089.371981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.788656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            876456500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                    1842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   1048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                   5282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                   1055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   6798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16854                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       674207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0            5618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1            2809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2            8427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3            8427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4            8427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     3370.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6            2809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7            5618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8            5618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9        9.149837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10      16.082061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11       3.190837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12      28.566102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      15.975355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14       2.479259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      81.420290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16854                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                      66                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                     109                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                      71                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                      83                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    4129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   2974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                  13564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                   3475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   4633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  10562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   1365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    32665777.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1       293992000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5       146996000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    12782260.869565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    24499333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    24499333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    426693.759071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   1306631.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   192151.633987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   696663.507109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   1373794.392523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   117362.075848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   22614769.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40001.595179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         189                       # number of ReadReq hits
system.l2.ReadReq_hits::1                          65                       # number of ReadReq hits
system.l2.ReadReq_hits::2                           4                       # number of ReadReq hits
system.l2.ReadReq_hits::3                           4                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           4                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          10                       # number of ReadReq hits
system.l2.ReadReq_hits::6                          86                       # number of ReadReq hits
system.l2.ReadReq_hits::7                          59                       # number of ReadReq hits
system.l2.ReadReq_hits::8                          71                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        3440                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       2749                       # number of ReadReq hits
system.l2.ReadReq_hits::11                      12034                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       3053                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       4419                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       8057                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       1352                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35596                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              293992000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.045455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.015152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.211009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.169014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.144578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.166868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.075656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.112799                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.121439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.046190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.237171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.009524                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                         9                       # number of ReadReq misses
system.l2.ReadReq_misses::1                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::5                         2                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       689                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      225                       # number of ReadReq misses
system.l2.ReadReq_misses::11                     1530                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      422                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      214                       # number of ReadReq misses
system.l2.ReadReq_misses::14                     2505                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5657                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         225689000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         28.494949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         85.484848                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2       1410.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3       1410.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4       1410.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        470.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         51.761468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         79.464789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         67.975904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          1.366433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         1.897108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         0.415954                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         1.623597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         1.217785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         0.534179                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         4.133333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5642                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26310000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                   32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 269                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                1198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                3146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                4798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                6064                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                3876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20097                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 2256160.493827                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 8306772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 9618368.421053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 9618368.421053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 10152722.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 10152722.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 5537848.484848                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 7614541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 5710906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 380727.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 679364.312268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 152545.075125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 58089.319771                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 38088.578574                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 30136.708443                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 47148.864809                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40002.836244                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           182749000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                     32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   269                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  1198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  3146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  4798                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  6064                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  3876                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20097                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      803937000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0     248.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     913.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2    1057.736842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3    1057.736842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4    1116.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5    1116.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6            609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7     837.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8     628.031250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      41.868750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     74.710037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     16.775459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12      6.388112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13      4.188620                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14      3.314149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      5.184985                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                20097                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     68321000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19448                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19448                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19448                       # number of Writeback hits
system.l2.Writeback_hits::total                 19448                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.573585                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      201                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                       72                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       17                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                      115                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                       74                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                       86                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     5971                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    4022                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   18846                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    4065                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    5688                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   17360                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1572                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58107                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0         97537375                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     167206928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::2        585224250                       # average overall miss latency
system.l2.demand_avg_miss_latency::3        585224250                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        585224250                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     167206928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     40360293.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::7         78029900                       # average overall miss latency
system.l2.demand_avg_miss_latency::8         78029900                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     462445.080996                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    919441.084053                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    171821.564885                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    1156569.664032                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    922339.243499                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    125814.092228                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    5320220.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.489331                       # average overall mshr miss latency
system.l2.demand_hits::0                          189                       # number of demand (read+write) hits
system.l2.demand_hits::1                           65                       # number of demand (read+write) hits
system.l2.demand_hits::2                            4                       # number of demand (read+write) hits
system.l2.demand_hits::3                            4                       # number of demand (read+write) hits
system.l2.demand_hits::4                            4                       # number of demand (read+write) hits
system.l2.demand_hits::5                           10                       # number of demand (read+write) hits
system.l2.demand_hits::6                           86                       # number of demand (read+write) hits
system.l2.demand_hits::7                           59                       # number of demand (read+write) hits
system.l2.demand_hits::8                           71                       # number of demand (read+write) hits
system.l2.demand_hits::9                         3440                       # number of demand (read+write) hits
system.l2.demand_hits::10                        2749                       # number of demand (read+write) hits
system.l2.demand_hits::11                       12034                       # number of demand (read+write) hits
system.l2.demand_hits::12                        3053                       # number of demand (read+write) hits
system.l2.demand_hits::13                        4419                       # number of demand (read+write) hits
system.l2.demand_hits::14                        8057                       # number of demand (read+write) hits
system.l2.demand_hits::15                        1352                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35596                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1170448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.059701                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.097222                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.252174                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.202703                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.174419                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.423882                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.316509                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.361456                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.248954                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.223101                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.535887                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.139949                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         12                       # number of demand (read+write) misses
system.l2.demand_misses::1                          7                       # number of demand (read+write) misses
system.l2.demand_misses::2                          2                       # number of demand (read+write) misses
system.l2.demand_misses::3                          2                       # number of demand (read+write) misses
system.l2.demand_misses::4                          2                       # number of demand (read+write) misses
system.l2.demand_misses::5                          7                       # number of demand (read+write) misses
system.l2.demand_misses::6                         29                       # number of demand (read+write) misses
system.l2.demand_misses::7                         15                       # number of demand (read+write) misses
system.l2.demand_misses::8                         15                       # number of demand (read+write) misses
system.l2.demand_misses::9                       2531                       # number of demand (read+write) misses
system.l2.demand_misses::10                      1273                       # number of demand (read+write) misses
system.l2.demand_misses::11                      6812                       # number of demand (read+write) misses
system.l2.demand_misses::12                      1012                       # number of demand (read+write) misses
system.l2.demand_misses::13                      1269                       # number of demand (read+write) misses
system.l2.demand_misses::14                      9303                       # number of demand (read+write) misses
system.l2.demand_misses::15                       220                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22511                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          899896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0         111.920398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         312.444444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2        3749.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3        3749.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        3749.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5        1323.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6         195.617391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7                304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8         261.581395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           3.767543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          5.593237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          1.193675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          5.534071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          3.954993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          1.295853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         14.310433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22496                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010055                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002054                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.037502                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.021751                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.021159                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.010907                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.016102                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.009947                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.005291                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.053340                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.004399                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.022552                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.004430                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.001167                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.008213                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000199                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.308763                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    329.482571                       # Average occupied blocks per context
system.l2.occ_blocks::1                     67.296607                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1228.871680                       # Average occupied blocks per context
system.l2.occ_blocks::3                    712.748736                       # Average occupied blocks per context
system.l2.occ_blocks::4                    693.351041                       # Average occupied blocks per context
system.l2.occ_blocks::5                    357.389941                       # Average occupied blocks per context
system.l2.occ_blocks::6                    527.631643                       # Average occupied blocks per context
system.l2.occ_blocks::7                    325.944858                       # Average occupied blocks per context
system.l2.occ_blocks::8                    173.363272                       # Average occupied blocks per context
system.l2.occ_blocks::9                   1747.854366                       # Average occupied blocks per context
system.l2.occ_blocks::10                   144.158029                       # Average occupied blocks per context
system.l2.occ_blocks::11                   738.971975                       # Average occupied blocks per context
system.l2.occ_blocks::12                   145.175119                       # Average occupied blocks per context
system.l2.occ_blocks::13                    38.256157                       # Average occupied blocks per context
system.l2.occ_blocks::14                   269.137007                       # Average occupied blocks per context
system.l2.occ_blocks::15                     6.519035                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10117.531473                       # Average occupied blocks per context
system.l2.overall_accesses::0                     201                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                      72                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      17                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                     115                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                      74                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                      86                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    5971                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   4022                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  18846                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   4065                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   5688                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  17360                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1572                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58107                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0        97537375                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    167206928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::2       585224250                       # average overall miss latency
system.l2.overall_avg_miss_latency::3       585224250                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       585224250                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    167206928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    40360293.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::7        78029900                       # average overall miss latency
system.l2.overall_avg_miss_latency::8        78029900                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    462445.080996                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   919441.084053                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   171821.564885                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   1156569.664032                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   922339.243499                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   125814.092228                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   5320220.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.489331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         189                       # number of overall hits
system.l2.overall_hits::1                          65                       # number of overall hits
system.l2.overall_hits::2                           4                       # number of overall hits
system.l2.overall_hits::3                           4                       # number of overall hits
system.l2.overall_hits::4                           4                       # number of overall hits
system.l2.overall_hits::5                          10                       # number of overall hits
system.l2.overall_hits::6                          86                       # number of overall hits
system.l2.overall_hits::7                          59                       # number of overall hits
system.l2.overall_hits::8                          71                       # number of overall hits
system.l2.overall_hits::9                        3440                       # number of overall hits
system.l2.overall_hits::10                       2749                       # number of overall hits
system.l2.overall_hits::11                      12034                       # number of overall hits
system.l2.overall_hits::12                       3053                       # number of overall hits
system.l2.overall_hits::13                       4419                       # number of overall hits
system.l2.overall_hits::14                       8057                       # number of overall hits
system.l2.overall_hits::15                       1352                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   35596                       # number of overall hits
system.l2.overall_miss_latency             1170448500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.059701                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.097222                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.252174                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.202703                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.174419                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.423882                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.316509                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.361456                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.248954                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.223101                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.535887                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.139949                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        12                       # number of overall misses
system.l2.overall_misses::1                         7                       # number of overall misses
system.l2.overall_misses::2                         2                       # number of overall misses
system.l2.overall_misses::3                         2                       # number of overall misses
system.l2.overall_misses::4                         2                       # number of overall misses
system.l2.overall_misses::5                         7                       # number of overall misses
system.l2.overall_misses::6                        29                       # number of overall misses
system.l2.overall_misses::7                        15                       # number of overall misses
system.l2.overall_misses::8                        15                       # number of overall misses
system.l2.overall_misses::9                      2531                       # number of overall misses
system.l2.overall_misses::10                     1273                       # number of overall misses
system.l2.overall_misses::11                     6812                       # number of overall misses
system.l2.overall_misses::12                     1012                       # number of overall misses
system.l2.overall_misses::13                     1269                       # number of overall misses
system.l2.overall_misses::14                     9303                       # number of overall misses
system.l2.overall_misses::15                      220                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 22511                       # number of overall misses
system.l2.overall_mshr_hits                        15                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         899896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0        111.920398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        312.444444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2       3749.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3       3749.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       3749.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5       1323.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6        195.617391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7               304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8        261.581395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          3.767543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         5.593237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         1.193675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         5.534071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         3.954993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         1.295853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        14.310433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22496                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency     94631000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13447                       # number of replacements
system.l2.sampled_refs                          13447                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17623.683509                       # Cycle average of tags in use
system.l2.total_refs                            48054                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7863                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               10244891                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    20.93                       # Real time elapsed on the host
host_tick_rate                              345578273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   214453184                       # Number of instructions simulated
sim_seconds                                  0.007234                       # Number of seconds simulated
sim_ticks                                  7233962000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0         2580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         2580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 12447.257384                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  9447.257384                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         2106                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2106                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency      5900000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.183721                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0          474                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          474                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency      4478000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.183721                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses          474                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0        126567                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       126567                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 17431.905022                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 14431.905022                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0            119239                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        119239                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency    127741000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.057898                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            7328                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         7328                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency    105757000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.057898                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          7328                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     32364000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0         2510                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         2510                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 38241.914618                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 35291.450777                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         1737                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1737                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     29561000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.307968                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0          773                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          773                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     27245000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.307570                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses          772                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       106951                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       106951                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 52729.038727                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 49729.038727                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            98972                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        98972                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    420725000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.074604                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           7979                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         7979                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    396788000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.074604                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         7979                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     35326000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                30.593372                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0         233518                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       233518                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 35831.057686                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 32831.057686                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0             218211                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         218211                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     548466000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.065550                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            15307                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        15307                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    502545000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.065550                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          15307                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.913304                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          935.223557                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0        233518                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       233518                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 35831.057686                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 32831.057686                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0            218211                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total        218211                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    548466000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.065550                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           15307                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        15307                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    502545000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.065550                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         15307                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     67690000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                13548                       # number of replacements
system.cpu00.dcache.sampled_refs                13548                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              932.223557                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 414479                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   8025                       # number of writebacks
system.cpu00.dtb.data_accesses                  37688                       # DTB accesses
system.cpu00.dtb.data_acv                          10                       # DTB access violations
system.cpu00.dtb.data_hits                     238063                       # DTB hits
system.cpu00.dtb.data_misses                      610                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                  22892                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                     128544                       # DTB read hits
system.cpu00.dtb.read_misses                      491                       # DTB read misses
system.cpu00.dtb.write_accesses                 14796                       # DTB write accesses
system.cpu00.dtb.write_acv                         10                       # DTB write access violations
system.cpu00.dtb.write_hits                    109519                       # DTB write hits
system.cpu00.dtb.write_misses                     119                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        747518                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       747518                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19833.188946                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16833.145629                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            735975                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        735975                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency    228934500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.015442                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0           11543                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        11543                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency    194305000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.015442                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses         11543                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                86.042450                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         747518                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       747518                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19833.188946                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16833.145629                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             735975                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         735975                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency     228934500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.015442                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0            11543                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        11543                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency    194305000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.015442                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses          11543                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        747518                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       747518                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19833.188946                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16833.145629                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            735975                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        735975                       # number of overall hits
system.cpu00.icache.overall_miss_latency    228934500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.015442                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0           11543                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total        11543                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency    194305000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.015442                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses         11543                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                11543                       # number of replacements
system.cpu00.icache.sampled_refs                11543                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                 993188                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.745653                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                164339                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                    163944                       # ITB hits
system.cpu00.itb.fetch_misses                     395                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                 129      6.40%      6.40% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  79      3.92%     10.32% # number of callpals executed
system.cpu00.kern.callpal::tbi                      4      0.20%     10.52% # number of callpals executed
system.cpu00.kern.callpal::swpipl                1461     72.47%     82.99% # number of callpals executed
system.cpu00.kern.callpal::rdps                    34      1.69%     84.67% # number of callpals executed
system.cpu00.kern.callpal::wrusp                    1      0.05%     84.72% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    1      0.05%     84.77% # number of callpals executed
system.cpu00.kern.callpal::rti                    161      7.99%     92.76% # number of callpals executed
system.cpu00.kern.callpal::callsys                 61      3.03%     95.78% # number of callpals executed
system.cpu00.kern.callpal::rdunique                84      4.17%     99.95% # number of callpals executed
system.cpu00.kern.callpal::wrunique                 1      0.05%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 2016                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     3061                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    731     44.25%     44.25% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    12      0.73%     44.98% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     7      0.42%     45.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    11      0.67%     46.07% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   891     53.93%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1652                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     729     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     12      0.81%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      7      0.47%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     11      0.74%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    718     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1477                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             6526354000     95.42%     95.42% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               7240000      0.11%     95.52% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               2990000      0.04%     95.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               8698000      0.13%     95.69% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             294469000      4.31%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         6839751000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.997264                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.805836                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel               130                      
system.cpu00.kern.mode_good::user                 130                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             240                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               130                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.541667                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      60799782000     99.52%     99.52% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user          291378000      0.48%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu00.kern.syscall::2                        1      2.86%      2.86% # number of syscalls executed
system.cpu00.kern.syscall::4                        6     17.14%     20.00% # number of syscalls executed
system.cpu00.kern.syscall::17                       4     11.43%     31.43% # number of syscalls executed
system.cpu00.kern.syscall::54                       1      2.86%     34.29% # number of syscalls executed
system.cpu00.kern.syscall::71                       9     25.71%     60.00% # number of syscalls executed
system.cpu00.kern.syscall::73                       3      8.57%     68.57% # number of syscalls executed
system.cpu00.kern.syscall::74                       8     22.86%     91.43% # number of syscalls executed
system.cpu00.kern.syscall::144                      1      2.86%     94.29% # number of syscalls executed
system.cpu00.kern.syscall::256                      1      2.86%     97.14% # number of syscalls executed
system.cpu00.kern.syscall::257                      1      2.86%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   35                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.254347                       # Percentage of non-idle cycles
system.cpu00.numCycles                       13679502                       # number of cpu cycles simulated
system.cpu00.num_insts                         746898                       # Number of instructions executed
system.cpu00.num_refs                          240231                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        28956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        28956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 13528.680062                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 10528.680062                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         9099                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         9099                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    268639000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.685765                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        19857                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        19857                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency    209068000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.685765                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        19857                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0        668519                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       668519                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 15461.514910                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 12461.514910                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0            652188                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        652188                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency    252502000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.024429                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0           16331                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        16331                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency    203509000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.024429                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses         16331                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        28940                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        28940                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  9406.836130                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 11683.723917                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         4628                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         4628                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    228699000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.840083                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        24312                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        24312                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    181974000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.538182                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        15575                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       148085                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       148085                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 17071.128503                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 14071.128503                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0           130708                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       130708                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    296645000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.117345                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0          17377                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        17377                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    244514000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.117345                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses        17377                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency     16587000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               289.332492                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0         816604                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       816604                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 16291.295835                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 13291.295835                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0             782896                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         782896                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     549147000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.041278                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            33708                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        33708                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency    448023000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.041278                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          33708                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.597353                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.210817                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          611.689914                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1         -215.876867                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0        816604                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       816604                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 16291.295835                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 13291.295835                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0            782896                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total        782896                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    549147000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.041278                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           33708                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        33708                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency    448023000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.041278                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         33708                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency     16587000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                 4358                       # number of replacements
system.cpu01.dcache.sampled_refs                 4358                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              395.813047                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1260911                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                   1633                       # number of writebacks
system.cpu01.dtb.data_accesses                 799247                       # DTB accesses
system.cpu01.dtb.data_acv                          21                       # DTB access violations
system.cpu01.dtb.data_hits                     873716                       # DTB hits
system.cpu01.dtb.data_misses                      457                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                 648770                       # DTB read accesses
system.cpu01.dtb.read_acv                          12                       # DTB read access violations
system.cpu01.dtb.read_hits                     696796                       # DTB read hits
system.cpu01.dtb.read_misses                      408                       # DTB read misses
system.cpu01.dtb.write_accesses                150477                       # DTB write accesses
system.cpu01.dtb.write_acv                          9                       # DTB write access violations
system.cpu01.dtb.write_hits                    176920                       # DTB write hits
system.cpu01.dtb.write_misses                      49                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       2271946                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      2271946                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 19853.126156                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 16852.756197                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           2269243                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       2269243                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     53663000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001190                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0            2703                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         2703                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     45553000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001190                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses          2703                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              3600.904196                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        2271946                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      2271946                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 19853.126156                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 16852.756197                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            2269243                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        2269243                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      53663000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001190                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0             2703                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         2703                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     45553000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001190                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses           2703                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.989064                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          506.401018                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       2271946                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      2271946                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 19853.126156                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 16852.756197                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           2269243                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       2269243                       # number of overall hits
system.cpu01.icache.overall_miss_latency     53663000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001190                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0            2703                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total         2703                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     45553000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001190                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses          2703                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                 2693                       # number of replacements
system.cpu01.icache.sampled_refs                 2693                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              506.401018                       # Cycle average of tags in use
system.cpu01.icache.total_refs                9697235                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle         2429072157000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.420566                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               2071183                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   2071018                       # ITB hits
system.cpu01.itb.fetch_misses                     165                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                 110     15.21%     15.21% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  71      9.82%     25.03% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.55%     25.59% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 363     50.21%     75.80% # number of callpals executed
system.cpu01.kern.callpal::rdps                    22      3.04%     78.84% # number of callpals executed
system.cpu01.kern.callpal::rti                    107     14.80%     93.64% # number of callpals executed
system.cpu01.kern.callpal::callsys                 19      2.63%     96.27% # number of callpals executed
system.cpu01.kern.callpal::imb                      1      0.14%     96.40% # number of callpals executed
system.cpu01.kern.callpal::rdunique                26      3.60%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  723                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                     1386                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    197     40.20%     40.20% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     7      1.43%     41.63% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    13      2.65%     44.29% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   273     55.71%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                490                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     197     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      7      1.72%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     13      3.19%     53.19% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    191     46.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 408                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             6711959500     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3362000      0.05%     98.20% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               9035500      0.13%     98.33% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             114330000      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         6838687000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.699634                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel               102                      
system.cpu01.kern.mode_good::user                  98                      
system.cpu01.kern.mode_good::idle                   4                      
system.cpu01.kern.mode_switch::kernel             164                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                14                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.621951                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.285714                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     1.907666                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        457931000      0.63%      0.63% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         3707623000      5.13%      5.77% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        68071035000     94.23%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu01.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu01.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu01.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    4                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.579434                       # Percentage of non-idle cycles
system.cpu01.numCycles                       13677374                       # number of cpu cycles simulated
system.cpu01.num_insts                        2271468                       # Number of instructions executed
system.cpu01.num_refs                          875264                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        31423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        31423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 13343.088593                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 10343.088593                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        10067                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        10067                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    284955000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.679630                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        21356                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        21356                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency    220887000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.679630                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        21356                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        663627                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       663627                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 19064.292370                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 16064.292370                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0            644309                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        644309                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    368284000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.029110                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           19318                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        19318                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    310330000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.029110                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         19318                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        31399                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        31399                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 10291.984231                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 12866.585634                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         4764                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4764                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    274127000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.848275                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        26635                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        26635                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    222296000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.550240                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        17277                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       183336                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       183336                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 26087.542577                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 23087.542577                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           159262                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       159262                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    628031500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.131311                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0          24074                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        24074                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    555809500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.131311                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses        24074                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      5774000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                71.254036                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         846963                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       846963                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 22960.810749                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 19960.810749                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             803571                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         803571                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     996315500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.051232                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            43392                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        43392                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    866139500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.051232                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          43392                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.767779                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.208998                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          786.206145                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1         -214.014215                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        846963                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       846963                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 22960.810749                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 19960.810749                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            803571                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        803571                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    996315500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.051232                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           43392                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        43392                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    866139500                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.051232                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         43392                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      5774000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                11770                       # number of replacements
system.cpu02.dcache.sampled_refs                11770                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              572.191930                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 838660                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   7123                       # number of writebacks
system.cpu02.dtb.data_accesses                 761548                       # DTB accesses
system.cpu02.dtb.data_acv                           5                       # DTB access violations
system.cpu02.dtb.data_hits                     909181                       # DTB hits
system.cpu02.dtb.data_misses                      521                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 627800                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     694496                       # DTB read hits
system.cpu02.dtb.read_misses                      412                       # DTB read misses
system.cpu02.dtb.write_accesses                133748                       # DTB write accesses
system.cpu02.dtb.write_acv                          5                       # DTB write access violations
system.cpu02.dtb.write_hits                    214685                       # DTB write hits
system.cpu02.dtb.write_misses                     109                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       2131045                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2131045                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 19990.175063                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 16989.996427                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           2125447                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2125447                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    111905000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.002627                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0            5598                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         5598                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     95110000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.002627                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses          5598                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs               363.454351                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        2131045                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2131045                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 19990.175063                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 16989.996427                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            2125447                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2125447                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     111905000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.002627                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0             5598                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         5598                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     95110000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.002627                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses           5598                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.999994                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          511.997041                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       2131045                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2131045                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 19990.175063                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 16989.996427                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           2125447                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       2125447                       # number of overall hits
system.cpu02.icache.overall_miss_latency    111905000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.002627                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0            5598                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total         5598                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     95110000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.002627                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses          5598                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                 5597                       # number of replacements
system.cpu02.icache.sampled_refs                 5597                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              511.997041                       # Cycle average of tags in use
system.cpu02.icache.total_refs                2034254                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.360464                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               1789297                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   1789122                       # ITB hits
system.cpu02.itb.fetch_misses                     175                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      2.15%      2.15% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  62      7.39%      9.54% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 560     66.75%     76.28% # number of callpals executed
system.cpu02.kern.callpal::rdps                    15      1.79%     78.07% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.12%     78.19% # number of callpals executed
system.cpu02.kern.callpal::rti                    135     16.09%     94.28% # number of callpals executed
system.cpu02.kern.callpal::callsys                 23      2.74%     97.02% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.24%     97.26% # number of callpals executed
system.cpu02.kern.callpal::rdunique                23      2.74%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  839                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     1567                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    318     44.04%     44.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     7      0.97%     45.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    21      2.91%     47.92% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   376     52.08%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                722                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     316     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      7      1.07%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     21      3.22%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    309     47.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 653                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             7499125000     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3107500      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              12846500      0.17%     98.16% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             140716000      1.84%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         7655795000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.993711                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.821809                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               120                      
system.cpu02.kern.mode_good::user                 121                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             196                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               121                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.612245                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      19424349000     84.55%     84.55% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         3549321000     15.45%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     62                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu02.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu02.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu02.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   13                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.639536                       # Percentage of non-idle cycles
system.cpu02.numCycles                       15313558                       # number of cpu cycles simulated
system.cpu02.num_insts                        2130518                       # Number of instructions executed
system.cpu02.num_refs                          910672                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        32483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        32483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 14026.943367                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 11026.943367                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0         9546                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         9546                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency    321736000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.706123                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0        22937                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        22937                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency    252925000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.706123                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses        22937                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0        605000                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       605000                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 13012.161687                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 10012.161687                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0            590775                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        590775                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    185098000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.023512                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           14225                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        14225                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    142423000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.023512                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         14225                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        32465                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        32465                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  9686.899839                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 12420.139470                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         3931                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         3931                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    276406000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.878916                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0        28534                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        28534                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    222631000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.552133                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses        17925                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0        94700                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        94700                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 12527.114517                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency  9527.114517                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0            77864                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        77864                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    210906500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.177782                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          16836                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        16836                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    160398500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.177782                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        16836                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4127000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               219.443182                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0         699700                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       699700                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 12749.251473                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency  9749.251473                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0             668639                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         668639                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     396004500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.044392                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            31061                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        31061                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    302821500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.044392                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          31061                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.629111                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_%::1                -0.231465                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          644.209191                       # Average occupied blocks per context
system.cpu03.dcache.occ_blocks::1         -237.019800                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0        699700                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       699700                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 12749.251473                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency  9749.251473                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0            668639                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total        668639                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    396004500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.044392                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           31061                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        31061                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    302821500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.044392                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         31061                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4127000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  792                       # number of replacements
system.cpu03.dcache.sampled_refs                  792                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              407.189391                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 173799                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    301                       # number of writebacks
system.cpu03.dtb.data_accesses                 738245                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                     764596                       # DTB hits
system.cpu03.dtb.data_misses                       30                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                 617733                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                     637414                       # DTB read hits
system.cpu03.dtb.read_misses                       28                       # DTB read misses
system.cpu03.dtb.write_accesses                120512                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    127182                       # DTB write hits
system.cpu03.dtb.write_misses                       2                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       1745330                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1745330                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 16764.050388                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 13763.565891                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           1744298                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1744298                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     17300500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000591                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            1032                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1032                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     14204000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          1032                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              1599.401163                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        1745330                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1745330                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 16764.050388                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 13763.565891                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            1744298                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1744298                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      17300500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000591                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             1032                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1032                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     14204000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000591                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           1032                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       1745330                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1745330                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 16764.050388                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 13763.565891                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           1744298                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       1744298                       # number of overall hits
system.cpu03.icache.overall_miss_latency     17300500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000591                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            1032                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         1032                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     14204000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000591                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          1032                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 1032                       # number of replacements
system.cpu03.icache.sampled_refs                 1032                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                1650582                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.522715                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               1679270                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   1679250                       # ITB hits
system.cpu03.itb.fetch_misses                      20                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   4      1.46%      1.46% # number of callpals executed
system.cpu03.kern.callpal::swpctx                   7      2.55%      4.01% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 182     66.42%     70.44% # number of callpals executed
system.cpu03.kern.callpal::rdps                    14      5.11%     75.55% # number of callpals executed
system.cpu03.kern.callpal::rti                     36     13.14%     88.69% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      3.28%     91.97% # number of callpals executed
system.cpu03.kern.callpal::rdunique                22      8.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  274                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      350                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     78     31.97%     31.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     7      2.87%     34.84% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    19      7.79%     42.62% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   140     57.38%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                244                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      78     44.83%     44.83% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      7      4.02%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     19     10.92%     59.77% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     70     40.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 174                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             6753992000     98.80%     98.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               2851000      0.04%     98.84% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              12452000      0.18%     99.02% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              66686000      0.98%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         6835981000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                25                      
system.cpu03.kern.mode_good::user                  25                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.581395                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      17236669000     83.87%     83.87% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         3315036000     16.13%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      7                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.477285                       # Percentage of non-idle cycles
system.cpu03.numCycles                       13671962                       # number of cpu cycles simulated
system.cpu03.num_insts                        1745300                       # Number of instructions executed
system.cpu03.num_refs                          764782                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        32052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        32052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 13593.842298                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 10593.842298                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         9706                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         9706                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency    303768000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.697180                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0        22346                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        22346                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency    236730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.697180                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses        22346                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0        608800                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       608800                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 14589.274995                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 11589.274995                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0            593807                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        593807                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    218737000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.024627                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           14993                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        14993                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    173758000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.024627                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         14993                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        32035                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        32035                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  9907.960647                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 12672.119934                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         4286                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         4286                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    274936000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.866209                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0        27749                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        27749                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency    222307000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.547620                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses        17543                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        93622                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        93622                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 13934.677229                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 10934.677229                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            76706                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        76706                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    235719000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.180684                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          16916                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        16916                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    184971000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.180684                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        16916                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3737500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs               117.042161                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0         702422                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       702422                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 14242.251402                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 11242.251402                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0             670513                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         670513                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     454456000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.045427                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            31909                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        31909                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    358729000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.045427                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          31909                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.691557                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.235438                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          708.154300                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1         -241.088428                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0        702422                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       702422                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 14242.251402                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 11242.251402                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0            670513                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total        670513                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    454456000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.045427                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           31909                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        31909                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    358729000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.045427                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         31909                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3737500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                  759                       # number of replacements
system.cpu04.dcache.sampled_refs                  759                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              467.065872                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  88835                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    302                       # number of writebacks
system.cpu04.dtb.data_accesses                 750036                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                     766471                       # DTB hits
system.cpu04.dtb.data_misses                       30                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 629946                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                     640796                       # DTB read hits
system.cpu04.dtb.read_misses                       28                       # DTB read misses
system.cpu04.dtb.write_accesses                120090                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                    125675                       # DTB write hits
system.cpu04.dtb.write_misses                       2                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       1744348                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1744348                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 18487.654321                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 15487.093154                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           1743457                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1743457                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     16472500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000511                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0             891                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     13799000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000511                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses           891                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              1859.016835                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        1744348                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1744348                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 18487.654321                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 15487.093154                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            1743457                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1743457                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      16472500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000511                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0              891                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          891                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     13799000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000511                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses            891                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       1744348                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1744348                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 18487.654321                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 15487.093154                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           1743457                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       1743457                       # number of overall hits
system.cpu04.icache.overall_miss_latency     16472500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000511                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0             891                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total          891                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     13799000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000511                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses           891                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                  891                       # number of replacements
system.cpu04.icache.sampled_refs                  891                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu04.icache.total_refs                1656384                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.517333                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1702317                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   1702297                       # ITB hits
system.cpu04.itb.fetch_misses                      20                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   2      0.84%      0.84% # number of callpals executed
system.cpu04.kern.callpal::swpctx                   5      2.10%      2.94% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 160     67.23%     70.17% # number of callpals executed
system.cpu04.kern.callpal::rdps                    14      5.88%     76.05% # number of callpals executed
system.cpu04.kern.callpal::rti                     32     13.45%     89.50% # number of callpals executed
system.cpu04.kern.callpal::callsys                  6      2.52%     92.02% # number of callpals executed
system.cpu04.kern.callpal::rdunique                19      7.98%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  238                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      313                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     67     30.88%     30.88% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     7      3.23%     34.10% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    18      8.29%     42.40% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   125     57.60%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                217                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      67     44.37%     44.37% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      7      4.64%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     18     11.92%     60.93% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     59     39.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 151                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             6775445500     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               2787000      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              11621500      0.17%     99.33% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              46124000      0.67%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         6835978000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.472000                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                21                      
system.cpu04.kern.mode_good::user                  21                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.567568                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      15467768000     82.02%     82.02% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         3390207000     17.98%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.482667                       # Percentage of non-idle cycles
system.cpu04.numCycles                       13671956                       # number of cpu cycles simulated
system.cpu04.num_insts                        1744318                       # Number of instructions executed
system.cpu04.num_refs                          766634                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        33013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        33013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 13944.115454                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 10944.115454                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        10216                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        10216                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency    317884000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.690546                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0        22797                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        22797                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency    249493000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.690546                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses        22797                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0        607065                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       607065                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 14453.139581                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 11453.139581                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0            592063                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        592063                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    216826000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.024712                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           15002                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        15002                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    171820000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.024712                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         15002                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        33000                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        33000                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  9975.741522                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 12787.633074                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         4309                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         4309                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency    286214000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.869424                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0        28691                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        28691                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency    231827000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.549364                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses        18129                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        94097                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        94097                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 13853.492636                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 10853.492636                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            77190                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        77190                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    234221000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.179676                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          16907                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        16907                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    183500000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.179676                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        16907                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3830000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               140.399244                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         701162                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       701162                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 14135.416340                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 11135.416340                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0             669253                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         669253                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     451047000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.045509                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            31909                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        31909                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    355320000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.045509                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          31909                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.717175                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.207305                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          734.386861                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1         -212.280572                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        701162                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       701162                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 14135.416340                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 11135.416340                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0            669253                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total        669253                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    451047000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.045509                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           31909                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        31909                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    355320000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.045509                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         31909                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3830000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  794                       # number of replacements
system.cpu05.dcache.sampled_refs                  794                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              522.106289                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 111477                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    251                       # number of writebacks
system.cpu05.dtb.data_accesses                 750241                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                     767121                       # DTB hits
system.cpu05.dtb.data_misses                       30                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 629182                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                     640012                       # DTB read hits
system.cpu05.dtb.read_misses                       28                       # DTB read misses
system.cpu05.dtb.write_accesses                121059                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                    127109                       # DTB write hits
system.cpu05.dtb.write_misses                       2                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       1747898                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1747898                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 15361.809045                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 12361.306533                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           1746903                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1746903                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     15285000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000569                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0             995                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     12299500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000569                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses           995                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              1684.699497                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        1747898                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1747898                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 15361.809045                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 12361.306533                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            1746903                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1746903                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      15285000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000569                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0              995                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          995                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     12299500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000569                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses            995                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       1747898                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1747898                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 15361.809045                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 12361.306533                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           1746903                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       1746903                       # number of overall hits
system.cpu05.icache.overall_miss_latency     15285000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000569                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0             995                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total          995                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     12299500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000569                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses           995                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                  995                       # number of replacements
system.cpu05.icache.sampled_refs                  995                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                1676276                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.514020                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1702919                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1702899                       # ITB hits
system.cpu05.itb.fetch_misses                      20                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.41%      0.41% # number of callpals executed
system.cpu05.kern.callpal::swpctx                   7      2.86%      3.27% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 165     67.35%     70.61% # number of callpals executed
system.cpu05.kern.callpal::rdps                    14      5.71%     76.33% # number of callpals executed
system.cpu05.kern.callpal::rti                     33     13.47%     89.80% # number of callpals executed
system.cpu05.kern.callpal::callsys                  6      2.45%     92.24% # number of callpals executed
system.cpu05.kern.callpal::rdunique                19      7.76%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  245                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      321                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     72     32.14%     32.14% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     7      3.12%     35.27% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    19      8.48%     43.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   126     56.25%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      72     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      7      4.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     19     11.88%     61.25% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     62     38.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             6767844000     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2883000      0.04%     99.05% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              12384000      0.18%     99.23% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              52873000      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         6835984000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.492063                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                20                      
system.cpu05.kern.mode_good::user                  20                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      15346018000     81.81%     81.81% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         3410971000     18.19%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      7                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.485980                       # Percentage of non-idle cycles
system.cpu05.numCycles                       13671968                       # number of cpu cycles simulated
system.cpu05.num_insts                        1747868                       # Number of instructions executed
system.cpu05.num_refs                          767301                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        32874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        32874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 13690.345283                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 10690.345283                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        10139                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        10139                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency    311250000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.691580                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0        22735                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        22735                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency    243045000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.691580                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses        22735                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        606553                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       606553                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 14582.663681                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 11582.663681                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0            591371                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        591371                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    221394000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.025030                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           15182                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        15182                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency    175848000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.025030                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         15182                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        32856                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        32856                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 10195.828952                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 13079.988944                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         4326                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         4326                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency    290887000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.868335                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0        28530                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        28530                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency    236617000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.550584                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses        18090                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        95026                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        95026                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 13780.114610                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 10780.114610                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            78099                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        78099                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    233256000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.178130                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          16927                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        16927                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    182475000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.178130                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        16927                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               127.153121                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0         701579                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       701579                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 14159.581426                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 11159.581426                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0             669470                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         669470                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     454650000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.045767                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            32109                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        32109                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    358323000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.045767                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          32109                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.736336                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_%::1                -0.225334                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          754.008067                       # Average occupied blocks per context
system.cpu06.dcache.occ_blocks::1         -230.741901                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0        701579                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       701579                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 14159.581426                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 11159.581426                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0            669470                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total        669470                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    454650000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.045767                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           32109                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        32109                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    358323000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.045767                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         32109                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3896000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  849                       # number of replacements
system.cpu06.dcache.sampled_refs                  849                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              523.266166                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 107953                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    329                       # number of writebacks
system.cpu06.dtb.data_accesses                 741574                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                     767243                       # DTB hits
system.cpu06.dtb.data_misses                       30                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                 620683                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                     639350                       # DTB read hits
system.cpu06.dtb.read_misses                       28                       # DTB read misses
system.cpu06.dtb.write_accesses                120891                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                    127893                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       1751280                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1751280                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 15309.037901                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 12308.551992                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           1750251                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1750251                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     15753000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000588                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1029                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1029                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     12665500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000588                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1029                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              1607.569485                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        1751280                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1751280                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 15309.037901                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 12308.551992                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            1750251                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1750251                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      15753000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000588                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1029                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1029                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     12665500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000588                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1029                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       1751280                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1751280                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 15309.037901                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 12308.551992                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           1750251                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       1750251                       # number of overall hits
system.cpu06.icache.overall_miss_latency     15753000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000588                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1029                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1029                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     12665500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000588                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1029                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1029                       # number of replacements
system.cpu06.icache.sampled_refs                 1029                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                1654189                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.513250                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               1686017                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   1685997                       # ITB hits
system.cpu06.itb.fetch_misses                      20                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   2      0.75%      0.75% # number of callpals executed
system.cpu06.kern.callpal::swpctx                   9      3.37%      4.12% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 174     65.17%     69.29% # number of callpals executed
system.cpu06.kern.callpal::rdps                    14      5.24%     74.53% # number of callpals executed
system.cpu06.kern.callpal::rti                     38     14.23%     88.76% # number of callpals executed
system.cpu06.kern.callpal::callsys                 10      3.75%     92.51% # number of callpals executed
system.cpu06.kern.callpal::rdunique                20      7.49%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  267                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      344                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     79     33.05%     33.05% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     7      2.93%     35.98% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    20      8.37%     44.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   133     55.65%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                239                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      79     45.66%     45.66% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      7      4.05%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     20     11.56%     61.27% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     67     38.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 173                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             6751405000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2676000      0.04%     98.80% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              12843000      0.19%     98.99% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              69126000      1.01%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         6836050000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.503759                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                23                      
system.cpu06.kern.mode_good::user                  23                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              47                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.489362                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       9912201000     74.55%     74.55% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         3384711000     25.45%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.486750                       # Percentage of non-idle cycles
system.cpu06.numCycles                       13672100                       # number of cpu cycles simulated
system.cpu06.num_insts                        1751250                       # Number of instructions executed
system.cpu06.num_refs                          767444                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        33262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        33262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 13814.956813                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 10814.956813                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        10570                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        10570                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency    313489000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.682220                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0        22692                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        22692                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency    245413000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.682220                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses        22692                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        600863                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       600863                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14224.843093                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11224.843093                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0            586364                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        586364                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    206246000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.024130                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           14499                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        14499                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    162749000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.024130                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         14499                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        33238                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        33238                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 10154.933510                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 13052.358621                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         4587                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         4587                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency    290949000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.861995                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        28651                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        28651                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency    236574000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.545310                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        18125                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        94385                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        94385                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 13689.391242                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 10689.391242                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            77531                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        77531                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    230721000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.178567                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          16854                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        16854                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    180159000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.178567                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        16854                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      3693000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs               281.170270                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         695248                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       695248                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 13937.007623                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 10937.007623                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             663895                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         663895                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     436967000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.045096                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            31353                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        31353                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    342908000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.045096                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          31353                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.632375                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.208622                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          647.552433                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1         -213.629011                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        695248                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       695248                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 13937.007623                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 10937.007623                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            663895                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        663895                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    436967000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.045096                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           31353                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        31353                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    342908000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.045096                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         31353                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      3693000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  740                       # number of replacements
system.cpu07.dcache.sampled_refs                  740                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              433.923422                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 208066                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    258                       # number of writebacks
system.cpu07.dtb.data_accesses                 737274                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                     761697                       # DTB hits
system.cpu07.dtb.data_misses                       30                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                 615979                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     634056                       # DTB read hits
system.cpu07.dtb.read_misses                       28                       # DTB read misses
system.cpu07.dtb.write_accesses                121295                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    127641                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       1737052                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1737052                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 15353.430353                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 12352.910603                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           1736090                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1736090                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     14770000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000554                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             962                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          962                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     11883500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           962                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              1698.752599                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        1737052                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1737052                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 15353.430353                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 12352.910603                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            1736090                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1736090                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      14770000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000554                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              962                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          962                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     11883500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000554                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            962                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       1737052                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1737052                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 15353.430353                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 12352.910603                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           1736090                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       1736090                       # number of overall hits
system.cpu07.icache.overall_miss_latency     14770000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000554                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             962                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          962                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     11883500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000554                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           962                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  962                       # number of replacements
system.cpu07.icache.sampled_refs                  962                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                1634200                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.518162                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               1677211                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   1677191                       # ITB hits
system.cpu07.itb.fetch_misses                      20                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.38%      0.38% # number of callpals executed
system.cpu07.kern.callpal::swpctx                   7      2.69%      3.08% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 169     65.00%     68.08% # number of callpals executed
system.cpu07.kern.callpal::rdps                    14      5.38%     73.46% # number of callpals executed
system.cpu07.kern.callpal::rti                     37     14.23%     87.69% # number of callpals executed
system.cpu07.kern.callpal::callsys                 10      3.85%     91.54% # number of callpals executed
system.cpu07.kern.callpal::rdunique                22      8.46%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  260                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      336                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     77     33.19%     33.19% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     7      3.02%     36.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    19      8.19%     44.40% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   129     55.60%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                232                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      77     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      7      4.17%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     19     11.31%     61.31% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     65     38.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 168                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             6769329000     99.02%     99.02% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2672000      0.04%     99.06% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              12288000      0.18%     99.24% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              51738000      0.76%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         6836027000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.503876                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                22                      
system.cpu07.kern.mode_good::user                  22                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      10523099000     75.82%     75.82% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         3356448000     24.18%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      7                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.481838                       # Percentage of non-idle cycles
system.cpu07.numCycles                       13672054                       # number of cpu cycles simulated
system.cpu07.num_insts                        1737022                       # Number of instructions executed
system.cpu07.num_refs                          761881                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        32649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        32649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 13936.063480                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 10936.063480                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0        10721                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        10721                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    305590000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.671629                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        21928                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        21928                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency    239806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.671629                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        21928                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        588598                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       588598                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 14667.174515                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 11667.174515                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            574158                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        574158                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    211794000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.024533                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           14440                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        14440                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    168474000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.024533                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         14440                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        32630                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        32630                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 10165.282992                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 12937.691002                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         4926                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         4926                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    281619000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.849035                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        27704                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        27704                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency    228609000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.541526                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        17670                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        93928                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        93928                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 13796.089049                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 10796.089049                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            77308                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        77308                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    229291000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.176944                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          16620                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        16620                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    179431000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.176944                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        16620                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3427500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               165.739514                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0         682526                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       682526                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 14201.062460                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 11201.062460                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0             651466                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         651466                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     441085000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.045507                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            31060                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        31060                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    347905000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.045507                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          31060                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.786862                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.198362                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          805.746196                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1         -203.122691                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0        682526                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       682526                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 14201.062460                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 11201.062460                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0            651466                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total        651466                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    441085000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.045507                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           31060                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        31060                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    347905000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.045507                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         31060                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      3427500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  906                       # number of replacements
system.cpu08.dcache.sampled_refs                  906                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              602.623505                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 150160                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    441                       # number of writebacks
system.cpu08.dtb.data_accesses                 726673                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                     747766                       # DTB hits
system.cpu08.dtb.data_misses                       30                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                 606024                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     621191                       # DTB read hits
system.cpu08.dtb.read_misses                       28                       # DTB read misses
system.cpu08.dtb.write_accesses                120649                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    126575                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       1708354                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1708354                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 15563.029661                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 12562.500000                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           1707410                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1707410                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     14691500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000553                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0             944                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     11859000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses           944                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1692.510593                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        1708354                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1708354                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 15563.029661                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 12562.500000                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            1707410                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1707410                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      14691500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000553                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0              944                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          944                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     11859000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000553                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses            944                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       1708354                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1708354                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 15563.029661                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 12562.500000                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           1707410                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       1707410                       # number of overall hits
system.cpu08.icache.overall_miss_latency     14691500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000553                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0             944                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total          944                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     11859000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000553                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses           944                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                  944                       # number of replacements
system.cpu08.icache.sampled_refs                  944                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1597730                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.525705                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               1655839                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   1655819                       # ITB hits
system.cpu08.itb.fetch_misses                      20                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   1      0.37%      0.37% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   5      1.87%      2.25% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 190     71.16%     73.41% # number of callpals executed
system.cpu08.kern.callpal::rdps                    14      5.24%     78.65% # number of callpals executed
system.cpu08.kern.callpal::rti                     32     11.99%     90.64% # number of callpals executed
system.cpu08.kern.callpal::callsys                  6      2.25%     92.88% # number of callpals executed
system.cpu08.kern.callpal::rdunique                19      7.12%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  267                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      342                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     84     34.01%     34.01% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     7      2.83%     36.84% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    18      7.29%     44.13% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   138     55.87%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                247                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      84     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      7      3.87%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     18      9.94%     60.22% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     72     39.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 181                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             6772020500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2751000      0.04%     99.10% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              11639500      0.17%     99.28% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              49549000      0.72%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         6835960000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.521739                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                17                      
system.cpu08.kern.mode_good::user                  17                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.459459                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       9821645000     74.77%     74.77% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         3314588000     25.23%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.474295                       # Percentage of non-idle cycles
system.cpu08.numCycles                       13671920                       # number of cpu cycles simulated
system.cpu08.num_insts                        1708324                       # Number of instructions executed
system.cpu08.num_refs                          747928                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 10807.692308                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  7807.692308                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           75                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       281000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.257426                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       203000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.257426                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          3669                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         3669                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0        20750                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency        17750                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              3597                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          3597                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      1494000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.019624                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0              72                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      1278000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.019624                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses            72                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 13340.425532                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency        11250                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       627000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           47                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       495000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.468085                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2112                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2112                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0        59050                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency        56050                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2092                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2092                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1181000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.009470                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             20                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1121000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.009470                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           20                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3079000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                13.956522                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           5781                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         5781                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 29076.086957                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 26076.086957                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               5689                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           5689                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       2675000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.015914                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0               92                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      2399000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.015914                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses             92                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.817801                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          837.427910                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          5781                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         5781                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 29076.086957                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 26076.086957                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              5689                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          5689                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      2675000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.015914                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0              92                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total           92                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      2399000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.015914                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses            92                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3079000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   23                       # number of replacements
system.cpu09.dcache.sampled_refs                   23                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              835.427910                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                    321                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     18                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       5999                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       3770                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2229                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         16707                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        16707                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0        29000                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency        26000                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             16704                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         16704                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency        87000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000180                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0               3                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency        78000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses             3                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                20.333333                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          16707                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        16707                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0        29000                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency        26000                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              16704                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          16704                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency         87000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000180                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0                3                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency        78000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000180                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses              3                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         16707                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        16707                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0        29000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency        26000                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             16704                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         16704                       # number of overall hits
system.cpu09.icache.overall_miss_latency        87000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000180                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0               3                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total            3                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency        78000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000180                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses             3                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                    3                       # number of replacements
system.cpu09.icache.sampled_refs                    3                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                     61                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995946                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  2800                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      2800                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 103     73.57%     73.57% # number of callpals executed
system.cpu09.kern.callpal::rdps                    14     10.00%     83.57% # number of callpals executed
system.cpu09.kern.callpal::rti                     23     16.43%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  140                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      163                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     44     29.53%     29.53% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     7      4.70%     34.23% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    16     10.74%     44.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    82     55.03%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                149                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      44     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      7      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     16     16.84%     70.53% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     28     29.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  95                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             6807721000     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2022000      0.03%     99.68% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               9956000      0.15%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              11981000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         6831680000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.341463                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004054                       # Percentage of non-idle cycles
system.cpu09.numCycles                       13663360                       # number of cpu cycles simulated
system.cpu09.num_insts                          16707                       # Number of instructions executed
system.cpu09.num_refs                            6054                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0  9730.769231                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  6730.769231                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       253000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.240741                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.240741                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          4658                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         4658                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 16808.219178                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 13808.219178                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              4512                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4512                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      2454000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.031344                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             146                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      2016000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.031344                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           146                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 12370.370370                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 10916.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       668000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.529412                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       524000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.470588                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2452                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2452                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0        42400                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency        39400                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2427                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2427                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1060000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.010196                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             25                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency       985000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.010196                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           25                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3062000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                11.218182                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           7110                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7110                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 20549.707602                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 17549.707602                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               6939                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6939                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       3514000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.024051                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              171                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      3001000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.024051                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            171                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.843194                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          863.430980                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          7110                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7110                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 20549.707602                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 17549.707602                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              6939                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6939                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      3514000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.024051                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             171                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          171                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      3001000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.024051                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           171                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3062000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   55                       # number of replacements
system.cpu10.dcache.sampled_refs                   55                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              863.430980                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                    617                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     15                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       7343                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       4766                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      2577                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         22558                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        22558                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 20407.407407                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 17407.407407                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             22531                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         22531                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency       551000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001197                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              27                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency       470000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            27                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               111.703704                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          22558                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        22558                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 20407.407407                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 17407.407407                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              22531                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          22531                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency        551000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001197                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               27                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           27                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency       470000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001197                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             27                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         22558                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        22558                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 20407.407407                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 17407.407407                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             22531                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         22531                       # number of overall hits
system.cpu10.icache.overall_miss_latency       551000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001197                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              27                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           27                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency       470000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001197                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            27                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   27                       # number of replacements
system.cpu10.icache.sampled_refs                   27                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   3016                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.994787                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  2818                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      2818                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 105     73.94%     73.94% # number of callpals executed
system.cpu10.kern.callpal::rdps                    14      9.86%     83.80% # number of callpals executed
system.cpu10.kern.callpal::rti                     23     16.20%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  142                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      165                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     44     29.14%     29.14% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     7      4.64%     33.77% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    16     10.60%     44.37% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    84     55.63%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                151                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      44     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      7      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     16     16.84%     70.53% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     28     29.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  95                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             6812036000     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2011000      0.03%     99.68% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               9856000      0.14%     99.82% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              12047000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         6835950000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.005213                       # Percentage of non-idle cycles
system.cpu10.numCycles                       13671900                       # number of cpu cycles simulated
system.cpu10.num_insts                          22558                       # Number of instructions executed
system.cpu10.num_refs                            7398                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 13064.516129                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 10064.516129                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           75                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       405000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.292453                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           31                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.292453                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           31                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          4752                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4752                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 17433.155080                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 14433.155080                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              4565                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4565                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      3260000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.039352                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             187                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          187                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      2699000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.039352                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           187                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 16781.818182                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 14415.094340                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       923000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.544554                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       764000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.524752                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           53                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         2577                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2577                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 47581.818182                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 44581.818182                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             2522                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2522                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2617000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.021343                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             55                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2452000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.021343                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           55                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3054000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                 8.762590                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           7329                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7329                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 24285.123967                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 21285.123967                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               7087                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           7087                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       5877000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.033020                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              242                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      5151000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.033020                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            242                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.866537                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          887.334386                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          7329                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7329                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 24285.123967                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 21285.123967                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              7087                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          7087                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      5877000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.033020                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             242                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          242                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      5151000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.033020                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           242                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3054000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  139                       # number of replacements
system.cpu11.dcache.sampled_refs                  139                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              887.334386                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   1218                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     45                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       7559                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       4858                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      2701                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         23504                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        23504                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 20877.358491                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 17877.358491                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             23398                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         23398                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      2213000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.004510                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             106                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          106                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency      1895000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.004510                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           106                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                92.103774                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          23504                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        23504                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 20877.358491                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 17877.358491                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              23398                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          23398                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       2213000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.004510                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              106                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          106                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency      1895000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.004510                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            106                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         23504                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        23504                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 20877.358491                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 17877.358491                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             23398                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         23398                       # number of overall hits
system.cpu11.icache.overall_miss_latency      2213000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.004510                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             106                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          106                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency      1895000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.004510                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           106                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  106                       # number of replacements
system.cpu11.icache.sampled_refs                  106                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   9763                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994037                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  2998                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      2998                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 125     77.16%     77.16% # number of callpals executed
system.cpu11.kern.callpal::rdps                    14      8.64%     85.80% # number of callpals executed
system.cpu11.kern.callpal::rti                     23     14.20%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  162                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      185                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     53     30.99%     30.99% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     7      4.09%     35.09% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    16      9.36%     44.44% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    95     55.56%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                171                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      53     46.90%     46.90% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      7      6.19%     53.10% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     16     14.16%     67.26% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     37     32.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 113                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             6808894000     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2169000      0.03%     99.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              10138000      0.15%     99.78% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              14859000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         6836060000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.389474                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005963                       # Percentage of non-idle cycles
system.cpu11.numCycles                       13672120                       # number of cpu cycles simulated
system.cpu11.num_insts                          23504                       # Number of instructions executed
system.cpu11.num_refs                            7618                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0        11500                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency         8500                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       368000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       272000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          3884                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3884                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 23656.862745                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 20656.862745                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              3782                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3782                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      2413000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.026262                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             102                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      2107000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.026262                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           102                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 13777.777778                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 11307.692308                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       744000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.524272                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       588000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.504854                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         2190                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2190                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 52583.333333                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 49583.333333                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             2166                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2166                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1262000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.010959                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1190000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.010959                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3026000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                48.294118                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           6074                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         6074                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 29166.666667                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 26166.666667                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               5948                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           5948                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       3675000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.020744                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              126                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          126                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      3297000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.020744                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            126                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.709683                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          726.714910                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          6074                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         6074                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 29166.666667                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 26166.666667                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              5948                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          5948                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      3675000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.020744                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             126                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          126                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      3297000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.020744                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           126                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3026000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   34                       # number of replacements
system.cpu12.dcache.sampled_refs                   34                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              724.714910                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                   1642                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     12                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       6312                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       3996                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      2316                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         17760                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        17760                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 27156.862745                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 24156.862745                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             17709                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         17709                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1385000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.002872                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      1232000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                      400                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          17760                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        17760                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 27156.862745                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 24156.862745                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              17709                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          17709                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1385000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.002872                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      1232000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.002872                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.990234                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 507                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         17760                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        17760                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 27156.862745                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 24156.862745                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             17709                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         17709                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1385000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.002872                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              51                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           51                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      1232000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.002872                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   51                       # number of replacements
system.cpu12.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     507                       # Cycle average of tags in use
system.cpu12.icache.total_refs                  20400                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995432                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  2908                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      2908                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 115     75.66%     75.66% # number of callpals executed
system.cpu12.kern.callpal::rdps                    14      9.21%     84.87% # number of callpals executed
system.cpu12.kern.callpal::rti                     23     15.13%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  152                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      175                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     49     30.43%     30.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     7      4.35%     34.78% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    16      9.94%     44.72% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    89     55.28%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                161                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      49     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      7      6.67%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     16     15.24%     68.57% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     33     31.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 105                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             6810751000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1977000      0.03%     99.66% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               9897000      0.14%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              13432000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         6836057000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.370787                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004568                       # Percentage of non-idle cycles
system.cpu12.numCycles                       13672114                       # number of cpu cycles simulated
system.cpu12.num_insts                          17760                       # Number of instructions executed
system.cpu12.num_refs                            6369                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 11642.857143                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  8642.857143                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           73                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       326000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.277228                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.277228                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          4724                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         4724                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 14452.702703                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 11452.702703                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              4576                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4576                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      2139000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.031329                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             148                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      1695000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.031329                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           148                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 16098.039216                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 13755.102041                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       821000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.520408                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       674000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           49                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2569                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2569                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 41021.276596                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 38021.276596                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2522                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2522                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1928000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.018295                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1787000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.018295                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3004000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                13.726415                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           7293                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7293                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 20856.410256                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 17856.410256                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               7098                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           7098                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       4067000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.026738                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              195                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          195                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      3482000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.026738                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            195                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.839873                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          860.029772                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          7293                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7293                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 20856.410256                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 17856.410256                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              7098                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          7098                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      4067000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.026738                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             195                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          195                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      3482000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.026738                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           195                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3004000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  106                       # number of replacements
system.cpu13.dcache.sampled_refs                  106                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              858.029772                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   1455                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     38                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       7515                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       4825                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      2690                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         23390                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        23390                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 20174.311927                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 17174.311927                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             23281                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         23281                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      2199000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.004660                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             109                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          109                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1872000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.004660                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           109                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               230.449541                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          23390                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        23390                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 20174.311927                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 17174.311927                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              23281                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          23281                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       2199000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.004660                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              109                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          109                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1872000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.004660                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            109                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         23390                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        23390                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 20174.311927                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 17174.311927                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             23281                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         23281                       # number of overall hits
system.cpu13.icache.overall_miss_latency      2199000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.004660                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             109                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          109                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1872000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.004660                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           109                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  109                       # number of replacements
system.cpu13.icache.sampled_refs                  109                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                  25119                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.994336                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  2980                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      2980                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 123     76.88%     76.88% # number of callpals executed
system.cpu13.kern.callpal::rdps                    14      8.75%     85.62% # number of callpals executed
system.cpu13.kern.callpal::rti                     23     14.37%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  160                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      183                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     52     30.77%     30.77% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     7      4.14%     34.91% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    16      9.47%     44.38% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    94     55.62%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                169                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      52     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      7      6.31%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     16     14.41%     67.57% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     36     32.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 111                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             6807468000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1943000      0.03%     99.65% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               9953000      0.15%     99.79% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              14192000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         6833556000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.382979                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.005664                       # Percentage of non-idle cycles
system.cpu13.numCycles                       13667112                       # number of cpu cycles simulated
system.cpu13.num_insts                          23390                       # Number of instructions executed
system.cpu13.num_refs                            7574                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 14286.885246                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 11286.885246                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0          623                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          623                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency      1743000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.163758                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          122                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      1377000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.163758                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          122                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0         35058                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        35058                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 16432.791096                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 13432.791096                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0             32722                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         32722                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency     38387000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.066632                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0            2336                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2336                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency     31379000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.066632                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses          2336                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          743                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          743                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 43101.503759                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 40428.030303                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0          477                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          477                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     11465000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.358008                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0          266                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     10673000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.355316                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses          264                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0        28167                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        28167                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 54281.802120                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 51281.802120                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0            25903                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        25903                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    122894000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.080378                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2264                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2264                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    116102000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.080378                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2264                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3089500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                16.453752                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          63225                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        63225                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 35061.086957                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 32061.086957                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              58625                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          58625                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     161281000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.072756                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0             4600                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         4600                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    147481000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.072756                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses           4600                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.910866                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          932.727161                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         63225                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        63225                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 35061.086957                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 32061.086957                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             58625                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         58625                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    161281000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.072756                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0            4600                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total         4600                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    147481000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.072756                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses          4600                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3089500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 4238                       # number of replacements
system.cpu14.dcache.sampled_refs                 4238                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              932.727161                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  69731                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   2816                       # number of writebacks
system.cpu14.dtb.data_accesses                   5826                       # DTB accesses
system.cpu14.dtb.data_acv                           7                       # DTB access violations
system.cpu14.dtb.data_hits                      64606                       # DTB hits
system.cpu14.dtb.data_misses                       96                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                   3783                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                      35695                       # DTB read hits
system.cpu14.dtb.read_misses                       82                       # DTB read misses
system.cpu14.dtb.write_accesses                  2043                       # DTB write accesses
system.cpu14.dtb.write_acv                          7                       # DTB write access violations
system.cpu14.dtb.write_hits                     28911                       # DTB write hits
system.cpu14.dtb.write_misses                      14                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0        179559                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       179559                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 21356.167219                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 18355.960265                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0            177143                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        177143                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     51596500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.013455                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            2416                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         2416                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     44348000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.013455                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          2416                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               117.650104                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0         179559                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       179559                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 21356.167219                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 18355.960265                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0             177143                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         177143                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      51596500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.013455                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             2416                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         2416                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     44348000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.013455                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           2416                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          511.999831                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0        179559                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       179559                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 21356.167219                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 18355.960265                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0            177143                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total        177143                       # number of overall hits
system.cpu14.icache.overall_miss_latency     51596500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.013455                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            2416                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         2416                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     44348000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.013455                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          2416                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 2415                       # number of replacements
system.cpu14.icache.sampled_refs                 2415                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              511.999831                       # Cycle average of tags in use
system.cpu14.icache.total_refs                 284125                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.935567                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                 28230                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                     28146                       # ITB hits
system.cpu14.itb.fetch_misses                      84                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  12      2.24%      2.43% # number of callpals executed
system.cpu14.kern.callpal::tbi                      1      0.19%      2.62% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 463     86.54%     89.16% # number of callpals executed
system.cpu14.kern.callpal::rdps                    14      2.62%     91.78% # number of callpals executed
system.cpu14.kern.callpal::rdusp                    1      0.19%     91.96% # number of callpals executed
system.cpu14.kern.callpal::rti                     37      6.92%     98.88% # number of callpals executed
system.cpu14.kern.callpal::callsys                  6      1.12%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  535                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      745                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    222     42.45%     42.45% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     7      1.34%     43.79% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    16      3.06%     46.85% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   278     53.15%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                523                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     222     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      7      1.55%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     16      3.55%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    206     45.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 451                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             6307874500     98.35%     98.35% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2224500      0.03%     98.38% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              13005000      0.20%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              90769000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         6413873000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.741007                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                15                      
system.cpu14.kern.mode_good::user                  14                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.300000                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel        350469000     86.44%     86.44% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user           54994000     13.56%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu14.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.064433                       # Percentage of non-idle cycles
system.cpu14.numCycles                       12825778                       # number of cpu cycles simulated
system.cpu14.num_insts                         179457                       # Number of instructions executed
system.cpu14.num_refs                           65018                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  9394.736842                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  6394.736842                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          527                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          527                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       714000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.126036                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           76                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       486000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.126036                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           76                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0         31543                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        31543                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 17363.437329                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 14363.437329                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0             29716                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         29716                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency     31723000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.057921                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0            1827                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1827                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency     26242000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.057921                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses          1827                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          601                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          601                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0        34125                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency        31125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0          433                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          433                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      5733000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.279534                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0          168                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      5229000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.279534                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses          168                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        19206                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        19206                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 53651.898734                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 50651.898734                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            18021                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        18021                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency     63577500                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.061699                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           1185                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1185                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency     60022500                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.061699                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         1185                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3178500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               588.634450                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          50749                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        50749                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 31640.272244                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 28640.272244                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              47737                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          47737                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency      95300500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.059351                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0             3012                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3012                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency     86264500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.059351                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses           3012                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.884574                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          905.804222                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         50749                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        50749                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 31640.272244                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 28640.272244                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             47737                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         47737                       # number of overall hits
system.cpu15.dcache.overall_miss_latency     95300500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.059351                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0            3012                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3012                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency     86264500                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.059351                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses          3012                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3178500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                 2328                       # number of replacements
system.cpu15.dcache.sampled_refs                 2328                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              905.804222                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                1370341                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle         2423796380000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1098                       # number of writebacks
system.cpu15.dtb.data_accesses                   2698                       # DTB accesses
system.cpu15.dtb.data_acv                          21                       # DTB access violations
system.cpu15.dtb.data_hits                      51324                       # DTB hits
system.cpu15.dtb.data_misses                      364                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu15.dtb.read_acv                          12                       # DTB read access violations
system.cpu15.dtb.read_hits                      31600                       # DTB read hits
system.cpu15.dtb.read_misses                      326                       # DTB read misses
system.cpu15.dtb.write_accesses                   875                       # DTB write accesses
system.cpu15.dtb.write_acv                          9                       # DTB write access violations
system.cpu15.dtb.write_hits                     19724                       # DTB write hits
system.cpu15.dtb.write_misses                      38                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0        151767                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       151767                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 18075.660243                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 15075.660243                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0            150366                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        150366                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     25324000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.009231                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            1401                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1401                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     21121000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.009231                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          1401                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               811.991373                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0         151767                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       151767                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 18075.660243                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 15075.660243                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0             150366                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         150366                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      25324000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.009231                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             1401                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1401                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     21121000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.009231                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           1401                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.999030                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          511.503131                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0        151767                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       151767                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 18075.660243                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 15075.660243                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0            150366                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total        150366                       # number of overall hits
system.cpu15.icache.overall_miss_latency     25324000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.009231                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            1401                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         1401                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     21121000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.009231                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          1401                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 1391                       # number of replacements
system.cpu15.icache.sampled_refs                 1391                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              511.503131                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1129480                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle         2423825538000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.954468                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                 26789                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                     26664                       # ITB hits
system.cpu15.itb.fetch_misses                     125                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  58     11.53%     11.73% # number of callpals executed
system.cpu15.kern.callpal::tbi                      4      0.80%     12.52% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 324     64.41%     76.94% # number of callpals executed
system.cpu15.kern.callpal::rdps                    15      2.98%     79.92% # number of callpals executed
system.cpu15.kern.callpal::rti                     91     18.09%     98.01% # number of callpals executed
system.cpu15.kern.callpal::callsys                  9      1.79%     99.80% # number of callpals executed
system.cpu15.kern.callpal::imb                      1      0.20%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  503                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1037                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    168     38.27%     38.27% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     7      1.59%     39.86% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    32      7.29%     47.15% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   232     52.85%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                439                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     168     45.04%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      7      1.88%     46.92% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     32      8.58%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    166     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 373                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             6761805500     98.85%     98.85% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2267500      0.03%     98.88% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              18962000      0.28%     99.16% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              57536000      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         6840571000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.715517                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                67                      
system.cpu15.kern.mode_good::user                  67                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             149                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.449664                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       2548375000     99.01%     99.01% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           25487000      0.99%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu15.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu15.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu15.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    3                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.045532                       # Percentage of non-idle cycles
system.cpu15.numCycles                       13681142                       # number of cpu cycles simulated
system.cpu15.num_insts                         151382                       # Number of instructions executed
system.cpu15.num_refs                           52519                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  6369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                  1373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  6816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                   12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                   11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 1862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  151374.784111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  702189.366351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  141447.476526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  4590980.952381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  4844753.768844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  4969618.556701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  5155647.058824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  4505168.224299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  5183365.591398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9     192821200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 321368666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 80342166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 321368666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13     87646000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 517779.806660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 1077213.407821                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40004.153406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            964106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    6369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                    1373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    6816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                     12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                     11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   1862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18539                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       741637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.910818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1       13.502549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        2.719924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       88.280952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       93.160804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       95.561856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       99.139037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       86.630841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       99.672043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     3707.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    6179.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    1544.916667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    6179.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    1685.363636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14       9.956498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      20.713966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 18539                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                   17620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    6147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   10508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    1346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    1179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    1300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    1226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    1254                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                       9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                     36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     74                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   4247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   2921                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    165387.402934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    459673.860911                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    127322.484225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    8156765.957447                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    4852759.493671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    27383428.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6        38336800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    21298222.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    21298222.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9       383368000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   127789333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   17425818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   22551058.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   21298222.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   584402.439024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   1220917.197452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40003.427005                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                       15302                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        5313                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        7497                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        1299                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        1100                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        1286                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1329                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        1208                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        1236                       # number of ReadReq hits
system.l2.ReadReq_hits::9                           8                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         33                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        159                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         57                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        132                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       3591                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       2607                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42157                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              383368000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.131555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.135676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.286544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.034918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.067006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.010769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.007468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.014682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.014354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.121547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.229730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.120000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.154462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.107497                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                      2318                       # number of ReadReq misses
system.l2.ReadReq_misses::1                       834                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      3011                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        47                       # number of ReadReq misses
system.l2.ReadReq_misses::4                        79                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        14                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        10                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::9                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::10                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       22                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       17                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       18                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      656                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      314                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7380                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        85                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         291825000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.414018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          1.186758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.694233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          5.419762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          6.187447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          5.611538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          5.448096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          5.950245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          5.817384                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9        810.555556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10       202.638889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        40.303867                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        98.581081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        48.633333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.717683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         2.497432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7295                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     28971000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                 1545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 3896                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 4735                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 3665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 4155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4290                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 4409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 4244                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 4255                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            36168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 136413.592233                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 54096.252567                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 44510.876452                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 57505.866303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 50724.187726                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 49127.972028                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 47801.995917                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 49660.461828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 49532.079906                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 9579954.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10     10537950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 5140463.414634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 8106115.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 7267551.724138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 410036.964981                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 654531.055901                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40005.585048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           210759000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                   1545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   3896                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   4735                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   3665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   4155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   4409                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   4244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   4255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   514                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36168                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1446922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      23.409709                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       9.283368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       7.638437                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3       9.868486                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       8.704693                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       8.430769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6       8.203221                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       8.522149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       8.500118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9           1644                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10   1808.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    882.146341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12   1391.076923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13   1247.172414                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     70.365759                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15    112.322981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                36168                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     88716500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 22705                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22705                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     22705                       # number of Writeback hits
system.l2.Writeback_hits::total                 22705                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.580094                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                    23989                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     7520                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    17324                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     1556                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     1378                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1494                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1526                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1440                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1440                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       14                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                      39                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     193                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      77                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     161                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    6109                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    3816                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                68076                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     155113.848279                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     610545.536928                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     137119.568536                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     5243089.494163                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     4847028.776978                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     6478240.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     6839969.543147                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     5808077.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     6605264.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::9        224579000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10       224579000                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    39631588.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::12        67373700                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    46464620.689655                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    535136.616362                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    1114535.980149                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40003.948285                       # average overall mshr miss latency
system.l2.demand_hits::0                        15302                       # number of demand (read+write) hits
system.l2.demand_hits::1                         5313                       # number of demand (read+write) hits
system.l2.demand_hits::2                         7497                       # number of demand (read+write) hits
system.l2.demand_hits::3                         1299                       # number of demand (read+write) hits
system.l2.demand_hits::4                         1100                       # number of demand (read+write) hits
system.l2.demand_hits::5                         1286                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1329                       # number of demand (read+write) hits
system.l2.demand_hits::7                         1208                       # number of demand (read+write) hits
system.l2.demand_hits::8                         1236                       # number of demand (read+write) hits
system.l2.demand_hits::9                            8                       # number of demand (read+write) hits
system.l2.demand_hits::10                          33                       # number of demand (read+write) hits
system.l2.demand_hits::11                         159                       # number of demand (read+write) hits
system.l2.demand_hits::12                          57                       # number of demand (read+write) hits
system.l2.demand_hits::13                         132                       # number of demand (read+write) hits
system.l2.demand_hits::14                        3591                       # number of demand (read+write) hits
system.l2.demand_hits::15                        2607                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42157                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1347474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.362124                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.293484                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.567248                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.165167                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.201742                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.139224                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.129096                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.161111                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.141667                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.153846                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.176166                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.259740                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.180124                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.412179                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.316824                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       8687                       # number of demand (read+write) misses
system.l2.demand_misses::1                       2207                       # number of demand (read+write) misses
system.l2.demand_misses::2                       9827                       # number of demand (read+write) misses
system.l2.demand_misses::3                        257                       # number of demand (read+write) misses
system.l2.demand_misses::4                        278                       # number of demand (read+write) misses
system.l2.demand_misses::5                        208                       # number of demand (read+write) misses
system.l2.demand_misses::6                        197                       # number of demand (read+write) misses
system.l2.demand_misses::7                        232                       # number of demand (read+write) misses
system.l2.demand_misses::8                        204                       # number of demand (read+write) misses
system.l2.demand_misses::9                          6                       # number of demand (read+write) misses
system.l2.demand_misses::10                         6                       # number of demand (read+write) misses
system.l2.demand_misses::11                        34                       # number of demand (read+write) misses
system.l2.demand_misses::12                        20                       # number of demand (read+write) misses
system.l2.demand_misses::13                        29                       # number of demand (read+write) misses
system.l2.demand_misses::14                      2518                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1209                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25919                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1033462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           1.076910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           3.435372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           1.491226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          16.602828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4          18.747460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          17.291834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          16.929227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          17.940278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          17.940278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9        1845.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        662.410256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        133.854922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        335.506494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        160.459627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          4.228843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          6.769916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    25834                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.039473                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.007657                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.033809                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.017594                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.012014                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.005635                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.007590                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.006397                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.001496                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.011720                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001247                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.009051                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.004370                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002732                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.039024                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.005035                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.355468                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1293.458068                       # Average occupied blocks per context
system.l2.occ_blocks::1                    250.918485                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1107.862019                       # Average occupied blocks per context
system.l2.occ_blocks::3                    576.523469                       # Average occupied blocks per context
system.l2.occ_blocks::4                    393.662914                       # Average occupied blocks per context
system.l2.occ_blocks::5                    184.649029                       # Average occupied blocks per context
system.l2.occ_blocks::6                    248.711050                       # Average occupied blocks per context
system.l2.occ_blocks::7                    209.631675                       # Average occupied blocks per context
system.l2.occ_blocks::8                     49.031347                       # Average occupied blocks per context
system.l2.occ_blocks::9                    384.028473                       # Average occupied blocks per context
system.l2.occ_blocks::10                    40.858790                       # Average occupied blocks per context
system.l2.occ_blocks::11                   296.585045                       # Average occupied blocks per context
system.l2.occ_blocks::12                   143.205961                       # Average occupied blocks per context
system.l2.occ_blocks::13                    89.521433                       # Average occupied blocks per context
system.l2.occ_blocks::14                  1278.753652                       # Average occupied blocks per context
system.l2.occ_blocks::15                   164.998197                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11647.981564                       # Average occupied blocks per context
system.l2.overall_accesses::0                   23989                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    7520                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   17324                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    1556                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    1378                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1494                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1526                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1440                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1440                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      14                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                     39                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    193                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     77                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    161                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   6109                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   3816                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               68076                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    155113.848279                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    610545.536928                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    137119.568536                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    5243089.494163                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    4847028.776978                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    6478240.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    6839969.543147                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    5808077.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    6605264.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::9       224579000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10      224579000                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   39631588.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::12       67373700                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   46464620.689655                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   535136.616362                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   1114535.980149                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40003.948285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                       15302                       # number of overall hits
system.l2.overall_hits::1                        5313                       # number of overall hits
system.l2.overall_hits::2                        7497                       # number of overall hits
system.l2.overall_hits::3                        1299                       # number of overall hits
system.l2.overall_hits::4                        1100                       # number of overall hits
system.l2.overall_hits::5                        1286                       # number of overall hits
system.l2.overall_hits::6                        1329                       # number of overall hits
system.l2.overall_hits::7                        1208                       # number of overall hits
system.l2.overall_hits::8                        1236                       # number of overall hits
system.l2.overall_hits::9                           8                       # number of overall hits
system.l2.overall_hits::10                         33                       # number of overall hits
system.l2.overall_hits::11                        159                       # number of overall hits
system.l2.overall_hits::12                         57                       # number of overall hits
system.l2.overall_hits::13                        132                       # number of overall hits
system.l2.overall_hits::14                       3591                       # number of overall hits
system.l2.overall_hits::15                       2607                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   42157                       # number of overall hits
system.l2.overall_miss_latency             1347474000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.362124                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.293484                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.567248                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.165167                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.201742                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.139224                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.129096                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.161111                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.141667                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.153846                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.176166                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.259740                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.180124                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.412179                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.316824                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      8687                       # number of overall misses
system.l2.overall_misses::1                      2207                       # number of overall misses
system.l2.overall_misses::2                      9827                       # number of overall misses
system.l2.overall_misses::3                       257                       # number of overall misses
system.l2.overall_misses::4                       278                       # number of overall misses
system.l2.overall_misses::5                       208                       # number of overall misses
system.l2.overall_misses::6                       197                       # number of overall misses
system.l2.overall_misses::7                       232                       # number of overall misses
system.l2.overall_misses::8                       204                       # number of overall misses
system.l2.overall_misses::9                         6                       # number of overall misses
system.l2.overall_misses::10                        6                       # number of overall misses
system.l2.overall_misses::11                       34                       # number of overall misses
system.l2.overall_misses::12                       20                       # number of overall misses
system.l2.overall_misses::13                       29                       # number of overall misses
system.l2.overall_misses::14                     2518                       # number of overall misses
system.l2.overall_misses::15                     1209                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 25919                       # number of overall misses
system.l2.overall_mshr_hits                        85                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1033462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          1.076910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          3.435372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          1.491226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         16.602828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4         18.747460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         17.291834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         16.929227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         17.940278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         17.940278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9       1845.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       662.410256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       133.854922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       335.506494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       160.459627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         4.228843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         6.769916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   25834                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    117687500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          17573                       # number of replacements
system.l2.sampled_refs                          17573                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18360.381172                       # Cycle average of tags in use
system.l2.total_refs                            80486                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            10883                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                6225981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    39.37                       # Real time elapsed on the host
host_tick_rate                              198942863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   245118454                       # Number of instructions simulated
sim_seconds                                  0.007832                       # Number of seconds simulated
sim_ticks                                  7832479000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        33087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        33087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 20111.694795                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 17111.694795                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         6246                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6246                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    539818000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.811225                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        26841                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        26841                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    459295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.811225                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        26841                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0        743613                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       743613                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 14927.584505                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 11927.584505                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0            735507                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        735507                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency    121003000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.010901                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            8106                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8106                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     96685000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.010901                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          8106                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     25314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        33008                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        33008                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  8552.126135                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 17214.877278                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         1613                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1613                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    268494000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.951133                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        31395                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        31395                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    228648000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.402387                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        13282                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0        60231                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        60231                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 15458.615246                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 12458.615246                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            51363                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        51363                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    137087000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.147233                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           8868                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         8868                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    110483000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.147233                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         8868                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14767000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               423.129751                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0         803844                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       803844                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 15205.019441                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 12205.019441                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0             786870                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         786870                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     258090000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.021116                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            16974                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        16974                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    207168000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.021116                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          16974                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.755679                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -2.074215                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          773.815626                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1        -2123.996580                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0        803844                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       803844                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 15205.019441                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 12205.019441                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0            786870                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total        786870                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    258090000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.021116                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           16974                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        16974                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    207168000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.021116                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         16974                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     40081500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  863                       # number of replacements
system.cpu00.dcache.sampled_refs                 1526                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse            -1350.180954                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 645696                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    367                       # number of writebacks
system.cpu00.dtb.data_accesses                 844770                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                     870222                       # DTB hits
system.cpu00.dtb.data_misses                       21                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                 760729                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                     776863                       # DTB read hits
system.cpu00.dtb.read_misses                       19                       # DTB read misses
system.cpu00.dtb.write_accesses                 84041                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                     93359                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       1885734                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1885734                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18863.072519                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15862.595420                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           1884686                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1884686                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     19768500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000556                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1048                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1048                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     16624000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1048                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              1226.988462                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        1885734                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1885734                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18863.072519                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15862.595420                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            1884686                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1884686                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      19768500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000556                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1048                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1048                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     16624000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000556                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1048                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       1885734                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1885734                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18863.072519                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15862.595420                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           1884686                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       1884686                       # number of overall hits
system.cpu00.icache.overall_miss_latency     19768500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000556                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1048                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1048                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     16624000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000556                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1048                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1048                       # number of replacements
system.cpu00.icache.sampled_refs                 1560                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                1914102                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.511696                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               1812364                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   1812351                       # ITB hits
system.cpu00.itb.fetch_misses                      13                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   2      0.44%      0.44% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 377     82.68%     83.11% # number of callpals executed
system.cpu00.kern.callpal::rdps                    19      4.17%     87.28% # number of callpals executed
system.cpu00.kern.callpal::rti                     41      8.99%     96.27% # number of callpals executed
system.cpu00.kern.callpal::callsys                  2      0.44%     96.71% # number of callpals executed
system.cpu00.kern.callpal::rdunique                15      3.29%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  456                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      528                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    162     35.53%     35.53% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     6      1.32%     36.84% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     8      1.75%     38.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    25      5.48%     44.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   255     55.92%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                456                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     162     46.29%     46.29% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      6      1.71%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      8      2.29%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     25      7.14%     57.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    149     42.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 350                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             7675507500     98.29%     98.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               3384500      0.04%     98.33% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3033000      0.04%     98.37% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              15586000      0.20%     98.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             111487000      1.43%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         7808998000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.584314                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                18                      
system.cpu00.kern.mode_good::user                  18                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                18                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.418605                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       3176100000     46.65%     46.65% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         3632485000     53.35%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.488304                       # Percentage of non-idle cycles
system.cpu00.numCycles                       15617996                       # number of cpu cycles simulated
system.cpu00.num_insts                        1885713                       # Number of instructions executed
system.cpu00.num_refs                          870376                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        32249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        32249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 20003.379559                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 17003.379559                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         6506                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         6506                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    514947000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.798257                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        25743                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        25743                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency    437718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.798257                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        25743                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0        728096                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       728096                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 15243.633277                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 12243.633277                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0            719850                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        719850                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency    125699000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.011325                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0            8246                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         8246                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency    100961000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.011325                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses          8246                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        32232                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        32232                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  9143.702644                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 17605.159021                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         1481                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    281178000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.954052                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        30751                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        30751                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    240240000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.423368                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        13646                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0        57294                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        57294                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 15218.242706                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 12218.242706                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0            48485                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        48485                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    134057500                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.153751                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8809                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8809                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    107630500                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.153751                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8809                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4790500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               435.849144                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0         785390                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       785390                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 15230.518909                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 12230.518909                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0             768335                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         768335                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     259756500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.021715                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            17055                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        17055                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency    208591500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.021715                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          17055                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.739891                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -2.210264                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          757.648519                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1        -2263.310146                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0        785390                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       785390                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 15230.518909                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 12230.518909                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0            768335                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total        768335                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    259756500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.021715                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           17055                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        17055                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency    208591500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.021715                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         17055                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4790500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  904                       # number of replacements
system.cpu01.dcache.sampled_refs                 1518                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse            -1505.661627                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                 661619                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    475                       # number of writebacks
system.cpu01.dtb.data_accesses                 833878                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                     849853                       # DTB hits
system.cpu01.dtb.data_misses                       34                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                 750477                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                     760295                       # DTB read hits
system.cpu01.dtb.read_misses                       32                       # DTB read misses
system.cpu01.dtb.write_accesses                 83401                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                     89558                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       1829652                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1829652                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15985.869565                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12985.869565                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           1828732                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       1828732                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     14707000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000503                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0             920                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          920                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     11947000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses           920                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              1538.561453                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        1829652                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1829652                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15985.869565                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12985.869565                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            1828732                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        1828732                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      14707000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000503                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0              920                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          920                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     11947000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000503                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses            920                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       1829652                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1829652                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15985.869565                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12985.869565                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           1828732                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       1828732                       # number of overall hits
system.cpu01.icache.overall_miss_latency     14707000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000503                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0             920                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total          920                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     11947000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000503                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses           920                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                  920                       # number of replacements
system.cpu01.icache.sampled_refs                 1432                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu01.icache.total_refs                2203220                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.527912                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               1789021                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   1788999                       # ITB hits
system.cpu01.itb.fetch_misses                      22                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpctx                   4      1.49%      1.49% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 183     68.28%     69.78% # number of callpals executed
system.cpu01.kern.callpal::rdps                    16      5.97%     75.75% # number of callpals executed
system.cpu01.kern.callpal::rti                     41     15.30%     91.04% # number of callpals executed
system.cpu01.kern.callpal::callsys                  6      2.24%     93.28% # number of callpals executed
system.cpu01.kern.callpal::rdunique                18      6.72%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  268                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      358                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     84     32.56%     32.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     8      3.10%     35.66% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    26     10.08%     45.74% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   140     54.26%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                258                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      84     45.16%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      8      4.30%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     26     13.98%     63.44% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     68     36.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 186                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             7741322500     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3006000      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              16515500      0.21%     99.37% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              48928000      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         7809772000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.485714                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                23                      
system.cpu01.kern.mode_good::user                  21                      
system.cpu01.kern.mode_good::idle                   2                      
system.cpu01.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                22                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.090909                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.090909                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         66420000      0.99%      0.99% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         3596056000     53.72%     54.71% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         3031419000     45.29%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.472088                       # Percentage of non-idle cycles
system.cpu01.numCycles                       15619544                       # number of cpu cycles simulated
system.cpu01.num_insts                        1829618                       # Number of instructions executed
system.cpu01.num_refs                          850037                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        32109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        32109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 19671.153221                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 16671.153221                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         7517                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         7517                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    483753000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.765891                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        24592                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        24592                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency    409977000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.765891                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        24592                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        789025                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       789025                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 17648.932039                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 14648.932039                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0            776150                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        776150                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    227230000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.016318                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           12875                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        12875                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    188605000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.016318                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         12875                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        32093                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        32093                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  9814.843383                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 18141.298851                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         2275                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         2275                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    292659000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.929112                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        29818                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        29818                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    251130000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.431340                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        13843                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       111860                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       111860                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 28600.045544                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 25600.045544                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0            98686                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        98686                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    376777000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.117772                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0          13174                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        13174                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    337255000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.117772                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses        13174                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      5403000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                94.668244                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         900885                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       900885                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 23187.339245                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 20187.339245                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             874836                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         874836                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     604007000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.028915                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            26049                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        26049                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    525860000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.028915                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          26049                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.866625                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -2.027864                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          887.424006                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1        -2076.533239                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        900885                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       900885                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 23187.339245                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 20187.339245                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            874836                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        874836                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    604007000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.028915                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           26049                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        26049                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    525860000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.028915                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         26049                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      5403000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                 8953                       # number of replacements
system.cpu02.dcache.sampled_refs                 9935                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse            -1189.109233                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 940529                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   5209                       # number of writebacks
system.cpu02.dtb.data_accesses                 856225                       # DTB accesses
system.cpu02.dtb.data_acv                          16                       # DTB access violations
system.cpu02.dtb.data_hits                     964822                       # DTB hits
system.cpu02.dtb.data_misses                      222                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 762618                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     820875                       # DTB read hits
system.cpu02.dtb.read_misses                      192                       # DTB read misses
system.cpu02.dtb.write_accesses                 93607                       # DTB write accesses
system.cpu02.dtb.write_acv                         16                       # DTB write access violations
system.cpu02.dtb.write_hits                    143947                       # DTB write hits
system.cpu02.dtb.write_misses                      30                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       2139917                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2139917                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 22337.385321                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 19337.079511                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           2133377                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2133377                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    146086500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.003056                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0            6540                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         6540                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    126464500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.003056                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses          6540                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs               325.248759                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        2139917                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2139917                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 22337.385321                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 19337.079511                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            2133377                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2133377                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     146086500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.003056                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0             6540                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         6540                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    126464500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.003056                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses           6540                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          511.999833                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       2139917                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2139917                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 22337.385321                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 19337.079511                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           2133377                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       2133377                       # number of overall hits
system.cpu02.icache.overall_miss_latency    146086500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.003056                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0            6540                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total         6540                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    126464500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.003056                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses          6540                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                 6539                       # number of replacements
system.cpu02.icache.sampled_refs                 7051                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              511.999833                       # Cycle average of tags in use
system.cpu02.icache.total_refs                2293329                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.417045                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               1876047                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   1875821                       # ITB hits
system.cpu02.itb.fetch_misses                     226                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                   4      0.45%      0.45% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  28      3.17%      3.62% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.34%      3.96% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 714     80.77%     84.73% # number of callpals executed
system.cpu02.kern.callpal::rdps                    16      1.81%     86.54% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    2      0.23%     86.76% # number of callpals executed
system.cpu02.kern.callpal::rti                     76      8.60%     95.36% # number of callpals executed
system.cpu02.kern.callpal::callsys                 22      2.49%     97.85% # number of callpals executed
system.cpu02.kern.callpal::rdunique                19      2.15%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  884                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     1384                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    353     42.74%     42.74% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     8      0.97%     43.70% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    28      3.39%     47.09% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   437     52.91%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                826                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     353     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      8      1.11%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     28      3.87%     53.80% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    334     46.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 723                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             6796014000     97.15%     97.15% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3767000      0.05%     97.20% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              19500000      0.28%     97.48% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             176244000      2.52%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         6995525000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.764302                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                55                      
system.cpu02.kern.mode_good::user                  54                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             105                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                54                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.523810                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2638759000     41.13%     41.13% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         3776761000     58.87%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     28                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1     20.00%     20.00% # number of syscalls executed
system.cpu02.kern.syscall::2                        2     40.00%     60.00% # number of syscalls executed
system.cpu02.kern.syscall::3                        1     20.00%     80.00% # number of syscalls executed
system.cpu02.kern.syscall::4                        1     20.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    5                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.582955                       # Percentage of non-idle cycles
system.cpu02.numCycles                       13989082                       # number of cpu cycles simulated
system.cpu02.num_insts                        2139680                       # Number of instructions executed
system.cpu02.num_refs                          965649                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        31755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        31755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 19912.125070                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 16912.125070                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0         6617                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         6617                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency    500551000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.791623                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0        25138                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        25138                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency    425137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.791623                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses        25138                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0        770574                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       770574                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 16684.133287                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 13684.133287                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0            758990                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        758990                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    193269000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.015033                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           11584                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        11584                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    158517000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.015033                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         11584                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        31736                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        31736                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  8459.536188                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 16517.282197                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         2500                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2500                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    247323000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.921225                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0        29236                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        29236                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    209307000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.399294                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses        12672                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0        91038                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        91038                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 22474.823721                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 19474.823721                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0            79976                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        79976                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    248616500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.121510                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          11062                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        11062                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    215430500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.121510                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        11062                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4944500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               228.050445                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0         861612                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       861612                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 19512.739557                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 16512.739557                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0             838966                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         838966                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     441885500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.026283                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            22646                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        22646                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    373947500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.026283                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          22646                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.789706                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_%::1                -2.149813                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          808.659331                       # Average occupied blocks per context
system.cpu03.dcache.occ_blocks::1        -2201.408543                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0        861612                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       861612                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 19512.739557                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 16512.739557                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0            838966                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total        838966                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    441885500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.026283                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           22646                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        22646                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    373947500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.026283                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         22646                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4944500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 5695                       # number of replacements
system.cpu03.dcache.sampled_refs                 6522                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse            -1392.749212                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                1487345                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   2486                       # number of writebacks
system.cpu03.dtb.data_accesses                 825016                       # DTB accesses
system.cpu03.dtb.data_acv                          42                       # DTB access violations
system.cpu03.dtb.data_hits                     923778                       # DTB hits
system.cpu03.dtb.data_misses                      763                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                 741388                       # DTB read accesses
system.cpu03.dtb.read_acv                          24                       # DTB read access violations
system.cpu03.dtb.read_hits                     801188                       # DTB read hits
system.cpu03.dtb.read_misses                      685                       # DTB read misses
system.cpu03.dtb.write_accesses                 83628                       # DTB write accesses
system.cpu03.dtb.write_acv                         18                       # DTB write access violations
system.cpu03.dtb.write_hits                    122590                       # DTB write hits
system.cpu03.dtb.write_misses                      78                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       2053815                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2053815                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 19011.235955                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 16011.235955                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           2050433                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2050433                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     64296000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.001647                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            3382                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         3382                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     54150000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.001647                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          3382                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs               567.818695                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        2053815                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2053815                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 19011.235955                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 16011.235955                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            2050433                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2050433                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      64296000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.001647                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             3382                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         3382                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     54150000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.001647                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           3382                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       2053815                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2053815                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 19011.235955                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 16011.235955                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           2050433                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       2050433                       # number of overall hits
system.cpu03.icache.overall_miss_latency     64296000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.001647                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            3382                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         3382                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     54150000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.001647                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          3382                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 3382                       # number of replacements
system.cpu03.icache.sampled_refs                 3894                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                2211086                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.467069                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               1807066                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   1806794                       # ITB hits
system.cpu03.itb.fetch_misses                     272                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   2      0.24%      0.24% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 120     14.34%     14.58% # number of callpals executed
system.cpu03.kern.callpal::tbi                      9      1.08%     15.65% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 471     56.27%     71.92% # number of callpals executed
system.cpu03.kern.callpal::rdps                    18      2.15%     74.07% # number of callpals executed
system.cpu03.kern.callpal::rti                    175     20.91%     94.98% # number of callpals executed
system.cpu03.kern.callpal::callsys                 22      2.63%     97.61% # number of callpals executed
system.cpu03.kern.callpal::imb                      3      0.36%     97.97% # number of callpals executed
system.cpu03.kern.callpal::rdunique                17      2.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  837                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                     1950                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    287     42.08%     42.08% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     8      1.17%     43.26% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    28      4.11%     47.36% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   359     52.64%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                682                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     287     48.64%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      8      1.36%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     28      4.75%     54.75% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    267     45.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 590                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             7673770500     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3146000      0.04%     98.24% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              19425500      0.25%     98.49% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             118189000      1.51%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         7814531000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.743733                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               151                      
system.cpu03.kern.mode_good::user                 151                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel             295                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               151                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.511864                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       5305455000     59.95%     59.95% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         3544817000     40.05%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    120                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu03.kern.syscall::6                        2     28.57%     42.86% # number of syscalls executed
system.cpu03.kern.syscall::48                       2     28.57%     71.43% # number of syscalls executed
system.cpu03.kern.syscall::59                       2     28.57%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    7                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.532931                       # Percentage of non-idle cycles
system.cpu03.numCycles                       15629062                       # number of cpu cycles simulated
system.cpu03.num_insts                        2053010                       # Number of instructions executed
system.cpu03.num_refs                          926220                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        34001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        34001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 19584.984152                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 16584.984152                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         8761                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         8761                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency    494325000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.742331                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0        25240                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        25240                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency    418605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.742331                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses        25240                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0        906271                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       906271                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 21397.252855                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 18397.252855                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0            885959                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        885959                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    434621000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.022413                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           20312                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        20312                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    373685000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.022413                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         20312                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        33967                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        33967                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  9461.161439                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 17864.629146                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         4383                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         4383                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    279899000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.870963                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0        29584                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        29584                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency    239654000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.394942                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses        13415                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       248640                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       248640                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 40724.751992                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 37724.751992                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           224044                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       224044                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency   1001666000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.098922                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          24596                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        24596                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    927878000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.098922                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        24596                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency     36975000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                65.215356                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1154911                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1154911                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 31982.876102                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 28982.876102                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1110003                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1110003                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1436287000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.038884                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            44908                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        44908                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1301563000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.038884                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          44908                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.894302                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -2.099607                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          915.765155                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1        -2149.997099                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1154911                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1154911                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 31982.876102                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 28982.876102                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1110003                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1110003                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1436287000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.038884                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           44908                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        44908                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1301563000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.038884                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         44908                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency     36975000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                26470                       # number of replacements
system.cpu04.dcache.sampled_refs                27494                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse            -1234.231945                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                1793031                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  16155                       # number of writebacks
system.cpu04.dtb.data_accesses                 873799                       # DTB accesses
system.cpu04.dtb.data_acv                           6                       # DTB access violations
system.cpu04.dtb.data_hits                    1221248                       # DTB hits
system.cpu04.dtb.data_misses                     1292                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 768886                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                     938753                       # DTB read hits
system.cpu04.dtb.read_misses                     1021                       # DTB read misses
system.cpu04.dtb.write_accesses                104913                       # DTB write accesses
system.cpu04.dtb.write_acv                          6                       # DTB write access violations
system.cpu04.dtb.write_hits                    282495                       # DTB write hits
system.cpu04.dtb.write_misses                     271                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       2982335                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2982335                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 19693.665562                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 16693.665562                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           2966643                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2966643                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    309033000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005262                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           15692                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        15692                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    261957000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005262                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         15692                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               192.241390                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        2982335                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2982335                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 19693.665562                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 16693.665562                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            2966643                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2966643                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     309033000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005262                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            15692                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        15692                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    261957000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005262                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          15692                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.999906                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.951627                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       2982335                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2982335                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 19693.665562                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 16693.665562                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           2966643                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       2966643                       # number of overall hits
system.cpu04.icache.overall_miss_latency    309033000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005262                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           15692                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        15692                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    261957000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005262                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         15692                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                15691                       # number of replacements
system.cpu04.icache.sampled_refs                16202                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.951627                       # Cycle average of tags in use
system.cpu04.icache.total_refs                3114695                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.149303                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1999726                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   1999179                       # ITB hits
system.cpu04.itb.fetch_misses                     547                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                 273     10.01%     10.01% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 130      4.77%     14.78% # number of callpals executed
system.cpu04.kern.callpal::tbi                      3      0.11%     14.89% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1743     63.92%     78.80% # number of callpals executed
system.cpu04.kern.callpal::rdps                    33      1.21%     80.01% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    2      0.07%     80.09% # number of callpals executed
system.cpu04.kern.callpal::rti                    276     10.12%     90.21% # number of callpals executed
system.cpu04.kern.callpal::callsys                104      3.81%     94.02% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.11%     94.13% # number of callpals executed
system.cpu04.kern.callpal::rdunique               159      5.83%     99.96% # number of callpals executed
system.cpu04.kern.callpal::wrunique                 1      0.04%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 2727                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     4589                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    966     47.45%     47.45% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     8      0.39%     47.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     9      0.44%     48.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1053     51.72%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               2036                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     962     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      8      0.41%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      9      0.46%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    960     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1939                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             8333835000     96.32%     96.32% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4212000      0.05%     96.36% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               5577000      0.06%     96.43% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             308948000      3.57%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         8652572000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.995859                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.911681                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               265                      
system.cpu04.kern.mode_good::user                 266                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             405                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               266                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.654321                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       6221166000     61.19%     61.19% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         3945574000     38.81%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    130                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1      1.45%      1.45% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      1.45%      2.90% # number of syscalls executed
system.cpu04.kern.syscall::4                        4      5.80%      8.70% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      1.45%     10.14% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      7.25%     17.39% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      1.45%     18.84% # number of syscalls executed
system.cpu04.kern.syscall::45                       3      4.35%     23.19% # number of syscalls executed
system.cpu04.kern.syscall::54                       1      1.45%     24.64% # number of syscalls executed
system.cpu04.kern.syscall::71                      21     30.43%     55.07% # number of syscalls executed
system.cpu04.kern.syscall::73                      11     15.94%     71.01% # number of syscalls executed
system.cpu04.kern.syscall::74                      17     24.64%     95.65% # number of syscalls executed
system.cpu04.kern.syscall::144                      1      1.45%     97.10% # number of syscalls executed
system.cpu04.kern.syscall::256                      1      1.45%     98.55% # number of syscalls executed
system.cpu04.kern.syscall::257                      1      1.45%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   69                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.850697                       # Percentage of non-idle cycles
system.cpu04.numCycles                       17306858                       # number of cpu cycles simulated
system.cpu04.num_insts                        2981036                       # Number of instructions executed
system.cpu04.num_refs                         1225199                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        21656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        21656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 19021.826952                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 16021.826952                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         5071                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         5071                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency    315477000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.765839                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0        16585                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        16585                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency    265722000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.765839                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses        16585                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0        532452                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       532452                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16165.255843                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13165.255843                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0            524537                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        524537                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    127948000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.014865                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            7915                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         7915                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    104203000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.014865                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          7915                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        21641                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        21641                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  8873.021528                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 15313.655462                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         1992                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1992                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency    174346000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.907952                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0        19649                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        19649                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency    145786000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.439906                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         9520                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        92455                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        92455                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 17742.668986                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 14742.668986                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            84407                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        84407                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    142793000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.087048                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           8048                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         8048                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    118649000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.087048                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         8048                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency     17158000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               341.739116                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         624907                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       624907                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 16960.533734                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 13960.533734                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0             608944                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         608944                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     270741000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025545                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            15963                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        15963                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    222852000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025545                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          15963                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.692686                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -1.658965                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          709.310328                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1        -1698.779718                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        624907                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       624907                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 16960.533734                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 13960.533734                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0            608944                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total        608944                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    270741000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025545                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           15963                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        15963                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    222852000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025545                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         15963                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency     17158000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 2265                       # number of replacements
system.cpu05.dcache.sampled_refs                 2917                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse             -989.469391                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 996853                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    809                       # number of writebacks
system.cpu05.dtb.data_accesses                 638909                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                     668109                       # DTB hits
system.cpu05.dtb.data_misses                       89                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 532913                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                     553998                       # DTB read hits
system.cpu05.dtb.read_misses                       80                       # DTB read misses
system.cpu05.dtb.write_accesses                105996                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                    114111                       # DTB write hits
system.cpu05.dtb.write_misses                       9                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       1735097                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1735097                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 29764.442636                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 26764.442636                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           1733868                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1733868                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     36580500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000708                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            1229                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1229                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     32893500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          1229                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              1083.252728                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        1735097                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1735097                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 29764.442636                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 26764.442636                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            1733868                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1733868                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      36580500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000708                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             1229                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1229                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     32893500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000708                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           1229                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       1735097                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1735097                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 29764.442636                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 26764.442636                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           1733868                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       1733868                       # number of overall hits
system.cpu05.icache.overall_miss_latency     36580500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000708                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            1229                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         1229                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     32893500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000708                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          1229                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 1229                       # number of replacements
system.cpu05.icache.sampled_refs                 1741                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                1885943                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.594691                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1651023                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1650983                       # ITB hits
system.cpu05.itb.fetch_misses                      40                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                 108     24.94%     24.94% # number of callpals executed
system.cpu05.kern.callpal::swpctx                   9      2.08%     27.02% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 225     51.96%     78.98% # number of callpals executed
system.cpu05.kern.callpal::rdps                    23      5.31%     84.30% # number of callpals executed
system.cpu05.kern.callpal::rti                     40      9.24%     93.53% # number of callpals executed
system.cpu05.kern.callpal::callsys                  5      1.15%     94.69% # number of callpals executed
system.cpu05.kern.callpal::rdunique                23      5.31%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  433                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      588                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     95     32.65%     32.65% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     8      2.75%     35.40% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    18      6.19%     41.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   170     58.42%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                291                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      95     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      8      3.76%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     18      8.45%     56.81% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     92     43.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 213                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             7715559000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3335500      0.04%     98.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              10742500      0.14%     98.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              82851000      1.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         7812488000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.541176                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                33                      
system.cpu05.kern.mode_good::user                  33                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.673469                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       3530754000     54.30%     54.30% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         2971322000     45.70%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.405309                       # Percentage of non-idle cycles
system.cpu05.numCycles                       15624976                       # number of cpu cycles simulated
system.cpu05.num_insts                        1735008                       # Number of instructions executed
system.cpu05.num_refs                          668516                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        21729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        21729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 18802.366040                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 15802.366040                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0         4485                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         4485                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency    324228000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.793594                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0        17244                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        17244                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency    272496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.793594                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses        17244                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        623877                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       623877                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 15680.474144                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 12680.474144                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0            616200                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        616200                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    120379000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.012305                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            7677                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         7677                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     97348000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.012305                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          7677                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        21714                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        21714                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  8434.995748                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 14285.904664                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         1723                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency    168624000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.920650                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0        19991                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        19991                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency    139359000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.449249                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         9755                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        59218                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        59218                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 15831.340394                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 12831.340394                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            50437                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        50437                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    139015000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.148283                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           8781                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         8781                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    112672000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.148283                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         8781                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4825000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               594.737613                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0         683095                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       683095                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 15760.967311                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 12760.967311                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0             666637                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         666637                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     259394000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.024093                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            16458                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        16458                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    210020000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.024093                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          16458                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.600282                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_%::1                -1.675643                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          614.688634                       # Average occupied blocks per context
system.cpu06.dcache.occ_blocks::1        -1715.858535                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0        683095                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       683095                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 15760.967311                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 12760.967311                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0            666637                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total        666637                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    259394000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.024093                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           16458                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        16458                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    210020000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.024093                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         16458                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4825000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  881                       # number of replacements
system.cpu06.dcache.sampled_refs                 1433                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse            -1101.169900                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 852259                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    481                       # number of writebacks
system.cpu06.dtb.data_accesses                 704391                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                     726476                       # DTB hits
system.cpu06.dtb.data_misses                       43                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                 631534                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                     645522                       # DTB read hits
system.cpu06.dtb.read_misses                       39                       # DTB read misses
system.cpu06.dtb.write_accesses                 72857                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                     80954                       # DTB write hits
system.cpu06.dtb.write_misses                       4                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       1597165                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1597165                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 24668.256722                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 21668.256722                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           1596012                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1596012                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     28442500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000722                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1153                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1153                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     24983500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000722                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1153                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              1046.613814                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        1597165                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1597165                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 24668.256722                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 21668.256722                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            1596012                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1596012                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      28442500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000722                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1153                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1153                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     24983500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000722                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1153                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       1597165                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1597165                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 24668.256722                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 21668.256722                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           1596012                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       1596012                       # number of overall hits
system.cpu06.icache.overall_miss_latency     28442500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000722                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1153                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1153                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     24983500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000722                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1153                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1153                       # number of replacements
system.cpu06.icache.sampled_refs                 1665                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                1742612                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.608721                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               1530970                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   1530944                       # ITB hits
system.cpu06.itb.fetch_misses                      26                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpctx                   9      2.96%      2.96% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 201     66.12%     69.08% # number of callpals executed
system.cpu06.kern.callpal::rdps                    19      6.25%     75.33% # number of callpals executed
system.cpu06.kern.callpal::rti                     46     15.13%     90.46% # number of callpals executed
system.cpu06.kern.callpal::callsys                  8      2.63%     93.09% # number of callpals executed
system.cpu06.kern.callpal::rdunique                21      6.91%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  304                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      409                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     92     32.51%     32.51% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     8      2.83%     35.34% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    28      9.89%     45.23% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   155     54.77%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                283                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      92     43.40%     43.40% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      8      3.77%     47.17% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     28     13.21%     60.38% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     84     39.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 212                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             7701920000     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3089500      0.04%     98.62% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              17467500      0.22%     98.85% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              90011000      1.15%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         7812488000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.541935                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                33                      
system.cpu06.kern.mode_good::user                  33                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              55                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       3549196000     54.95%     54.95% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         2909241000     45.05%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.391279                       # Percentage of non-idle cycles
system.cpu06.numCycles                       15624976                       # number of cpu cycles simulated
system.cpu06.num_insts                        1597122                       # Number of instructions executed
system.cpu06.num_refs                          726721                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        27547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        27547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 19886.942303                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 16886.942303                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         6142                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         6142                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency    425680000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.777036                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0        21405                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        21405                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency    361465000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.777036                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses        21405                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        669800                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       669800                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 16094.899016                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 13094.899016                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0            662076                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        662076                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    124317000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.011532                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            7724                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         7724                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    101145000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.011532                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          7724                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        27533                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        27533                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  9663.772478                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 17307.087253                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         1619                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency    250427000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.941198                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        25914                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        25914                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency    213431000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.447899                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        12332                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        56306                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        56306                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 15519.779209                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 12519.779209                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            47610                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        47610                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    134960000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.154442                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           8696                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         8696                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    108872000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.154442                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         8696                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      4601500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs              1410.829848                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         726106                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       726106                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 15790.316687                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 12790.316687                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             709686                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         709686                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     259277000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.022614                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            16420                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        16420                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    210017000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.022614                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          16420                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.558248                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -1.976846                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          571.645768                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1        -2024.290672                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        726106                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       726106                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 15790.316687                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 12790.316687                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            709686                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        709686                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    259277000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.022614                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           16420                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        16420                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    210017000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.022614                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         16420                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      4601500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  528                       # number of replacements
system.cpu07.dcache.sampled_refs                 1052                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse            -1452.644905                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1484193                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    257                       # number of writebacks
system.cpu07.dtb.data_accesses                 768775                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                     781187                       # DTB hits
system.cpu07.dtb.data_misses                       21                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                 690075                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     697317                       # DTB read hits
system.cpu07.dtb.read_misses                       19                       # DTB read misses
system.cpu07.dtb.write_accesses                 78700                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                     83870                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       1689793                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1689793                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19816.406250                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16816.406250                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           1689153                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1689153                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     12682500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000379                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             640                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          640                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     10762500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           640                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              1642.532986                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        1689793                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1689793                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19816.406250                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16816.406250                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            1689153                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1689153                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      12682500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000379                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              640                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          640                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     10762500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000379                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            640                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       1689793                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1689793                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19816.406250                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16816.406250                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           1689153                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       1689153                       # number of overall hits
system.cpu07.icache.overall_miss_latency     12682500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000379                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             640                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          640                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     10762500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000379                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           640                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  640                       # number of replacements
system.cpu07.icache.sampled_refs                 1152                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                1892198                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.569367                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               1658020                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   1658007                       # ITB hits
system.cpu07.itb.fetch_misses                      13                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpctx                   2      0.82%      0.82% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 175     72.02%     72.84% # number of callpals executed
system.cpu07.kern.callpal::rdps                    16      6.58%     79.42% # number of callpals executed
system.cpu07.kern.callpal::rti                     35     14.40%     93.83% # number of callpals executed
system.cpu07.kern.callpal::callsys                  1      0.41%     94.24% # number of callpals executed
system.cpu07.kern.callpal::rdunique                14      5.76%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  243                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      310                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     72     29.63%     29.63% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     8      3.29%     32.92% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    25     10.29%     43.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   138     56.79%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                243                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      72     41.86%     41.86% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      8      4.65%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     25     14.53%     61.05% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     67     38.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 172                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             7757334500     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3021000      0.04%     99.33% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              15279500      0.20%     99.53% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              36856000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         7812491000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.485507                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                25                      
system.cpu07.kern.mode_good::user                  25                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.675676                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       3504747000     51.60%     51.60% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         3287461000     48.40%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.430633                       # Percentage of non-idle cycles
system.cpu07.numCycles                       15624982                       # number of cpu cycles simulated
system.cpu07.num_insts                        1689772                       # Number of instructions executed
system.cpu07.num_refs                          781329                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        29957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        29957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 20032.480440                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 17032.480440                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         6312                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         6312                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    473668000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.789298                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        23645                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        23645                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency    402733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.789298                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        23645                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        703501                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       703501                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 15892.658930                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 12892.658930                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            695573                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        695573                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    125997000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.011269                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            7928                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         7928                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    102213000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.011269                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          7928                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        29944                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        29944                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  9203.708927                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 17306.004978                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         1580                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1580                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    261054000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.947235                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        28364                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        28364                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency    222486000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.429335                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        12856                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        56323                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        56323                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 15733.417489                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 12733.417489                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            47609                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        47609                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    137101000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.154715                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           8714                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         8714                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    110959000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.154715                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         8714                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4414000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs              1041.518286                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0         759824                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       759824                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 15809.277731                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 12809.277731                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0             743182                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         743182                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     263098000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.021902                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            16642                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        16642                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    213172000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.021902                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          16642                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.482631                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -2.230627                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          494.214560                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1        -2284.161940                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0        759824                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       759824                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 15809.277731                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 12809.277731                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0            743182                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total        743182                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    263098000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.021902                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           16642                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        16642                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    213172000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.021902                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         16642                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4414000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  498                       # number of replacements
system.cpu08.dcache.sampled_refs                  957                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse            -1789.947380                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 996733                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    225                       # number of writebacks
system.cpu08.dtb.data_accesses                 806955                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                     819725                       # DTB hits
system.cpu08.dtb.data_misses                       21                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                 725844                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     733428                       # DTB read hits
system.cpu08.dtb.read_misses                       19                       # DTB read misses
system.cpu08.dtb.write_accesses                 81111                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                     86297                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       1766849                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1766849                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 19442.660550                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 16442.660550                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           1766195                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1766195                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     12715500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000370                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0             654                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          654                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     10753500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses           654                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1646.693825                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        1766849                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1766849                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 19442.660550                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 16442.660550                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            1766195                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1766195                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      12715500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000370                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0              654                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          654                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     10753500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000370                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses            654                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       1766849                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1766849                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 19442.660550                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 16442.660550                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           1766195                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       1766195                       # number of overall hits
system.cpu08.icache.overall_miss_latency     12715500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000370                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0             654                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total          654                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     10753500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000370                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses           654                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                  654                       # number of replacements
system.cpu08.icache.sampled_refs                 1166                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1920045                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.547040                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               1734405                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   1734392                       # ITB hits
system.cpu08.itb.fetch_misses                      13                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                   2      0.81%      0.81% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 178     72.36%     73.17% # number of callpals executed
system.cpu08.kern.callpal::rdps                    16      6.50%     79.67% # number of callpals executed
system.cpu08.kern.callpal::rti                     35     14.23%     93.90% # number of callpals executed
system.cpu08.kern.callpal::callsys                  1      0.41%     94.31% # number of callpals executed
system.cpu08.kern.callpal::rdunique                14      5.69%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  246                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      313                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     74     30.08%     30.08% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     8      3.25%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    25     10.16%     43.50% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   139     56.50%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                246                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      74     42.29%     42.29% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      8      4.57%     46.86% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     25     14.29%     61.14% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     68     38.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 175                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             7756960000     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2775000      0.04%     99.32% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              14988000      0.19%     99.52% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              37776000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         7812499000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.489209                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                24                      
system.cpu08.kern.mode_good::user                  24                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                24                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.648649                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       3580351000     50.84%     50.84% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         3462643000     49.16%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.452960                       # Percentage of non-idle cycles
system.cpu08.numCycles                       15624998                       # number of cpu cycles simulated
system.cpu08.num_insts                        1766828                       # Number of instructions executed
system.cpu08.num_refs                          819867                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        32105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        32105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 19757.812810                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 16757.812810                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         6922                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         6922                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency    497561000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.784395                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        25183                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        25183                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency    422012000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.784395                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        25183                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        728424                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       728424                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 15793.819530                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 12793.819530                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0            720334                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        720334                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    127772000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.011106                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            8090                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         8090                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    103502000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.011106                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          8090                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        32091                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        32091                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  9681.021778                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 18164.888666                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         1556                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1556                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    295610000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.951513                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        30535                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        30535                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency    253709000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.435231                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        13967                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0        56228                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        56228                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 15791.895604                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 12791.895604                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0            47492                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        47492                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    137958000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.155367                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           8736                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         8736                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    111750000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.155367                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         8736                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4232500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               520.425000                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0         784652                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       784652                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 15792.820635                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 12792.820635                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0             767826                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         767826                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     265730000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.021444                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            16826                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        16826                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    215252000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.021444                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          16826                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.711990                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -1.912888                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          729.078244                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1        -1958.797798                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0        784652                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       784652                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 15792.820635                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 12792.820635                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0            767826                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total        767826                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    265730000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.021444                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           16826                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        16826                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    215252000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.021444                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         16826                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4232500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  613                       # number of replacements
system.cpu09.dcache.sampled_refs                 1280                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse            -1229.719554                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 666144                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    356                       # number of writebacks
system.cpu09.dtb.data_accesses                 836796                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                     848848                       # DTB hits
system.cpu09.dtb.data_misses                       21                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                 753529                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     760499                       # DTB read hits
system.cpu09.dtb.read_misses                       19                       # DTB read misses
system.cpu09.dtb.write_accesses                 83267                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                     88349                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       1824453                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      1824453                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 19051.617874                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 16051.617874                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           1823804                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       1823804                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     12364500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000356                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             649                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          649                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     10417500                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           649                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              1623.824289                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        1824453                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      1824453                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 19051.617874                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 16051.617874                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            1823804                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        1823804                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      12364500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000356                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              649                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          649                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     10417500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000356                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            649                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       1824453                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      1824453                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 19051.617874                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 16051.617874                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           1823804                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       1823804                       # number of overall hits
system.cpu09.icache.overall_miss_latency     12364500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000356                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             649                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          649                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     10417500                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000356                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           649                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  649                       # number of replacements
system.cpu09.icache.sampled_refs                 1161                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                1885260                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.528598                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               1793950                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   1793937                       # ITB hits
system.cpu09.itb.fetch_misses                      13                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpctx                   2      0.87%      0.87% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 163     70.56%     71.43% # number of callpals executed
system.cpu09.kern.callpal::rdps                    16      6.93%     78.35% # number of callpals executed
system.cpu09.kern.callpal::rti                     35     15.15%     93.51% # number of callpals executed
system.cpu09.kern.callpal::callsys                  1      0.43%     93.94% # number of callpals executed
system.cpu09.kern.callpal::rdunique                14      6.06%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  231                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      298                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     67     29.00%     29.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     8      3.46%     32.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    25     10.82%     43.29% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   131     56.71%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                231                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      67     41.88%     41.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      8      5.00%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     25     15.62%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     60     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             7759695500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2636000      0.03%     99.36% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              15866500      0.20%     99.56% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              34312000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         7812510000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.458015                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                23                      
system.cpu09.kern.mode_good::user                  23                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      15086210000     80.69%     80.69% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         3611339000     19.31%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.471402                       # Percentage of non-idle cycles
system.cpu09.numCycles                       15625020                       # number of cpu cycles simulated
system.cpu09.num_insts                        1824432                       # Number of instructions executed
system.cpu09.num_refs                          848987                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        33243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        33243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 20051.660788                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 17051.660788                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         6027                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         6027                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency    545726000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.818699                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0        27216                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        27216                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency    464078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.818699                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses        27216                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0        734574                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       734574                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 15120.478983                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 12120.478983                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0            726390                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        726390                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    123746000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.011141                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            8184                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         8184                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     99194000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.011141                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          8184                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0        33238                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        33238                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0  8527.885251                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 17040.656416                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         1447                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1447                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency    271110000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.956465                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0        31791                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        31791                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency    230526000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.407004                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses        13528                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        56545                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        56545                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 15381.953170                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 12381.953170                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            47790                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        47790                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    134669000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.154832                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           8755                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         8755                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    108404000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.154832                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         8755                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4240000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               493.341428                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0         791119                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       791119                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 15255.623118                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 12255.623118                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0             774180                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         774180                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     258415000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.021411                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            16939                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        16939                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    207598000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.021411                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          16939                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.706011                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_%::1                -2.154280                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          722.954863                       # Average occupied blocks per context
system.cpu10.dcache.occ_blocks::1        -2205.982718                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0        791119                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       791119                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 15255.623118                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 12255.623118                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0            774180                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total        774180                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    258415000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.021411                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           16939                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        16939                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    207598000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.021411                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         16939                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4240000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  750                       # number of replacements
system.cpu10.dcache.sampled_refs                 1359                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse            -1483.027855                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 670451                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    335                       # number of writebacks
system.cpu10.dtb.data_accesses                 844439                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                     857599                       # DTB hits
system.cpu10.dtb.data_misses                       21                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                 760023                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     767787                       # DTB read hits
system.cpu10.dtb.read_misses                       19                       # DTB read misses
system.cpu10.dtb.write_accesses                 84416                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                     89812                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       1844112                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1844112                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 18151.595745                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 15151.595745                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           1843360                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1843360                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     13650000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000408                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             752                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          752                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     11394000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           752                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              1691.371338                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        1844112                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1844112                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 18151.595745                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 15151.595745                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            1843360                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1843360                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      13650000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000408                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              752                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          752                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     11394000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000408                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            752                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.998750                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          511.359827                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       1844112                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1844112                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 18151.595745                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 15151.595745                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           1843360                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       1843360                       # number of overall hits
system.cpu10.icache.overall_miss_latency     13650000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000408                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             752                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          752                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     11394000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000408                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           752                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  751                       # number of replacements
system.cpu10.icache.sampled_refs                 1263                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              511.359827                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2136202                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle         2435525091000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.522949                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses               1809326                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                   1809313                       # ITB hits
system.cpu10.itb.fetch_misses                      13                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpctx                   2      0.83%      0.83% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 173     71.78%     72.61% # number of callpals executed
system.cpu10.kern.callpal::rdps                    16      6.64%     79.25% # number of callpals executed
system.cpu10.kern.callpal::rti                     35     14.52%     93.78% # number of callpals executed
system.cpu10.kern.callpal::callsys                  1      0.41%     94.19% # number of callpals executed
system.cpu10.kern.callpal::rdunique                14      5.81%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  241                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      308                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     70     29.05%     29.05% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     8      3.32%     32.37% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    25     10.37%     42.74% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   138     57.26%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                241                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      70     42.42%     42.42% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      8      4.85%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     25     15.15%     62.42% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     62     37.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 165                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             7759701000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2901000      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              15107000      0.19%     99.55% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              34797000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         7812506000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.449275                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                23                      
system.cpu10.kern.mode_good::user                  23                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      15009847000     80.44%     80.44% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         3650131000     19.56%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.477051                       # Percentage of non-idle cycles
system.cpu10.numCycles                       15625012                       # number of cpu cycles simulated
system.cpu10.num_insts                        1844091                       # Number of instructions executed
system.cpu10.num_refs                          857741                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        33602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        33602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19948.099063                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16948.099063                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0         6589                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         6589                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency    538858000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.803910                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0        27013                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        27013                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency    457819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.803910                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses        27013                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        744568                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       744568                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 15233.810332                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 12233.810332                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0            736322                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        736322                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    125618000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.011075                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            8246                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         8246                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    100880000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.011075                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          8246                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0        33598                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        33598                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0  9004.193198                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 17640.085440                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         1403                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1403                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency    289890000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.958242                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0        32195                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        32195                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency    247755000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.418031                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses        14045                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        56508                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        56508                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 15566.011878                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 12566.011878                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            47752                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        47752                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    136296000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.154952                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           8756                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         8756                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    110028000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.154952                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         8756                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4410500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               485.013828                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0         801076                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       801076                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 15404.893542                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 12404.893542                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0             784074                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         784074                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     261914000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.021224                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            17002                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        17002                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    210908000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.021224                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          17002                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.720565                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -2.172688                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          737.858515                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1        -2224.832649                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0        801076                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       801076                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 15404.893542                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 12404.893542                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0            784074                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total        784074                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    261914000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.021224                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           17002                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        17002                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    210908000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.021224                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         17002                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4410500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  747                       # number of replacements
system.cpu11.dcache.sampled_refs                 1374                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse            -1486.974134                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 666409                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    267                       # number of writebacks
system.cpu11.dtb.data_accesses                 855293                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                     868276                       # DTB hits
system.cpu11.dtb.data_misses                       21                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                 770512                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     778140                       # DTB read hits
system.cpu11.dtb.read_misses                       19                       # DTB read misses
system.cpu11.dtb.write_accesses                 84781                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                     90136                       # DTB write hits
system.cpu11.dtb.write_misses                       2                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       1865134                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1865134                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17574.927954                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14574.927954                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           1864440                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1864440                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     12197000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.000372                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             694                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          694                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     10115000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           694                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              1589.798507                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        1865134                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1865134                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17574.927954                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14574.927954                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            1864440                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1864440                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      12197000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.000372                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              694                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          694                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     10115000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.000372                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            694                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       1865134                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1865134                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17574.927954                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14574.927954                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           1864440                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       1864440                       # number of overall hits
system.cpu11.icache.overall_miss_latency     12197000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.000372                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             694                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          694                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     10115000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.000372                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           694                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  694                       # number of replacements
system.cpu11.icache.sampled_refs                 1206                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu11.icache.total_refs                1917297                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.517139                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses               1830987                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                   1830974                       # ITB hits
system.cpu11.itb.fetch_misses                      13                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpctx                   2      0.85%      0.85% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 168     71.19%     72.03% # number of callpals executed
system.cpu11.kern.callpal::rdps                    16      6.78%     78.81% # number of callpals executed
system.cpu11.kern.callpal::rti                     35     14.83%     93.64% # number of callpals executed
system.cpu11.kern.callpal::callsys                  1      0.42%     94.07% # number of callpals executed
system.cpu11.kern.callpal::rdunique                14      5.93%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  236                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      303                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     68     28.81%     28.81% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     8      3.39%     32.20% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    25     10.59%     42.80% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   135     57.20%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                236                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      68     42.50%     42.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      8      5.00%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     25     15.62%     63.12% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     59     36.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             7759600500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2817000      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              15505500      0.20%     99.56% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              34610000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         7812533000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.437037                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                22                      
system.cpu11.kern.mode_good::user                  22                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.594595                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      10101865000     73.21%     73.21% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user         3697517000     26.79%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.482861                       # Percentage of non-idle cycles
system.cpu11.numCycles                       15625066                       # number of cpu cycles simulated
system.cpu11.num_insts                        1865113                       # Number of instructions executed
system.cpu11.num_refs                          868415                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        34285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        34285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 19885.365854                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 16885.365854                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0         6405                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         6405                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency    554404000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.813184                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0        27880                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        27880                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency    470764000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.813184                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses        27880                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        747398                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       747398                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 15310.025897                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 12310.025897                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0            739289                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        739289                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    124149000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.010850                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            8109                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         8109                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     99822000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.010850                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          8109                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0        34271                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        34271                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0  8673.219720                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 17237.307392                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         1411                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1411                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency    285002000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.958828                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0        32860                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        32860                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency    242753000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.410931                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses        14083                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        56352                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        56352                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 15221.130782                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 12221.130782                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            47597                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        47597                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    133261000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.155363                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           8755                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         8755                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    106996000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.155363                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         8755                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      4311000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs              1133.795614                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0         803750                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       803750                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 15263.875712                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 12263.875712                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0             786886                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         786886                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     257410000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.020982                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            16864                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        16864                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    206818000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.020982                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          16864                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.626567                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -2.179805                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          641.604434                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1        -2232.120147                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0        803750                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       803750                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 15263.875712                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 12263.875712                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0            786886                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total        786886                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    257410000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.020982                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           16864                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        16864                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    206818000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.020982                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         16864                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      4311000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  564                       # number of replacements
system.cpu12.dcache.sampled_refs                 1140                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse            -1590.515713                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1292527                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    246                       # number of writebacks
system.cpu12.dtb.data_accesses                 859788                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                     872306                       # DTB hits
system.cpu12.dtb.data_misses                       21                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                 774350                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     781653                       # DTB read hits
system.cpu12.dtb.read_misses                       19                       # DTB read misses
system.cpu12.dtb.write_accesses                 85438                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                     90653                       # DTB write hits
system.cpu12.dtb.write_misses                       2                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       1871309                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1871309                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16696.734059                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13696.734059                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           1870666                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1870666                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     10736000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.000344                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             643                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          643                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      8807000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.000344                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           643                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              2316.919130                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        1871309                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1871309                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16696.734059                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13696.734059                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            1870666                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1870666                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      10736000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.000344                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              643                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          643                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      8807000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.000344                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            643                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.990234                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 507                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       1871309                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1871309                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16696.734059                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13696.734059                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           1870666                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       1870666                       # number of overall hits
system.cpu12.icache.overall_miss_latency     10736000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.000344                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             643                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          643                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      8807000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.000344                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           643                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  643                       # number of replacements
system.cpu12.icache.sampled_refs                 1150                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     507                       # Cycle average of tags in use
system.cpu12.icache.total_refs                2664457                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.515341                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses               1839966                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                   1839953                       # ITB hits
system.cpu12.itb.fetch_misses                      13                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpctx                   2      0.85%      0.85% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 167     71.06%     71.91% # number of callpals executed
system.cpu12.kern.callpal::rdps                    16      6.81%     78.72% # number of callpals executed
system.cpu12.kern.callpal::rti                     35     14.89%     93.62% # number of callpals executed
system.cpu12.kern.callpal::callsys                  1      0.43%     94.04% # number of callpals executed
system.cpu12.kern.callpal::rdunique                14      5.96%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  235                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      302                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     70     29.79%     29.79% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     8      3.40%     33.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    25     10.64%     43.83% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   132     56.17%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                235                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      70     42.94%     42.94% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      8      4.91%     47.85% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     25     15.34%     63.19% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     60     36.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 163                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             7759602000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2702000      0.03%     99.36% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              15920000      0.20%     99.56% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              34285000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         7812509000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.454545                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                21                      
system.cpu12.kern.mode_good::user                  21                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.567568                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel      10817228000     74.44%     74.44% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         3714549000     25.56%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.484659                       # Percentage of non-idle cycles
system.cpu12.numCycles                       15625018                       # number of cpu cycles simulated
system.cpu12.num_insts                        1871288                       # Number of instructions executed
system.cpu12.num_refs                          872446                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        33962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        33962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 20045.658979                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 17045.658979                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         6169                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         6169                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency    557129000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.818356                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        27793                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        27793                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency    473750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.818356                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        27793                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        748830                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       748830                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 15136.515395                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 12136.515395                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0            740743                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        740743                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    122409000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.010800                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0            8087                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         8087                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency     98148000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.010800                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses          8087                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        33942                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        33942                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  8493.794925                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 16939.929329                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         1388                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1388                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency    276507000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.959107                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        32554                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        32554                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency    234906000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.408550                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        13867                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0        56249                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        56249                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 15046.516931                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 12046.516931                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0            47478                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        47478                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    131973000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.155932                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           8771                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         8771                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    105660000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.155932                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         8771                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      4213500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               614.054869                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0         805079                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       805079                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 15089.690355                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 12089.690355                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0             788221                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         788221                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     254382000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.020940                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            16858                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        16858                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    203808000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.020940                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          16858                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.713084                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -2.207688                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          730.197593                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1        -2260.672354                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0        805079                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       805079                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 15089.690355                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 12089.690355                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0            788221                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total        788221                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    254382000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.020940                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           16858                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        16858                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    203808000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.020940                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         16858                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      4213500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  657                       # number of replacements
system.cpu13.dcache.sampled_refs                 1294                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse            -1530.474761                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 794587                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    290                       # number of writebacks
system.cpu13.dtb.data_accesses                 860810                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                     872984                       # DTB hits
system.cpu13.dtb.data_misses                       21                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                 775690                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     782762                       # DTB read hits
system.cpu13.dtb.read_misses                       19                       # DTB read misses
system.cpu13.dtb.write_accesses                 85120                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                     90222                       # DTB write hits
system.cpu13.dtb.write_misses                       2                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       1872318                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1872318                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17112.408759                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14112.408759                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           1871633                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1871633                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     11722000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000366                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             685                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          685                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      9667000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           685                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              1735.137845                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        1872318                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1872318                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17112.408759                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14112.408759                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            1871633                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1871633                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      11722000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000366                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              685                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          685                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      9667000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000366                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            685                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       1872318                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1872318                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17112.408759                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14112.408759                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           1871633                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       1871633                       # number of overall hits
system.cpu13.icache.overall_miss_latency     11722000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000366                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             685                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          685                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      9667000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000366                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           685                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  685                       # number of replacements
system.cpu13.icache.sampled_refs                 1197                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                2076960                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.516101                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               1842017                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   1842004                       # ITB hits
system.cpu13.itb.fetch_misses                      13                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpctx                   2      0.85%      0.85% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 168     71.19%     72.03% # number of callpals executed
system.cpu13.kern.callpal::rdps                    16      6.78%     78.81% # number of callpals executed
system.cpu13.kern.callpal::rti                     35     14.83%     93.64% # number of callpals executed
system.cpu13.kern.callpal::callsys                  1      0.42%     94.07% # number of callpals executed
system.cpu13.kern.callpal::rdunique                14      5.93%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  236                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      303                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     70     29.66%     29.66% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     8      3.39%     33.05% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    25     10.59%     43.64% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   133     56.36%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                236                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      70     43.21%     43.21% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      8      4.94%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     25     15.43%     63.58% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     59     36.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             7759778500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2665000      0.03%     99.36% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              16088500      0.21%     99.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              33978000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         7812510000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.443609                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                20                      
system.cpu13.kern.mode_good::user                  20                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.540541                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel      10085463000     73.12%     73.12% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         3708446000     26.88%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.483899                       # Percentage of non-idle cycles
system.cpu13.numCycles                       15625020                       # number of cpu cycles simulated
system.cpu13.num_insts                        1872297                       # Number of instructions executed
system.cpu13.num_refs                          873125                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        33811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        33811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 20087.176317                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 17087.176317                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         6315                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         6315                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency    552317000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.813226                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        27496                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        27496                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency    469829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.813226                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        27496                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        742315                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       742315                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 15393.357934                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 12393.357934                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0            734185                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        734185                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    125148000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.010952                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0            8130                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         8130                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    100758000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.010952                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses          8130                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        33801                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        33801                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  8751.237011                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 17495.400884                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         1465                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1465                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency    282980000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.956658                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        32336                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        32336                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency    241559000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.408479                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        13807                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0        56213                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        56213                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 15110.567069                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 12110.567069                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0            47431                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        47431                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    132701000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.156227                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           8782                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         8782                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    106355000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.156227                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         8782                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      4202000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               561.003175                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0         798528                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       798528                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 15246.511353                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 12246.511353                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0             781616                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         781616                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     257849000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.021179                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            16912                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        16912                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    207113000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.021179                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          16912                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.710099                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_%::1                -2.130119                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          727.141487                       # Average occupied blocks per context
system.cpu14.dcache.occ_blocks::1        -2181.241727                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0        798528                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       798528                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 15246.511353                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 12246.511353                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0            781616                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total        781616                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    257849000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.021179                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           16912                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        16912                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    207113000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.021179                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         16912                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      4202000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  625                       # number of replacements
system.cpu14.dcache.sampled_refs                 1260                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse            -1454.100240                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 706864                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    290                       # number of writebacks
system.cpu14.dtb.data_accesses                 854056                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                     866140                       # DTB hits
system.cpu14.dtb.data_misses                       21                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                 769081                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     776096                       # DTB read hits
system.cpu14.dtb.read_misses                       19                       # DTB read misses
system.cpu14.dtb.write_accesses                 84975                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                     90044                       # DTB write hits
system.cpu14.dtb.write_misses                       2                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       1858333                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1858333                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 16371.257485                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 13371.257485                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           1857665                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1857665                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     10936000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000359                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0             668                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          668                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency      8932000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses           668                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              1615.394915                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        1858333                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1858333                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 16371.257485                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 13371.257485                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            1857665                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1857665                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      10936000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000359                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0              668                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          668                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency      8932000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000359                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses            668                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       1858333                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1858333                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 16371.257485                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 13371.257485                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           1857665                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       1857665                       # number of overall hits
system.cpu14.icache.overall_miss_latency     10936000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000359                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0             668                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total          668                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency      8932000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000359                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses           668                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                  668                       # number of replacements
system.cpu14.icache.sampled_refs                 1180                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1906166                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.518167                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               1828462                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   1828449                       # ITB hits
system.cpu14.itb.fetch_misses                      13                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpctx                   2      0.87%      0.87% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 163     70.56%     71.43% # number of callpals executed
system.cpu14.kern.callpal::rdps                    16      6.93%     78.35% # number of callpals executed
system.cpu14.kern.callpal::rti                     35     15.15%     93.51% # number of callpals executed
system.cpu14.kern.callpal::callsys                  1      0.43%     93.94% # number of callpals executed
system.cpu14.kern.callpal::rdunique                14      6.06%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  231                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      298                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     68     29.44%     29.44% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     8      3.46%     32.90% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    25     10.82%     43.72% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   130     56.28%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                231                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      68     43.31%     43.31% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      8      5.10%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     25     15.92%     64.33% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     56     35.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 157                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             7757801000     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2747000      0.04%     99.33% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              19602000      0.25%     99.59% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              32359000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         7812509000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.430769                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                19                      
system.cpu14.kern.mode_good::user                  19                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.513514                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel       8465966000     69.63%     69.63% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         3692212000     30.37%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.481833                       # Percentage of non-idle cycles
system.cpu14.numCycles                       15625018                       # number of cpu cycles simulated
system.cpu14.num_insts                        1858312                       # Number of instructions executed
system.cpu14.num_refs                          866281                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        33387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        33387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 19940.162686                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 16940.162686                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0         6464                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         6464                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency    536849000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.806392                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        26923                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        26923                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency    456080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.806392                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        26923                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        738471                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       738471                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 15305.231144                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 12305.231144                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0            730251                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        730251                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    125809000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.011131                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0            8220                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         8220                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    101149000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.011131                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses          8220                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        33379                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        33379                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  8818.233065                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 17264.483627                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         1448                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1448                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency    281575000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.956619                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        31931                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        31931                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency    239890000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.416280                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        13895                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        56832                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        56832                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 15726.427772                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 12726.427772                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            47902                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        47902                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    140437000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.157130                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           8930                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         8930                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    113647000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.157130                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         8930                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      4304500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               520.392302                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0         795303                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       795303                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 15524.548105                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 12524.548105                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0             778153                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         778153                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     266246000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.021564                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            17150                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        17150                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    214796000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.021564                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          17150                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.759746                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_%::1                -2.047677                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          777.979554                       # Average occupied blocks per context
system.cpu15.dcache.occ_blocks::1        -2096.821176                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0        795303                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       795303                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 15524.548105                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 12524.548105                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0            778153                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total        778153                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    266246000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.021564                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           17150                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        17150                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    214796000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.021564                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         17150                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      4304500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  787                       # number of replacements
system.cpu15.dcache.sampled_refs                 1481                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse            -1318.841622                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 770701                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    367                       # number of writebacks
system.cpu15.dtb.data_accesses                 848469                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                     862069                       # DTB hits
system.cpu15.dtb.data_misses                       21                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                 763939                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     771828                       # DTB read hits
system.cpu15.dtb.read_misses                       19                       # DTB read misses
system.cpu15.dtb.write_accesses                 84530                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                     90241                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       1851971                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1851971                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16470.332851                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13470.332851                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           1851280                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1851280                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     11381000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000373                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0             691                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          691                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency      9308000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000373                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses           691                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              1710.290108                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        1851971                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1851971                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16470.332851                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13470.332851                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            1851280                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1851280                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      11381000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000373                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0              691                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          691                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency      9308000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000373                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses            691                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       1851971                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1851971                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16470.332851                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13470.332851                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           1851280                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       1851280                       # number of overall hits
system.cpu15.icache.overall_miss_latency     11381000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000373                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0             691                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total          691                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency      9308000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000373                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses           691                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  691                       # number of replacements
system.cpu15.icache.sampled_refs                 1203                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu15.icache.total_refs                2057479                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.520482                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               1818267                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   1818254                       # ITB hits
system.cpu15.itb.fetch_misses                      13                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpctx                   2      0.59%      0.59% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 272     80.00%     80.59% # number of callpals executed
system.cpu15.kern.callpal::rdps                    16      4.71%     85.29% # number of callpals executed
system.cpu15.kern.callpal::rti                     35     10.29%     95.59% # number of callpals executed
system.cpu15.kern.callpal::callsys                  1      0.29%     95.88% # number of callpals executed
system.cpu15.kern.callpal::rdunique                14      4.12%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  340                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      407                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     99     29.12%     29.12% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     8      2.35%     31.47% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    49     14.41%     45.88% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   184     54.12%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      99     37.22%     37.22% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      8      3.01%     40.23% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     49     18.42%     58.65% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    110     41.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 266                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             7743974500     99.14%     99.14% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2826000      0.04%     99.17% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              28042500      0.36%     99.53% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              36576000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         7811419000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.597826                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                18                      
system.cpu15.kern.mode_good::user                  18                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                18                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.486486                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       8412437000     69.69%     69.69% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         3658589000     30.31%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.479518                       # Percentage of non-idle cycles
system.cpu15.numCycles                       15622838                       # number of cpu cycles simulated
system.cpu15.num_insts                        1851950                       # Number of instructions executed
system.cpu15.num_refs                          862234                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                        16                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  3855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                  2034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                 13927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  5250559.471366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  5273792.035398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  309176.913100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  585976.892822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  85580.311625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  1900920.255183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  5115351.931330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  6019580.808081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  6207692.708333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  6143695.876289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 6050137.055838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 6175528.497409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 6112189.743590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 5785810.679612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 6207692.708333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 5368815.315315                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40006.108735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1191877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    3855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                    2034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                   13927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22918                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       916860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0      100.960352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1      101.407080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        5.945006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       11.267453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        1.645581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       36.551834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       98.360515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      115.747475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      119.364583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      118.134021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     116.335025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     118.746114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     117.528205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     111.252427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     119.364583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     103.234234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 22918                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1273                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   10887                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    6795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   27442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    3214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                     930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   1029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    965                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   1031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               61246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    4336389.380531                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    16333733.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    215959.453504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    487089.463221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    97728.759473                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    757360.123648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    2592656.084656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7        19600480                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    16333733.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    28824235.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   25790105.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   25790105.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   40834333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   37693230.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   37693230.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       24500600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40003.115265                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1309                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        1243                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        8618                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        5789                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       22428                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        2567                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1412                       # number of ReadReq hits
system.l2.ReadReq_hits::7                         900                       # number of ReadReq hits
system.l2.ReadReq_hits::8                         900                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         912                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       1010                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        973                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        880                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        952                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        906                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       1011                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   51810                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              490012000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.079466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.023566                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.208414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.148050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.182713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.201307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.118051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.027027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.032258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.018299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.018465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.019153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.013453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.013472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.014146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.019399                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       113                       # number of ReadReq misses
system.l2.ReadReq_misses::1                        30                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2269                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      1006                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      5014                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       647                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       189                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        25                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        30                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        17                       # number of ReadReq misses
system.l2.ReadReq_misses::10                       19                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       19                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       12                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       20                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9436                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       127                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         372389000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          6.546414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          7.312647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.855056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.369978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          0.339225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          2.896391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          5.814491                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         10.063784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         10.009677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         10.020452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         9.046647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.384073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        10.436099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         9.646632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        10.129489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         9.029098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    9309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     22646500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                 2122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 2210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 3105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 2437                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 4343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 1908                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 2216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 2310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 2178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                2081                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                2207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                2037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                2051                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                2221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            37901                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 130154.099906                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 124971.493213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 88949.114332                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 113330.734510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 63593.598895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 144752.096436                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 124633.122744                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 113191.393443                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 119561.471861                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 126807.621671                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 132718.404613                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 125141.368373                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 135585.174276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 135718.427518                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 134659.678206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 124352.543899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40009.867814                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           276187000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                   2122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   2210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   3105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   2437                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   4343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   1908                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   2216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2440                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   2310                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   2178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  2081                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  2207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  2037                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2035                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  2051                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  2221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              37901                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1516414000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      17.860980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      17.149774                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      12.206441                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      15.552318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       8.726917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      19.864256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      17.103339                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      15.533197                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      16.407359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      17.401745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     18.212878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     17.173086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     18.606284                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     18.624570                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     18.479278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     17.064836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                37901                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    111101000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 28615                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28615                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     28615                       # number of Writeback hits
system.l2.Writeback_hits::total                 28615                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                          13.934470                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1649                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     1499                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    14742                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     8829                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    41369                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     3841                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1834                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1122                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1226                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    1185                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    1087                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    1171                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1253                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84164                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     4946732.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     6569878.906250                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     274638.961463                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     553252.960526                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     88796.209281                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     1320164.050235                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     3985518.957346                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     7542103.139013                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     7576076.576577                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     7971037.914692                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    7786523.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    7933438.679245                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    8125067.632850                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    7679858.447489                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    8204336.585366                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    6949954.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40005.244050                       # average overall mshr miss latency
system.l2.demand_hits::0                         1309                       # number of demand (read+write) hits
system.l2.demand_hits::1                         1243                       # number of demand (read+write) hits
system.l2.demand_hits::2                         8618                       # number of demand (read+write) hits
system.l2.demand_hits::3                         5789                       # number of demand (read+write) hits
system.l2.demand_hits::4                        22428                       # number of demand (read+write) hits
system.l2.demand_hits::5                         2567                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1412                       # number of demand (read+write) hits
system.l2.demand_hits::7                          900                       # number of demand (read+write) hits
system.l2.demand_hits::8                          900                       # number of demand (read+write) hits
system.l2.demand_hits::9                          912                       # number of demand (read+write) hits
system.l2.demand_hits::10                        1010                       # number of demand (read+write) hits
system.l2.demand_hits::11                         973                       # number of demand (read+write) hits
system.l2.demand_hits::12                         880                       # number of demand (read+write) hits
system.l2.demand_hits::13                         952                       # number of demand (read+write) hits
system.l2.demand_hits::14                         906                       # number of demand (read+write) hits
system.l2.demand_hits::15                        1011                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51810                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1681889000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.206186                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.170781                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.415412                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.344320                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.457855                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.331684                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.230098                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.198575                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.197861                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.187890                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.176183                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.178903                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.190432                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.187020                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.184518                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.193136                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        340                       # number of demand (read+write) misses
system.l2.demand_misses::1                        256                       # number of demand (read+write) misses
system.l2.demand_misses::2                       6124                       # number of demand (read+write) misses
system.l2.demand_misses::3                       3040                       # number of demand (read+write) misses
system.l2.demand_misses::4                      18941                       # number of demand (read+write) misses
system.l2.demand_misses::5                       1274                       # number of demand (read+write) misses
system.l2.demand_misses::6                        422                       # number of demand (read+write) misses
system.l2.demand_misses::7                        223                       # number of demand (read+write) misses
system.l2.demand_misses::8                        222                       # number of demand (read+write) misses
system.l2.demand_misses::9                        211                       # number of demand (read+write) misses
system.l2.demand_misses::10                       216                       # number of demand (read+write) misses
system.l2.demand_misses::11                       212                       # number of demand (read+write) misses
system.l2.demand_misses::12                       207                       # number of demand (read+write) misses
system.l2.demand_misses::13                       219                       # number of demand (read+write) misses
system.l2.demand_misses::14                       205                       # number of demand (read+write) misses
system.l2.demand_misses::15                       242                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32354                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1289249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          19.543360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          21.498999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           2.186067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.650130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           0.779013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           8.390263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          17.571974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          28.697240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          28.722816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          28.697240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         26.286297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         27.195781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         29.647654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         27.520922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         29.007201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         25.719872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    32227                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.022724                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.006975                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.059905                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.018905                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.038785                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.012021                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.005360                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.004460                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.000887                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.004899                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.000590                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.002621                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002913                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.000957                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.007778                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.001350                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.374555                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    744.635984                       # Average occupied blocks per context
system.l2.occ_blocks::1                    228.565662                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1962.979250                       # Average occupied blocks per context
system.l2.occ_blocks::3                    619.482153                       # Average occupied blocks per context
system.l2.occ_blocks::4                   1270.894281                       # Average occupied blocks per context
system.l2.occ_blocks::5                    393.918323                       # Average occupied blocks per context
system.l2.occ_blocks::6                    175.640757                       # Average occupied blocks per context
system.l2.occ_blocks::7                    146.144044                       # Average occupied blocks per context
system.l2.occ_blocks::8                     29.067450                       # Average occupied blocks per context
system.l2.occ_blocks::9                    160.529596                       # Average occupied blocks per context
system.l2.occ_blocks::10                    19.333327                       # Average occupied blocks per context
system.l2.occ_blocks::11                    85.869231                       # Average occupied blocks per context
system.l2.occ_blocks::12                    95.441858                       # Average occupied blocks per context
system.l2.occ_blocks::13                    31.363847                       # Average occupied blocks per context
system.l2.occ_blocks::14                   254.882655                       # Average occupied blocks per context
system.l2.occ_blocks::15                    44.222815                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12273.432747                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1649                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    1499                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   14742                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    8829                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   41369                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    3841                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1834                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1122                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1226                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   1185                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   1087                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   1171                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1253                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84164                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    4946732.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    6569878.906250                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    274638.961463                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    553252.960526                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    88796.209281                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    1320164.050235                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    3985518.957346                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    7542103.139013                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    7576076.576577                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    7971037.914692                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   7786523.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   7933438.679245                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   8125067.632850                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   7679858.447489                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   8204336.585366                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   6949954.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40005.244050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1309                       # number of overall hits
system.l2.overall_hits::1                        1243                       # number of overall hits
system.l2.overall_hits::2                        8618                       # number of overall hits
system.l2.overall_hits::3                        5789                       # number of overall hits
system.l2.overall_hits::4                       22428                       # number of overall hits
system.l2.overall_hits::5                        2567                       # number of overall hits
system.l2.overall_hits::6                        1412                       # number of overall hits
system.l2.overall_hits::7                         900                       # number of overall hits
system.l2.overall_hits::8                         900                       # number of overall hits
system.l2.overall_hits::9                         912                       # number of overall hits
system.l2.overall_hits::10                       1010                       # number of overall hits
system.l2.overall_hits::11                        973                       # number of overall hits
system.l2.overall_hits::12                        880                       # number of overall hits
system.l2.overall_hits::13                        952                       # number of overall hits
system.l2.overall_hits::14                        906                       # number of overall hits
system.l2.overall_hits::15                       1011                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   51810                       # number of overall hits
system.l2.overall_miss_latency             1681889000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.206186                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.170781                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.415412                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.344320                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.457855                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.331684                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.230098                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.198575                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.197861                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.187890                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.176183                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.178903                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.190432                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.187020                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.184518                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.193136                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       340                       # number of overall misses
system.l2.overall_misses::1                       256                       # number of overall misses
system.l2.overall_misses::2                      6124                       # number of overall misses
system.l2.overall_misses::3                      3040                       # number of overall misses
system.l2.overall_misses::4                     18941                       # number of overall misses
system.l2.overall_misses::5                      1274                       # number of overall misses
system.l2.overall_misses::6                       422                       # number of overall misses
system.l2.overall_misses::7                       223                       # number of overall misses
system.l2.overall_misses::8                       222                       # number of overall misses
system.l2.overall_misses::9                       211                       # number of overall misses
system.l2.overall_misses::10                      216                       # number of overall misses
system.l2.overall_misses::11                      212                       # number of overall misses
system.l2.overall_misses::12                      207                       # number of overall misses
system.l2.overall_misses::13                      219                       # number of overall misses
system.l2.overall_misses::14                      205                       # number of overall misses
system.l2.overall_misses::15                      242                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 32354                       # number of overall misses
system.l2.overall_mshr_hits                       127                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1289249000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         19.543360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         21.498999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          2.186067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.650130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          0.779013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          8.390263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         17.571974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         28.697240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         28.722816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         28.697240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        26.286297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        27.195781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        29.647654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        27.520922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        29.007201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        25.719872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   32227                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    133747500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          21873                       # number of replacements
system.l2.sampled_refs                          40989                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18536.403981                       # Cycle average of tags in use
system.l2.total_refs                           571160                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            13198                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------
