

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Fri Mar  1 18:54:03 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        gemmhls_int
    * Solution:       base_int (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +---------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ matrix_mult  |     -|  0.96|     2057|  2.057e+04|         -|     2058|     -|        no|     -|  8 (3%)|  376 (~0%)|  1264 (2%)|    -|
    | o Row_Col     |    II|  7.30|     2055|  2.055e+04|        16|        8|   256|       yes|     -|       -|          -|          -|    -|
    +---------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_address0    | 8        |
| a_address1    | 8        |
| a_q0          | 8        |
| a_q1          | 8        |
| b_address0    | 8        |
| b_address1    | 8        |
| b_q0          | 8        |
| b_q1          | 8        |
| prod_address0 | 8        |
| prod_d0       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | in        | ap_uint<8>*  |
| b        | in        | ap_uint<8>*  |
| prod     | out       | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_q0          | port    |          |
| a        | a_address1    | port    | offset   |
| a        | a_ce1         | port    |          |
| a        | a_q1          | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_q0          | port    |          |
| b        | b_address1    | port    | offset   |
| b        | b_ce1         | port    |          |
| b        | b_q1          | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+---------------+-----+--------+---------+
| + matrix_mult                        | 8   |        |               |     |        |         |
|   add_ln14_1_fu_508_p2               | -   |        | add_ln14_1    | add | fabric | 0       |
|   add_ln14_fu_517_p2                 | -   |        | add_ln14      | add | fabric | 0       |
|   add_ln232_fu_927_p2                | -   |        | add_ln232     | add | fabric | 0       |
|   add_ln232_1_fu_591_p2              | -   |        | add_ln232_1   | add | fabric | 0       |
|   add_ln232_2_fu_602_p2              | -   |        | add_ln232_2   | add | fabric | 0       |
|   add_ln232_3_fu_638_p2              | -   |        | add_ln232_3   | add | fabric | 0       |
|   add_ln232_4_fu_649_p2              | -   |        | add_ln232_4   | add | fabric | 0       |
|   add_ln232_5_fu_682_p2              | -   |        | add_ln232_5   | add | fabric | 0       |
|   add_ln17_fu_946_p2                 | -   |        | add_ln17      | add | fabric | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U16 | 1   |        | mul_ln1540    | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U8              | -   |        | mul_ln1540_1  | mul | auto   | 0       |
|   mul_8ns_8ns_16_1_1_U1              | -   |        | mul_ln1540_2  | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U9  | 1   |        | mul_ln1540_3  | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U2              | -   |        | mul_ln1540_4  | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U10 | 1   |        | mul_ln1540_5  | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U3              | -   |        | mul_ln1540_6  | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U11 | 1   |        | mul_ln1540_7  | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U4              | -   |        | mul_ln1540_8  | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U12 | 1   |        | mul_ln1540_9  | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U5              | -   |        | mul_ln1540_10 | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U13 | 1   |        | mul_ln1540_11 | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U6              | -   |        | mul_ln1540_12 | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U14 | 1   |        | mul_ln1540_13 | mul | dsp48  | 3       |
|   mul_8ns_8ns_16_1_1_U7              | -   |        | mul_ln1540_14 | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U15 | 1   |        | mul_ln1540_15 | mul | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U16 | 1   |        | add_ln886     | add | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U9  | 1   |        | add_ln886_1   | add | dsp48  | 3       |
|   add_ln886_2_fu_1194_p2             | -   |        | add_ln886_2   | add | fabric | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U10 | 1   |        | add_ln886_3   | add | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U11 | 1   |        | add_ln886_4   | add | dsp48  | 3       |
|   add_ln886_5_fu_1063_p2             | -   |        | add_ln886_5   | add | fabric | 0       |
|   add_ln886_6_fu_1207_p2             | -   |        | add_ln886_6   | add | fabric | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U12 | 1   |        | add_ln886_7   | add | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U13 | 1   |        | add_ln886_8   | add | dsp48  | 3       |
|   add_ln886_9_fu_1125_p2             | -   |        | add_ln886_9   | add | fabric | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U14 | 1   |        | add_ln886_10  | add | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U15 | 1   |        | add_ln886_11  | add | dsp48  | 3       |
|   add_ln886_12_fu_1172_p2            | -   |        | add_ln886_12  | add | fabric | 0       |
|   add_ln886_13_fu_1182_p2            | -   |        | add_ln886_13  | add | fabric | 0       |
|   add_ln886_14_fu_1223_p2            | -   |        | add_ln886_14  | add | fabric | 0       |
|   add_ln16_fu_969_p2                 | -   |        | add_ln16      | add | fabric | 0       |
+--------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

