# The following is the report on bug free design the design under consideration is 32-bit vedic multiplier


1. The follwing is the snap of repository:

![image](https://user-images.githubusercontent.com/109347684/182180869-992407b5-c4e4-4e35-a80a-ac1c48f2ed88.png)

2. Verification environment:

The following is the verification environment for functional verification of 32-bit vedic multiplier

RTL is developed for vedic multiplication using Verilog HDL and the test environment is using python


3. Test scenario:


4. Design bug:

