Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 23 12:40:25 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file ../vivado-runs/post_synth_timing_summary.rpt
| Design       : core_dummy_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 105 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.678        0.000                      0                 1397        0.043        0.000                      0                 1397        3.000        0.000                       0                   975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  CLKFBOUT   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  clkout0           5.678        0.000                      0                 1397        0.043        0.000                      0                 1397        3.750        0.000                       0                   972  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { REFCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 instr_and_data_mem/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RISCV_core_inst/ALUOp_reg_inst/without_reset.n_is_greater_than_2.pipeline_stages_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.502ns (36.344%)  route 2.631ns (63.656%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 13.200 - 10.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.042    MMCM_clock_gen_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.130 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.930    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.096     3.026 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, unplaced)       0.584     3.610    instr_and_data_mem/CLK_OUT
                         RAMB36E1                                     r  instr_and_data_mem/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      0.882     4.492 r  instr_and_data_mem/RAM_reg/DOADO[27]
                         net (fo=7, unplaced)         0.800     5.292    instr_and_data_mem/RISCV_core_inst/instruction_reg[27]
                         LUT4 (Prop_lut4_I3_O)        0.124     5.416 r  instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_7/O
                         net (fo=1, unplaced)         0.449     5.865    instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.989 f  instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_6/O
                         net (fo=1, unplaced)         0.449     6.438    instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_6_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_5/O
                         net (fo=2, unplaced)         0.460     7.022    instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][3]_i_2/O
                         net (fo=4, unplaced)         0.473     7.619    instr_and_data_mem/RISCV_core_inst/ALUctrl[1]
                         LUT3 (Prop_lut3_I2_O)        0.124     7.743 r  instr_and_data_mem/without_reset.n_is_greater_than_2.pipeline_stages[0][0]_i_1__1/O
                         net (fo=1, unplaced)         0.000     7.743    RISCV_core_inst/ALUOp_reg_inst/without_reset.n_is_greater_than_2.pipeline_stages_reg[0][3]_0[0]
                         FDRE                                         r  RISCV_core_inst/ALUOp_reg_inst/without_reset.n_is_greater_than_2.pipeline_stages_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    11.827    MMCM_clock_gen_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.910 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.670    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.091    12.761 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, unplaced)       0.439    13.200    RISCV_core_inst/ALUOp_reg_inst/CLK_OUT
                         FDRE                                         r  RISCV_core_inst/ALUOp_reg_inst/without_reset.n_is_greater_than_2.pipeline_stages_reg[0][0]/C
                         clock pessimism              0.265    13.465    
                         clock uncertainty           -0.074    13.392    
                         FDRE (Setup_fdre_C_D)        0.029    13.421    RISCV_core_inst/ALUOp_reg_inst/without_reset.n_is_greater_than_2.pipeline_stages_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 RISCV_core_inst/reg_program_counter_inst/pcdatain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.340    MMCM_clock_gen_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.390 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.728    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.754 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, unplaced)       0.114     0.868    RISCV_core_inst/reg_program_counter_inst/CLK_OUT
                         FDRE                                         r  RISCV_core_inst/reg_program_counter_inst/pcdatain_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.009 r  RISCV_core_inst/reg_program_counter_inst/pcdatain_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.149    RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/DIA0
                         RAMD32                                       r  RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.673    MMCM_clock_gen_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.726 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.081    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.110 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, unplaced)       0.259     1.369    RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/WCLK
                         RAMD32                                       r  RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.356     1.013    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.107    RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/CLK



