Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinz/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_control_behav xil_defaultlib.main_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/main_control.sv:55]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/main_control.sv:58]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/main_control.sv:61]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/main_control.sv:63]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/main_control.sv:111]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
