axi_lite_xbar
  + i_axi_aw_decode               (addr_decode)
    + i_addr_decode_dync                           (addr_decode_dync)
  + i_axi_ar_decode               (addr_decode)
    + i_addr_decode_dync                           (addr_decode_dync)
  + i_axi_lite_demux              (axi_lite_demux)
    + i_aw_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_w_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_b_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_ar_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_r_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_aw_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_w_fifo                                     (fifo_v3)
    + i_w_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_b_fifo                                     (fifo_v3)
    + i_b_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_ar_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_r_fifo                                     (fifo_v3)
    + i_r_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
  + i_dec_err_conv                (axi_lite_to_axi)
  + i_axi_err_slv                 (axi_err_slv)
    + i_atop_filter                                (axi_atop_filter)
      - case                                                                              (unique)  [U]
      - case                                                                              (unique)  [U]
      + r_resp_cmd                                                                        (stream_register)
    + i_w_fifo                                     (fifo_v3)
    + i_b_fifo                                     (fifo_v3)
    + i_r_fifo                                     (fifo_v3)
    + i_r_counter                                  (counter)
      + i_counter                                                                         (delta_counter)
    - property                                     (assume)  [U]
  + i_axi_lite_mux                (axi_lite_mux)
    + i_aw_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_w_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_b_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_ar_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_r_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_aw_arbiter                                 (rr_arb_tree)
      + i_lzc_upper                                                                       (lzc)
      + i_lzc_lower                                                                       (lzc)
    + i_w_fifo                                     (fifo_v3)
    + i_aw_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_b_fifo                                     (fifo_v3)
    + i_w_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_b_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_ar_arbiter                                 (rr_arb_tree)
      + i_lzc_upper                                                                       (lzc)
      + i_lzc_lower                                                                       (lzc)
    + i_r_fifo                                     (fifo_v3)
    + i_ar_spill_reg                               (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
    + i_r_spill_reg                                (spill_register)
      + spill_register_flushable_i                                                        (spill_register_flushable)
