# Table of content  
+ [Overview](#functional-diagram)
+ [Project status 230130](https://github.com/MihaiHMO/VSDhdp/blob/main/vsdmemsoc_prj/Status_230130.md)
	+ First RTL and GLS synthesis  
	+ CTS Design Constrains and STA Analisys
	+ Physical design
+ [Project status 2300210]
	+ Physical design 


# Physical implementation of VSDMemSoC

The project scope is to implement using Skywater sky130 PDK the RTL of [VSDMemSoc](https://github.com/vsdip/VSDMemSoC) witch contains a [Risc-V CPU](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_nov22-MihaiHMO/settings) connected to a [open source SRAM](https://github.com/vsdip/vsdsram_sky130)  

## Functional diagram   
![SoC Diagram](Imgs/SoC_struct.png)  

