// Seed: 1614304265
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_17;
  assign id_1 = 1 ? 1 : id_17;
  timeprecision 1ps;
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  tri0  id_4
    , id_12,
    output tri   id_5,
    output uwire id_6,
    input  wand  id_7,
    output tri   id_8,
    input  wand  id_9,
    input  wand  id_10
);
  assign id_3 = id_4;
  assign id_6 = 1;
  assign id_5 = 1;
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
