
---------- Begin Simulation Statistics ----------
final_tick                                33472581250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    513                       # Simulator instruction rate (inst/s)
host_mem_usage                               10811556                       # Number of bytes of host memory used
host_op_rate                                      526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28292.33                       # Real time elapsed on the host
host_tick_rate                                 924882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14501295                       # Number of instructions simulated
sim_ops                                      14884666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026167                       # Number of seconds simulated
sim_ticks                                 26167051250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.472483                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  464187                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               481160                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                794                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8159                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            487148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7656                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8599                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              943                       # Number of indirect misses.
system.cpu.branchPred.lookups                  546737                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1107                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3317173                       # Number of instructions committed
system.cpu.committedOps                       3386205                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.156325                       # CPI: cycles per instruction
system.cpu.discardedOps                         20206                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1857075                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            161591                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           866971                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3458300                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316824                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      667                       # number of quiesce instructions executed
system.cpu.numCycles                         10470076                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       667                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2316341     68.41%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2474      0.07%     68.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 170149      5.02%     73.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                897241     26.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3386205                       # Class of committed instruction
system.cpu.quiesceCycles                     31397206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7011776                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1006                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        801210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              285697                       # Transaction distribution
system.membus.trans_dist::ReadResp             292512                       # Transaction distribution
system.membus.trans_dist::WriteReq             115210                       # Transaction distribution
system.membus.trans_dist::WriteResp            115210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          685                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6313                       # Transaction distribution
system.membus.trans_dist::ReadExReq               349                       # Transaction distribution
system.membus.trans_dist::ReadExResp              350                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           776                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       393519                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        393519                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       790354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       805193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       787038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       787038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1610183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       386496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       386496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       114368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       137803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25184616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25184616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25708915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1195291                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000858                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029285                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1194265     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1026      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1195291                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1909740070                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15027500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17298468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2903125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14535100                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1680516350                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           30949500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2504524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       626131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3130655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       626131                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2504524                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3130655                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3130655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3130655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6261309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247296                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247296                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       606099                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       606099                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        94320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1515522                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1548290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1706790                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8162                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        15931                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1508700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24248324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27133859                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2898322375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2382985033                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1349523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2504524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3756786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5009047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11270357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5009047                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3756786                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8765833                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2504524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8765833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8765833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20036190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1878393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8765833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1878393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       12522618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3756786                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1291701                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5048486                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1878393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     12522618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3170094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      17571105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       284975                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       284975                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       108544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       108544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        36920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       741378                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       787038                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1181020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23724036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25184616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       471879                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       471879    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       471879                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1006007375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1533395000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1686785705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20036190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     20036190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1726858085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37567855                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37620288                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75188143                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1724353561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     57656477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     20036190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1802046228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32702468                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     39256068                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     18612224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     18022404                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     36634628                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8175617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       194560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8380417                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       563201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5216257                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     10018095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1249757479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    237929751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2504524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1500209849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    711284731                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    688744170                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1400028901                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     10018095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1961042210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    926673922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2504524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2900238750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       386560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       388288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       386560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       386560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6040                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6067                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14772777                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66037                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14838814                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14772777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14772777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14772777                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66037                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14838814                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     17498116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          70336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18308136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        44032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6225920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6990848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       273409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          688                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        97280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             109232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     25097669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    668707981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1878393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1291701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2687960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             699663704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1682727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20036190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    237929751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5009047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       626131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1878393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            267162239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1682727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     45133859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    906637732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6887440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       626131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3170094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2687960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            966825943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     18445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    370432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              519946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     109232                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   109232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    302                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9184851780                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1428855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16686340530                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32140.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58390.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       172                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266368                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               109232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  250930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    358                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.506898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.469321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.793280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          879      3.22%      3.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          839      3.08%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          472      1.73%      8.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          371      1.36%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          425      1.56%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          388      1.42%     12.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          474      1.74%     14.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          429      1.57%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22979     84.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27256                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1120.776471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1732.995707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           158     61.96%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.39%     62.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      9.02%     71.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.39%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.39%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      4.71%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.39%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.57%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     11.37%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.78%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.57%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      1.96%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.75%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     428.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    140.892727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    469.474741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             97     38.04%     38.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      5.88%     43.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      6.27%     50.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.31%     54.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.39%     54.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.18%     56.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.39%     56.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.18%     57.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      2.35%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.39%     60.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.18%     61.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.39%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.39%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.39%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.39%     63.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.57%     64.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           90     35.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18289344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6991488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18308072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6990848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    699.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26166906250                       # Total gap between requests
system.mem_ctrls.avgGap                      66194.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655772                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     17481668                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        70208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        45632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6224960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 25060981.985885780305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 668079403.864812612534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1807463.880745829083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1291700.760512707755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2683068.845978585538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1743872.458689818857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20036189.595493685454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 237893064.087609022856                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5009047.398873421364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 626130.924859177670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1878392.774577532895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       273409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          688                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        97280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    588846435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15969763970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44812780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34467070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     48450275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  59438062440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  36911548875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 355243126750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3444658125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21030233750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1820330000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57347.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58409.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58349.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65032.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44125.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  86392532.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4505804.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3651759.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1681961.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82149350.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2370221.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19541539890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1415610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5213161360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1334                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29420578.148426                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    167098184.280103                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          667    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       234625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545328750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13849055625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  19623525625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1588744                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1588744                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1588744                       # number of overall hits
system.cpu.icache.overall_hits::total         1588744                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6040                       # number of overall misses
system.cpu.icache.overall_misses::total          6040                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    263069375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    263069375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    263069375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    263069375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1594784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1594784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1594784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1594784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003787                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003787                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003787                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003787                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43554.532285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43554.532285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43554.532285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43554.532285                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6040                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    253753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    253753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    253753500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    253753500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003787                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003787                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42012.168874                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42012.168874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42012.168874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42012.168874                       # average overall mshr miss latency
system.cpu.icache.replacements                   5873                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1588744                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1588744                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6040                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    263069375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    263069375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1594784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1594784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43554.532285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43554.532285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    253753500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    253753500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42012.168874                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42012.168874                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.447347                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2364193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.552869                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.447347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3195607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3195607                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       274854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           274854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       274854                       # number of overall hits
system.cpu.dcache.overall_hits::total          274854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1452                       # number of overall misses
system.cpu.dcache.overall_misses::total          1452                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    111408375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    111408375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    111408375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    111408375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       276306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       276306                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       276306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       276306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005255                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76727.530992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76727.530992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76727.530992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76727.530992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          685                       # number of writebacks
system.cpu.dcache.writebacks::total               685                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7388                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7388                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     85716750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     85716750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     85716750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     85716750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     15714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     15714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004072                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76192.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76192.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76192.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76192.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2127.030319                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2127.030319                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1125                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     65864000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65864000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       173335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79642.079807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79642.079807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          722                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          722                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     61157125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     61157125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     15714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     15714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78810.728093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78810.728093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21765.235457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21765.235457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45544375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45544375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        72871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        72871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24559625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24559625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70371.418338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70371.418338                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       393519                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       393519                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4093579750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4093579750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10402.495813                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10402.495813                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       103081                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       103081                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       290438                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       290438                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3977764570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3977764570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13695.744255                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13695.744255                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.415934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               27259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1128                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.165780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.415934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4254502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4254502                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33472581250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                33472856250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    513                       # Simulator instruction rate (inst/s)
host_mem_usage                               10811556                       # Number of bytes of host memory used
host_op_rate                                      526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28292.42                       # Real time elapsed on the host
host_tick_rate                                 924888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14501304                       # Number of instructions simulated
sim_ops                                      14884681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026167                       # Number of seconds simulated
sim_ticks                                 26167326250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.472097                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  464189                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               481164                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                795                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            487148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7656                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8599                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              943                       # Number of indirect misses.
system.cpu.branchPred.lookups                  546744                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22228                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1107                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3317182                       # Number of instructions committed
system.cpu.committedOps                       3386220                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.156449                       # CPI: cycles per instruction
system.cpu.discardedOps                         20213                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1857094                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            161591                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           866974                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3458678                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316812                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      667                       # number of quiesce instructions executed
system.cpu.numCycles                         10470516                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       667                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2316349     68.41%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2474      0.07%     68.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 170155      5.02%     73.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                897241     26.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3386220                       # Class of committed instruction
system.cpu.quiesceCycles                     31397206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7011838                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1007                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        801219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              285697                       # Transaction distribution
system.membus.trans_dist::ReadResp             292517                       # Transaction distribution
system.membus.trans_dist::WriteReq             115210                       # Transaction distribution
system.membus.trans_dist::WriteResp            115210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          686                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6317                       # Transaction distribution
system.membus.trans_dist::ReadExReq               349                       # Transaction distribution
system.membus.trans_dist::ReadExResp              350                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           778                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       393519                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        393519                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       790360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       805199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       787038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       787038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1610197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       114560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       137995                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25184616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25184616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25709299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1195295                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000858                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029285                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1194269     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1026      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1195295                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1909749695                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15027500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17305718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2903125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14546600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1680516350                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           30964500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2504497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       626124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3130622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       626124                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2504497                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3130622                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3130622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3130622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6261243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247296                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247296                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       606099                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       606099                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        94320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1515522                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1548290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1706790                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8162                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        15931                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1508700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24248324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27133859                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2898322375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2382985033                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1349523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2504497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3756746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5008995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11270238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5008995                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3756746                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8765741                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2504497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8765741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8765741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20035979                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1878373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8765741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1878373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       12522487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3756746                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1291687                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5048433                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1878373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     12522487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3170060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      17570920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       284975                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       284975                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       108544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       108544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        36920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       741378                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       787038                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1181020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23724036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25184616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       471879                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       471879    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       471879                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1006007375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1533395000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1686767978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20035979                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     20035979                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1726839937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37567461                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37619892                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75187353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1724335439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     57655872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     20035979                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1802027290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32702468                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     39256068                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     18612224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     18022404                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     36634628                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8175617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       194560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8380417                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       563201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5216257                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     10017990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1249744345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    237927251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2504497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1500194083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    711277256                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    688736932                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1400014188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     10017990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1961021600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    926664183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2504497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2900208270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       386688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       388416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       386688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       386688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6042                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6069                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14777513                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66037                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14843549                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14777513                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14777513                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14777513                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66037                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14843549                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     17498116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18308264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        44096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6225920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6990912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       273409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        97280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             109233                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     25097406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    668700953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1878373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1291687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2692824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             699661243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1685155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20035979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    237927251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5008995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       626124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1878373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            267161877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1685155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     45133385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    906628204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6887368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       626124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3170060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2692824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            966823120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     18445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    370432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              519951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     109233                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   109233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    302                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9184851780                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1428865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16686393030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32140.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58390.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       172                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               109233                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  250930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    358                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.506898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.469321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.793280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          879      3.22%      3.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          839      3.08%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          472      1.73%      8.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          371      1.36%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          425      1.56%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          388      1.42%     12.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          474      1.74%     14.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          429      1.57%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22979     84.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27256                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1120.776471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1732.995707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           158     61.96%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.39%     62.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      9.02%     71.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.39%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.39%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      4.71%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.39%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.57%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     11.37%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.78%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.57%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      1.96%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.75%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     428.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    140.892727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    469.474741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             97     38.04%     38.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      5.88%     43.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      6.27%     50.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.31%     54.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.39%     54.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.18%     56.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.39%     56.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.18%     57.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      2.35%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.39%     60.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.18%     61.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.39%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.39%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.39%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.39%     63.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.57%     64.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           90     35.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18289472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6991488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18308200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6990912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    699.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26167213750                       # Total gap between requests
system.mem_ctrls.avgGap                      66194.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655772                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     17481668                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        70336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        45632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6224960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 25060718.612777642906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 668072382.825127124786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1807444.885585129261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1291687.185655813664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2687932.245274772868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1743854.131829766091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20035979.029382109642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 237890564.000592142344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5008994.757345527411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 626124.344668190926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1878373.034004572779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       273409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        97280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    588846435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15969763970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44812780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34467070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     48502775                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  59438062440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  36911548875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 355243126750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3444658125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21030233750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1820330000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57347.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58409.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58349.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65032.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44093.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  86267144.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4505804.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3651759.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1681961.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82149350.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2370221.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19541539890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1415610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5213436360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1334                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29420578.148426                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    167098184.280103                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          667    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       234625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545328750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13849330625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  19623525625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1588756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1588756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1588756                       # number of overall hits
system.cpu.icache.overall_hits::total         1588756                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6042                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6042                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6042                       # number of overall misses
system.cpu.icache.overall_misses::total          6042                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    263198125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    263198125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    263198125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    263198125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1594798                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1594798                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1594798                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1594798                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43561.424197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43561.424197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43561.424197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43561.424197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6042                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6042                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6042                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6042                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    253877875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    253877875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    253877875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    253877875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003789                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42018.847236                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42018.847236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42018.847236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42018.847236                       # average overall mshr miss latency
system.cpu.icache.replacements                   5876                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1588756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1588756                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6042                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6042                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    263198125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    263198125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1594798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1594798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43561.424197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43561.424197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    253877875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    253877875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42018.847236                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42018.847236                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.447353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4786922                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            753.490005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.447353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3195638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3195638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       274858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           274858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       274858                       # number of overall hits
system.cpu.dcache.overall_hits::total          274858                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1454                       # number of overall misses
system.cpu.dcache.overall_misses::total          1454                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    111529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    111529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    111529000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    111529000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       276312                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       276312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       276312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       276312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76704.951857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76704.951857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76704.951857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76704.951857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          686                       # number of writebacks
system.cpu.dcache.writebacks::total               686                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7388                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7388                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     85834125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     85834125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     85834125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     85834125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     15714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     15714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004079                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76161.601597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76161.601597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76161.601597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76161.601597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2127.030319                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2127.030319                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1127                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     65984625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65984625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       173341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79595.446321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79595.446321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          722                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          722                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     61274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     61274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     15714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     15714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78758.997429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78758.997429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21765.235457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21765.235457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45544375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45544375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        72871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        72871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24559625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24559625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70371.418338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70371.418338                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       393519                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       393519                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4093579750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4093579750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10402.495813                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10402.495813                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       103081                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       103081                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       290438                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       290438                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3977764570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3977764570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13695.744255                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13695.744255                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.415929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              279428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            170.382927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.415929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4254528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4254528                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33472856250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
