/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_revfct_b.c
* \brief This file contains the bodies of functions for reversing the semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "asmblutils.h"
#include "arm64_revmacros.h"
#include "arm64_revfct.h"
#ifdef INSN_OPCODE_3b11
int arm64_encoder_4e8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 011011 RN RD  => INSN_OPCODE(I_UMIN ISET_ARM64 FM_MIN A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UMIN, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 101001 RN RD  => INSN_OPCODE(I_UMAXP ISET_ARM64 FM_MAX A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UMAXP, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ea(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 011001 RN RD  => INSN_OPCODE(I_UMAX ISET_ARM64 FM_MAX A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UMAX, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4eb(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 001001 RN RD  => INSN_OPCODE(I_UHSUB ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UHSUB, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ec(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 000001 RN RD  => INSN_OPCODE(I_UHADD ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UHADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ed(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 011101 RN RD  => INSN_OPCODE(I_UABD ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UABD, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ee(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 011111 RN RD  => INSN_OPCODE(I_UABA ISET_ARM64 FM_SUB A_NA S_SCALAR T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_829, mcr_827, mcr_828, I_UABA, ISET_ARM64, FM_SUB, A_NA, S_SCALAR, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ef(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 0 RM 011010 RN RD  => INSN_OPCODE(I_TRN2 ISET_ARM64 FM_MOV A_NA S_SCALAR T_UNDEF T_UNDEF DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_TRN2, ISET_ARM64, FM_MOV, A_NA, S_SCALAR, T_UNDEF, T_UNDEF, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 0 RM 001010 RN RD  => INSN_OPCODE(I_TRN1 ISET_ARM64 FM_MOV A_NA S_SCALAR T_UNDEF T_UNDEF DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_TRN1, ISET_ARM64, FM_MOV, A_NA, S_SCALAR, T_UNDEF, T_UNDEF, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 100001 RN RD  => INSN_OPCODE(I_SUB ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SUB, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 010001 RN RD  => INSN_OPCODE(I_SSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 010101 RN RD  => INSN_OPCODE(I_SRSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SRSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 000101 RN RD  => INSN_OPCODE(I_SRHADD ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SRHADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 001011 RN RD  => INSN_OPCODE(I_SQSUB ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SQSUB, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 010011 RN RD  => INSN_OPCODE(I_SQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 100001 RN RD  => INSN_OPCODE(I_ADD ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_ADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 101111 RN RD  => INSN_OPCODE(I_ADDP ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_ADDP, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4f9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 100011 RN RD  => INSN_OPCODE(I_CMEQ ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_CMEQ, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4fa(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 001110 AS 100000100110 RN RD  => INSN_OPCODE(I_CMEQ ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_72e, I_CMEQ, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4fb(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 001111 RN RD  => INSN_OPCODE(I_CMGE ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_CMGE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4fc(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 101110 AS 100000100010 RN RD  => INSN_OPCODE(I_CMGE ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_72e, I_CMGE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4fd(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 001101 RN RD  => INSN_OPCODE(I_CMGT ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_CMGT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4fe(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 001110 AS 100000100010 RN RD  => INSN_OPCODE(I_CMGT ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_72e, I_CMGT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4ff(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 001101 RN RD  => INSN_OPCODE(I_CMHI ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_CMHI, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_500(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 001111 RN RD  => INSN_OPCODE(I_CMHS ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_CMHS, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_501(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 101110 AS 100000100110 RN RD  => INSN_OPCODE(I_CMLE ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_72e, I_CMLE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_502(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 001110 AS 100000101010 RN RD  => INSN_OPCODE(I_CMLT ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_72e, I_CMLT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_503(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 100011 RN RD  => INSN_OPCODE(I_CMTST ISET_ARM64 FM_CMP A_NA S_SIMD T_UNDEF T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_CMTST, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_UNDEF, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_504(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 0011100 AS 1 RM 100101 RN RD  => INSN_OPCODE(I_MLA ISET_ARM64 FM_ADD A_NA S_SIMD T_INT T_INT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_829, mcr_827, mcr_828, I_MLA, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_INT, T_INT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_505(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 100101 RN RD  => INSN_OPCODE(I_MLS ISET_ARM64 FM_SUB A_NA S_SIMD T_INT T_INT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_829, mcr_827, mcr_828, I_MLS, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_INT, T_INT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_506(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 011111 RN RD  => INSN_OPCODE(I_SABA ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SABA, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_507(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 011101 RN RD  => INSN_OPCODE(I_SABD ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SABD, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_508(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 000001 RN RD  => INSN_OPCODE(I_SHADD ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SHADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_509(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 001001 RN RD  => INSN_OPCODE(I_SHSUB ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SHSUB, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_50a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 011001 RN RD  => INSN_OPCODE(I_SMAX ISET_ARM64 FM_MAX A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SMAX, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_50b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 101001 RN RD  => INSN_OPCODE(I_SMAXP ISET_ARM64 FM_MAX A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SMAXP, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_50c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 011011 RN RD  => INSN_OPCODE(I_SMIN ISET_ARM64 FM_MIN A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SMIN, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_50d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 101011 RN RD  => INSN_OPCODE(I_SMINP ISET_ARM64 FM_MIN A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SMINP, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_50e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 000011 RN RD  => INSN_OPCODE(I_SQADD ISET_ARM64 FM_ADD A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SQADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_50f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 1 RM 010111 RN RD  => INSN_OPCODE(I_SQRSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_SQRSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
#endif
#ifdef INSN_OPCODE_3c00
int arm64_encoder_510(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 001000 RN RD  => INSN_OPCODE(I_USUBL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_USUBL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_511(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 001000 RN RD  => INSN_OPCODE(I_USUBL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_USUBL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_512(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 001000 RN RD  => INSN_OPCODE(I_USUBL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_USUBL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_513(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 001000 RN RD  => INSN_OPCODE(I_USUBL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_USUBL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_514(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 001000 RN RD  => INSN_OPCODE(I_USUBL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_USUBL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_515(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 001000 RN RD  => INSN_OPCODE(I_USUBL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_USUBL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_516(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01101111001 IMM5 101001 RN RD  => INSN_OPCODE(I_USHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_USHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_517(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	011011110001 IMM4 101001 RN RD  => INSN_OPCODE(I_USHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_USHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_518(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0110111100001 IMM3 101001 RN RD  => INSN_OPCODE(I_USHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_USHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_519(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00101111001 IMM5 101001 RN RD  => INSN_OPCODE(I_USHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_USHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_51a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	001011110001 IMM4 101001 RN RD  => INSN_OPCODE(I_USHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_USHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_51b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0010111100001 IMM3 101001 RN RD  => INSN_OPCODE(I_USHLL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_USHLL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_51c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01101111001 IMM5 100101 RN RD  => INSN_OPCODE(I_UQSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_UQSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_51d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	011011110001 IMM4 100101 RN RD  => INSN_OPCODE(I_UQSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_UQSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_51e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0110111100001 IMM3 100101 RN RD  => INSN_OPCODE(I_UQSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_UQSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_51f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00101111001 IMM5 100101 RN RD  => INSN_OPCODE(I_UQSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_UQSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_520(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	001011110001 IMM4 100101 RN RD  => INSN_OPCODE(I_UQSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_UQSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_521(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0010111100001 IMM3 100101 RN RD  => INSN_OPCODE(I_UQSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_UQSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_522(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01101111001 IMM5 100111 RN RD  => INSN_OPCODE(I_UQRSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_UQRSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_523(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	011011110001 IMM4 100111 RN RD  => INSN_OPCODE(I_UQRSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_UQRSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_524(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0110111100001 IMM3 100111 RN RD  => INSN_OPCODE(I_UQRSHRN2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_UQRSHRN2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_525(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	00101111001 IMM5 100111 RN RD  => INSN_OPCODE(I_UQRSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_UQRSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_526(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	001011110001 IMM4 100111 RN RD  => INSN_OPCODE(I_UQRSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_UQRSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_527(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0010111100001 IMM3 100111 RN RD  => INSN_OPCODE(I_UQRSHRN ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73d, I_UQRSHRN, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_528(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 110000 RN RD  => INSN_OPCODE(I_UMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_529(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 110000 RN RD  => INSN_OPCODE(I_UMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_52a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 110000 RN RD  => INSN_OPCODE(I_UMULL2 ISET_ARM64 FM_MUL A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UMULL2, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_52b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 110000 RN RD  => INSN_OPCODE(I_UMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_52c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 110000 RN RD  => INSN_OPCODE(I_UMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_52d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 110000 RN RD  => INSN_OPCODE(I_UMULL ISET_ARM64 FM_MUL A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UMULL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_52e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 101000 RN RD  => INSN_OPCODE(I_UMLSL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLSL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_52f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 101000 RN RD  => INSN_OPCODE(I_UMLSL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLSL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_530(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 101000 RN RD  => INSN_OPCODE(I_UMLSL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLSL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_531(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 101000 RN RD  => INSN_OPCODE(I_UMLSL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLSL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_532(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 101000 RN RD  => INSN_OPCODE(I_UMLSL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLSL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_533(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 101000 RN RD  => INSN_OPCODE(I_UMLSL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLSL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_534(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 100000 RN RD  => INSN_OPCODE(I_UMLAL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLAL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_535(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 100000 RN RD  => INSN_OPCODE(I_UMLAL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLAL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_536(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 100000 RN RD  => INSN_OPCODE(I_UMLAL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLAL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_537(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 100000 RN RD  => INSN_OPCODE(I_UMLAL ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLAL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_538(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 100000 RN RD  => INSN_OPCODE(I_UMLAL ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLAL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_539(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 100000 RN RD  => INSN_OPCODE(I_UMLAL ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UMLAL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_53a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 000000 RN RD  => INSN_OPCODE(I_UADDL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UADDL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_53b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 000000 RN RD  => INSN_OPCODE(I_UADDL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UADDL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_53c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 000000 RN RD  => INSN_OPCODE(I_UADDL2 ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UADDL2, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_53d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 000000 RN RD  => INSN_OPCODE(I_UADDL ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UADDL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_53e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 000000 RN RD  => INSN_OPCODE(I_UADDL ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UADDL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_53f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 000000 RN RD  => INSN_OPCODE(I_UADDL ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UADDL, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_540(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 011100 RN RD  => INSN_OPCODE(I_UABDL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UABDL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_541(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 011100 RN RD  => INSN_OPCODE(I_UABDL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UABDL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_542(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 011100 RN RD  => INSN_OPCODE(I_UABDL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UABDL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_543(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 011100 RN RD  => INSN_OPCODE(I_UABDL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UABDL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_544(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 011100 RN RD  => INSN_OPCODE(I_UABDL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UABDL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_545(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 011100 RN RD  => INSN_OPCODE(I_UABDL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_UABDL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_546(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110101 RM 010100 RN RD  => INSN_OPCODE(I_UABAL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UABAL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_547(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110011 RM 010100 RN RD  => INSN_OPCODE(I_UABAL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UABAL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_548(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01101110001 RM 010100 RN RD  => INSN_OPCODE(I_UABAL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UABAL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_549(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110101 RM 010100 RN RD  => INSN_OPCODE(I_UABAL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UABAL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_54a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110011 RM 010100 RN RD  => INSN_OPCODE(I_UABAL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UABAL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_54b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00101110001 RM 010100 RN RD  => INSN_OPCODE(I_UABAL ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_829, mcr_827, mcr_828, I_UABAL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_54c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 011000 RN RD  => INSN_OPCODE(I_SUBHN2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W4S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SUBHN2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W4S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_54d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 011000 RN RD  => INSN_OPCODE(I_SUBHN2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W8H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SUBHN2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W8H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_54e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 011000 RN RD  => INSN_OPCODE(I_SUBHN2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W16B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SUBHN2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W16B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_54f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 011000 RN RD  => INSN_OPCODE(I_SUBHN ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_64b DATASZ_128b W2S R2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SUBHN, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_64b, DATASZ_128b, W2S, R2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_550(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 011000 RN RD  => INSN_OPCODE(I_SUBHN ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_32b DATASZ_128b W4H R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SUBHN, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_32b, DATASZ_128b, W4H, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_551(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 011000 RN RD  => INSN_OPCODE(I_SUBHN ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_16b DATASZ_128b W8B R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SUBHN, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_16b, DATASZ_128b, W8B, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_552(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110101 RM 001000 RN RD  => INSN_OPCODE(I_SSUBL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SSUBL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_553(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110011 RM 001000 RN RD  => INSN_OPCODE(I_SSUBL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SSUBL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_554(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110001 RM 001000 RN RD  => INSN_OPCODE(I_SSUBL2 ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SSUBL2, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R16B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_555(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110101 RM 001000 RN RD  => INSN_OPCODE(I_SSUBL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R2S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SSUBL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R2S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_556(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110011 RM 001000 RN RD  => INSN_OPCODE(I_SSUBL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R4H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SSUBL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R4H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_557(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	00001110001 RM 001000 RN RD  => INSN_OPCODE(I_SSUBL ISET_ARM64 FM_SUB A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_8b DATASZ_64b W8H R8B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_828, I_SSUBL, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_8b, DATASZ_64b, W8H, R8B);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_558(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	01001111001 IMM5 101001 RN RD  => INSN_OPCODE(I_SSHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b W2D R4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_735, I_SSHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, W2D, R4S);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_559(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	010011110001 IMM4 101001 RN RD  => INSN_OPCODE(I_SSHLL2 ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_64b W4S R8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3c00(found, input, mcr_826, mcr_827, mcr_73e, I_SSHLL2, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_64b, W4S, R8H);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
#endif
