$date
	Tue Nov 21 16:49:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bcd_tb $end
$var wire 8 ! w [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 8 & w [7:0] $end
$var reg 4 ' first [3:0] $end
$var reg 4 ( second [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
0$
1#
0"
b0 !
$end
#10
1"
1$
#20
0"
0$
0#
0%
#30
b1 '
b1 !
b1 &
1"
1$
#40
0"
0$
#50
b10 '
b10 !
b10 &
1"
1$
#60
0"
0$
#70
b11 '
b11 !
b11 &
1"
1$
#80
0"
0$
#90
b100 '
b100 !
b100 &
1"
1$
#100
0"
0$
#110
b101 '
b101 !
b101 &
1"
1$
#120
0"
0$
#130
b110 '
b110 !
b110 &
1"
1$
#140
0"
0$
#150
b111 '
b111 !
b111 &
1"
1$
#160
0"
0$
#170
b1000 '
b1000 !
b1000 &
1"
1$
#180
0"
0$
#190
b1001 '
b1001 !
b1001 &
1"
1$
#200
0"
0$
#210
b0 '
b1 (
b10000 !
b10000 &
1"
1$
#220
0"
0$
#230
b1 '
b10001 !
b10001 &
1"
1$
#240
0"
0$
#250
b10 '
b10010 !
b10010 &
1"
1$
#260
0"
0$
#270
b11 '
b10011 !
b10011 &
1"
1$
#280
0"
0$
#290
b100 '
b10100 !
b10100 &
1"
1$
#300
0"
0$
#310
b101 '
b10101 !
b10101 &
1"
1$
#320
0"
0$
#330
b110 '
b10110 !
b10110 &
1"
1$
#340
0"
0$
#350
b111 '
b10111 !
b10111 &
1"
1$
#360
0"
0$
#370
b1000 '
b11000 !
b11000 &
1"
1$
#380
0"
0$
#390
b1001 '
b11001 !
b11001 &
1"
1$
#400
0"
0$
#410
b0 '
b10 (
b100000 !
b100000 &
1"
1$
#420
0"
0$
