{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx.com",
   "board_id": "xd",
   "name": "xilinx_vck190_base_202310_1",
   "version_major": "202310",
   "version_minor": "1",
   "description": "\nA base platform targeting VCK190 which is the first Versal AI Core series evaluation kit, enabling designers to develop solutions using AI and DSP engines capable of delivering over 100X greater compute performance compared to current server class CPUs. This board includes 8GB of DDR4 UDIMM, 8GB LPDDR4 component, 400 AI engines, 1968 DSP engines, Dual-Core Arm® Cortex®-A72 and Dual-Core Cortex-R5. More information at https://www.xilinx.com/products/boards-and-kits/vck190.html\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2023.1",
    "cl": "3864348",
    "time_stamp": "Fri May  5 17:10:46 2023"
   },
   "board": {
    "name": "xilinx.com:vck190:3.2",
    "vendor": "xilinx.com",
    "part": "xcvc1902-vsva2197-2MP-e-S",
    "board_part": "xilinx.com:vck190:part0:3.2"
   },
   "available_resources": {
    "LUT": "899840",
    "REG": "",
    "BRAM": "967",
    "DSP": "1968",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x600000",
     "base_address": "0x800000000",
     "tag": "DDR",
     "slr": "",
     "spTag": "DDR"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x600000",
     "base_address": "0x800000000",
     "tag": "DDR",
     "slr": "",
     "spTag": "DDR"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x800000",
     "base_address": "0x50000000000",
     "tag": "LPDDR",
     "slr": "",
     "spTag": "LPDDR"
    }
   ],
   "design_intent": [
    "embedded"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "clk_wizard_0_clk_out1",
     "id": 1,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 104.166666,
     "spec_period": 9.6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "clk_wizard_0_clk_out2",
     "id": 0,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 156.25,
     "spec_period": 6.4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "clk_wizard_0_clk_out3",
     "id": 2,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 312.5,
     "spec_period": 3.2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 3",
     "orig_name": "clk_wizard_0_clk_out4",
     "id": 3,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 78.125,
     "spec_period": 12.8,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 4",
     "orig_name": "clk_wizard_0_clk_out5",
     "id": 4,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 208.333333,
     "spec_period": 4.8,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 5",
     "orig_name": "clk_wizard_0_clk_out6",
     "id": 5,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 416.666666,
     "spec_period": 2.4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 6",
     "orig_name": "clk_wizard_0_clk_out7",
     "id": 6,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 625,
     "spec_period": 1.6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2023.1",
    "cl": "3860322",
    "time_stamp": "2023-05-04-06:32:48",
    "options": "/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++ --target hw --platform /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm --link --config hw_link/binary_container_1-link.cfg hls_component/mac.xo -o binary_container.xsa ",
    "xclbin_name": "binary_container",
    "uuid": "043761f5-dbf1-4cff-a3cd-8b47d72895c1",
    "link_uuid": "043761f5-dbf1-4cff-a3cd-8b47d72895c1",
    "package_uuid": "51840488-f34c-43ea-b147-69626280a4e5",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "",
     "available_resources": {
      "LUT": "",
      "REG": "",
      "BRAM": "",
      "DSP": "",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "mac",
       "estimated_resources": {
        "LUT": "1801",
        "REG": "1580",
        "BRAM": "2",
        "DSP": "",
        "URAM": "0"
       },
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x103C",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "a",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "b",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "c",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "size",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x34",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "mac",
       "cu_name": "mac_1",
       "base_address": "0xa4050000",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "2263",
         "REG": "2676",
         "BRAM": "1",
         "DSP": "",
         "URAM": "0"
        },
        {
         "design_state": "fully_placed",
         "LUT": "2263",
         "REG": "2676",
         "BRAM": "1",
         "DSP": "",
         "URAM": "0"
        },
        {
         "design_state": "synthesized",
         "LUT": "2337",
         "REG": "2666",
         "BRAM": "1",
         "DSP": "",
         "URAM": "0"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "2",
         "requested_frequency": 0,
         "achieved_frequency": 0
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": []
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "a",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "a",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "b",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "b",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "c",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "c",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "6",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mac_1",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "noc_ddr4",
        "port_name": "S00_AXI"
       }
      },
      {
       "id": "7",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "icn_ctrl_1",
        "port_name": "M06_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mac_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "8",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_out3"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mac_1",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "9",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "psr_312mhz",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mac_1",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "10",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "CIPS_0",
        "port_name": "pl0_ref_clk"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_in1"
       }
      }
     ]
    }
   ],
   "platform": {
    "static_used": [],
    "dynamic_used": [
     {
      "design_state": "routed",
      "LUT": "2196",
      "REG": "2914",
      "BRAM": "0",
      "DSP": "",
      "URAM": "0"
     }
    ]
   }
  }
 }
}

