// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DWT_color (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY,
        m_axi_A_0_AWADDR,
        m_axi_A_0_AWID,
        m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID,
        m_axi_A_0_WREADY,
        m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST,
        m_axi_A_0_WID,
        m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY,
        m_axi_A_0_ARADDR,
        m_axi_A_0_ARID,
        m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID,
        m_axi_A_0_RREADY,
        m_axi_A_0_RDATA,
        m_axi_A_0_RLAST,
        m_axi_A_0_RID,
        m_axi_A_0_RUSER,
        m_axi_A_0_RRESP,
        m_axi_A_0_BVALID,
        m_axi_A_0_BREADY,
        m_axi_A_0_BRESP,
        m_axi_A_0_BID,
        m_axi_A_0_BUSER,
        A_0_offset,
        A_1_offset,
        A_2_offset,
        A_3_offset,
        A_4_offset,
        A_5_offset,
        A_6_offset,
        A_7_offset
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_0_AWVALID;
input   m_axi_A_0_AWREADY;
output  [31:0] m_axi_A_0_AWADDR;
output  [0:0] m_axi_A_0_AWID;
output  [31:0] m_axi_A_0_AWLEN;
output  [2:0] m_axi_A_0_AWSIZE;
output  [1:0] m_axi_A_0_AWBURST;
output  [1:0] m_axi_A_0_AWLOCK;
output  [3:0] m_axi_A_0_AWCACHE;
output  [2:0] m_axi_A_0_AWPROT;
output  [3:0] m_axi_A_0_AWQOS;
output  [3:0] m_axi_A_0_AWREGION;
output  [0:0] m_axi_A_0_AWUSER;
output   m_axi_A_0_WVALID;
input   m_axi_A_0_WREADY;
output  [7:0] m_axi_A_0_WDATA;
output  [0:0] m_axi_A_0_WSTRB;
output   m_axi_A_0_WLAST;
output  [0:0] m_axi_A_0_WID;
output  [0:0] m_axi_A_0_WUSER;
output   m_axi_A_0_ARVALID;
input   m_axi_A_0_ARREADY;
output  [31:0] m_axi_A_0_ARADDR;
output  [0:0] m_axi_A_0_ARID;
output  [31:0] m_axi_A_0_ARLEN;
output  [2:0] m_axi_A_0_ARSIZE;
output  [1:0] m_axi_A_0_ARBURST;
output  [1:0] m_axi_A_0_ARLOCK;
output  [3:0] m_axi_A_0_ARCACHE;
output  [2:0] m_axi_A_0_ARPROT;
output  [3:0] m_axi_A_0_ARQOS;
output  [3:0] m_axi_A_0_ARREGION;
output  [0:0] m_axi_A_0_ARUSER;
input   m_axi_A_0_RVALID;
output   m_axi_A_0_RREADY;
input  [7:0] m_axi_A_0_RDATA;
input   m_axi_A_0_RLAST;
input  [0:0] m_axi_A_0_RID;
input  [0:0] m_axi_A_0_RUSER;
input  [1:0] m_axi_A_0_RRESP;
input   m_axi_A_0_BVALID;
output   m_axi_A_0_BREADY;
input  [1:0] m_axi_A_0_BRESP;
input  [0:0] m_axi_A_0_BID;
input  [0:0] m_axi_A_0_BUSER;
input  [31:0] A_0_offset;
input  [31:0] A_1_offset;
input  [31:0] A_2_offset;
input  [31:0] A_3_offset;
input  [31:0] A_4_offset;
input  [31:0] A_5_offset;
input  [31:0] A_6_offset;
input  [31:0] A_7_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_A_0_AWVALID;
reg[31:0] m_axi_A_0_AWADDR;
reg m_axi_A_0_WVALID;
reg[7:0] m_axi_A_0_WDATA;
reg m_axi_A_0_BREADY;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    A_0_blk_n_AW;
wire    ap_CS_fsm_state7;
reg   [3:0] tmp_39_reg_1372;
reg    A_0_blk_n_W;
wire    ap_CS_fsm_state8;
reg    A_0_blk_n_B;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state19;
reg   [3:0] tmp_40_reg_1519;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state25;
reg   [0:0] icmp_ln99_reg_1505;
wire  signed [32:0] sext_ln75_fu_612_p1;
reg  signed [32:0] sext_ln75_reg_1253;
wire  signed [32:0] sext_ln75_1_fu_616_p1;
reg  signed [32:0] sext_ln75_1_reg_1259;
wire  signed [32:0] sext_ln75_2_fu_620_p1;
reg  signed [32:0] sext_ln75_2_reg_1265;
wire  signed [32:0] sext_ln75_3_fu_624_p1;
reg  signed [32:0] sext_ln75_3_reg_1271;
wire  signed [32:0] sext_ln75_4_fu_628_p1;
reg  signed [32:0] sext_ln75_4_reg_1277;
wire  signed [32:0] sext_ln75_5_fu_632_p1;
reg  signed [32:0] sext_ln75_5_reg_1283;
wire  signed [32:0] sext_ln75_6_fu_636_p1;
reg  signed [32:0] sext_ln75_6_reg_1289;
wire  signed [32:0] sext_ln48_fu_640_p1;
reg  signed [32:0] sext_ln48_reg_1295;
wire   [1:0] k_fu_658_p2;
reg   [1:0] k_reg_1304;
wire    ap_CS_fsm_state2;
wire   [8:0] levCols_fu_664_p2;
reg   [8:0] levCols_reg_1309;
wire   [0:0] icmp_ln48_fu_652_p2;
wire   [9:0] levRows_fu_670_p2;
reg   [9:0] levRows_reg_1316;
wire   [8:0] trunc_ln_fu_676_p4;
reg   [8:0] trunc_ln_reg_1321;
wire   [9:0] zext_ln53_fu_686_p1;
reg   [9:0] zext_ln53_reg_1327;
wire   [18:0] add_ln53_fu_690_p2;
reg   [18:0] add_ln53_reg_1332;
wire    ap_CS_fsm_state3;
wire   [8:0] i_fu_702_p2;
reg   [8:0] i_reg_1340;
wire   [0:0] icmp_ln55_fu_708_p2;
reg   [0:0] icmp_ln55_reg_1345;
wire   [0:0] icmp_ln53_fu_696_p2;
wire   [8:0] zext_ln80_fu_722_p1;
reg   [8:0] zext_ln80_reg_1349;
wire   [8:0] l_fu_736_p2;
reg   [8:0] l_reg_1358;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln64_fu_742_p2;
reg   [0:0] icmp_ln64_reg_1363;
wire   [0:0] icmp_ln62_fu_730_p2;
wire   [9:0] add_ln68_fu_752_p2;
reg   [9:0] add_ln68_reg_1367;
wire   [18:0] add_ln75_fu_791_p2;
reg   [18:0] add_ln75_reg_1376;
wire   [9:0] o_fu_807_p2;
reg   [9:0] o_reg_1384;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln73_fu_813_p2;
wire   [0:0] icmp_ln71_fu_801_p2;
reg   [31:0] A_7_addr_reg_1393;
reg   [31:0] A_7_addr_4_reg_1399;
reg   [31:0] A_7_addr_5_reg_1405;
reg   [31:0] A_7_addr_6_reg_1411;
reg   [31:0] A_7_addr_7_reg_1417;
reg   [31:0] A_7_addr_8_reg_1423;
reg   [31:0] A_7_addr_9_reg_1429;
reg   [31:0] A_7_addr_10_reg_1435;
wire   [8:0] select_ln53_fu_968_p3;
wire   [7:0] zext_ln75_2_fu_976_p1;
reg   [7:0] zext_ln75_2_reg_1451;
reg    ap_predicate_op149_writereq_state7;
reg    ap_block_state7_io;
wire   [8:0] n_fu_986_p2;
reg   [8:0] n_reg_1466;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln82_fu_992_p2;
reg   [0:0] icmp_ln82_reg_1471;
wire   [0:0] icmp_ln80_fu_980_p2;
wire   [18:0] zext_ln88_fu_997_p1;
reg   [18:0] zext_ln88_reg_1475;
wire   [8:0] l_1_fu_1007_p2;
reg   [8:0] l_1_reg_1483;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln90_fu_1013_p2;
reg   [0:0] icmp_ln90_reg_1488;
wire   [0:0] icmp_ln88_fu_1001_p2;
wire   [8:0] add_ln94_fu_1023_p2;
reg   [8:0] add_ln94_reg_1492;
wire   [8:0] o_2_fu_1038_p2;
reg   [8:0] o_2_reg_1500;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln99_fu_1044_p2;
wire   [0:0] icmp_ln97_fu_1032_p2;
wire   [18:0] add_ln99_fu_1049_p2;
reg   [18:0] add_ln99_reg_1509;
reg   [31:0] A_7_addr_11_reg_1523;
reg   [31:0] A_7_addr_12_reg_1529;
reg   [31:0] A_7_addr_13_reg_1535;
reg   [31:0] A_7_addr_14_reg_1541;
reg   [31:0] A_7_addr_15_reg_1547;
reg   [31:0] A_7_addr_16_reg_1553;
reg   [31:0] A_7_addr_17_reg_1559;
reg   [31:0] A_7_addr_18_reg_1565;
wire   [7:0] zext_ln101_1_fu_1229_p1;
reg   [7:0] zext_ln101_1_reg_1571;
reg    ap_predicate_op292_writereq_state19;
reg    ap_block_state19_io;
wire   [8:0] select_ln97_fu_1245_p3;
reg    ap_predicate_op333_writeresp_state25;
reg    ap_predicate_op335_writeresp_state25;
reg    ap_predicate_op337_writeresp_state25;
reg    ap_predicate_op339_writeresp_state25;
reg    ap_predicate_op341_writeresp_state25;
reg    ap_predicate_op343_writeresp_state25;
reg    ap_predicate_op345_writeresp_state25;
reg    ap_predicate_op347_writeresp_state25;
reg    ap_block_state25;
reg   [9:0] tempr_address0;
reg    tempr_ce0;
reg    tempr_we0;
wire   [0:0] tempr_q0;
reg   [8:0] tempc_address0;
reg    tempc_ce0;
reg    tempc_we0;
wire   [0:0] tempc_q0;
reg   [1:0] k_0_reg_488;
reg   [8:0] i_0_reg_499;
reg   [18:0] phi_mul_reg_510;
reg   [8:0] phi_urem_reg_522;
reg   [8:0] l_0_reg_534;
wire    ap_CS_fsm_state5;
reg   [9:0] o_0_reg_545;
wire    ap_CS_fsm_state14;
reg   [8:0] n_0_reg_556;
reg   [8:0] l2_0_reg_567;
wire    ap_CS_fsm_state17;
reg   [8:0] o4_0_reg_578;
reg   [18:0] phi_mul123_reg_589;
reg   [8:0] phi_urem125_reg_600;
wire   [63:0] zext_ln67_fu_747_p1;
wire   [63:0] zext_ln68_fu_797_p1;
wire   [63:0] zext_ln75_fu_818_p1;
wire   [63:0] zext_ln93_fu_1018_p1;
wire   [63:0] zext_ln94_fu_1028_p1;
wire   [63:0] zext_ln101_fu_1055_p1;
wire  signed [63:0] sext_ln75_7_fu_841_p1;
wire  signed [63:0] sext_ln75_8_fu_856_p1;
wire  signed [63:0] sext_ln75_9_fu_871_p1;
wire  signed [63:0] sext_ln75_10_fu_886_p1;
wire  signed [63:0] sext_ln75_11_fu_901_p1;
wire  signed [63:0] sext_ln75_12_fu_916_p1;
wire  signed [63:0] sext_ln75_13_fu_931_p1;
wire  signed [63:0] sext_ln75_14_fu_946_p1;
wire  signed [63:0] sext_ln101_fu_1114_p1;
wire  signed [63:0] sext_ln101_1_fu_1129_p1;
wire  signed [63:0] sext_ln101_2_fu_1144_p1;
wire  signed [63:0] sext_ln101_3_fu_1159_p1;
wire  signed [63:0] sext_ln101_4_fu_1174_p1;
wire  signed [63:0] sext_ln101_5_fu_1189_p1;
wire  signed [63:0] sext_ln101_6_fu_1204_p1;
wire  signed [63:0] sext_ln101_7_fu_1219_p1;
reg    ap_predicate_op204_writeresp_state13;
reg    ap_block_state13;
reg    ap_predicate_op157_write_state8;
reg    ap_block_state8_io;
reg    ap_predicate_op300_write_state20;
reg    ap_block_state20_io;
wire   [8:0] zext_ln48_1_fu_648_p1;
wire   [9:0] zext_ln48_fu_644_p1;
wire   [7:0] trunc_ln2_fu_713_p4;
wire   [9:0] zext_ln62_fu_726_p1;
wire   [17:0] tmp_fu_767_p3;
wire   [15:0] tmp_s_fu_779_p3;
wire   [18:0] zext_ln75_3_fu_787_p1;
wire   [18:0] zext_ln75_1_fu_775_p1;
wire   [18:0] zext_ln75_4_fu_823_p1;
wire   [18:0] add_ln75_1_fu_827_p2;
wire   [32:0] zext_ln75_5_fu_832_p1;
wire   [32:0] add_ln75_2_fu_836_p2;
wire   [32:0] add_ln75_3_fu_851_p2;
wire   [32:0] add_ln75_4_fu_866_p2;
wire   [32:0] add_ln75_5_fu_881_p2;
wire   [32:0] add_ln75_6_fu_896_p2;
wire   [32:0] add_ln75_7_fu_911_p2;
wire   [32:0] add_ln75_8_fu_926_p2;
wire   [32:0] add_ln75_9_fu_941_p2;
wire   [8:0] add_ln53_2_fu_956_p2;
wire   [0:0] icmp_ln53_1_fu_962_p2;
wire   [17:0] tmp_31_fu_1070_p3;
wire   [15:0] tmp_32_fu_1082_p3;
wire   [18:0] zext_ln101_3_fu_1090_p1;
wire   [18:0] zext_ln101_2_fu_1078_p1;
wire   [18:0] add_ln101_fu_1094_p2;
wire   [18:0] add_ln101_1_fu_1100_p2;
wire   [32:0] zext_ln101_4_fu_1105_p1;
wire   [32:0] add_ln101_2_fu_1109_p2;
wire   [32:0] add_ln101_3_fu_1124_p2;
wire   [32:0] add_ln101_4_fu_1139_p2;
wire   [32:0] add_ln101_5_fu_1154_p2;
wire   [32:0] add_ln101_6_fu_1169_p2;
wire   [32:0] add_ln101_7_fu_1184_p2;
wire   [32:0] add_ln101_8_fu_1199_p2;
wire   [32:0] add_ln101_9_fu_1214_p2;
wire   [8:0] add_ln97_1_fu_1233_p2;
wire   [0:0] icmp_ln97_1_fu_1239_p2;
reg   [24:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
end

DWT_color_tempr #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
tempr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempr_address0),
    .ce0(tempr_ce0),
    .we0(tempr_we0),
    .d0(1'd0),
    .q0(tempr_q0)
);

DWT_color_tempc #(
    .DataWidth( 1 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
tempc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempc_address0),
    .ce0(tempc_ce0),
    .we0(tempc_we0),
    .d0(1'd0),
    .q0(tempc_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln55_reg_1345 == 1'd0) | (icmp_ln71_fu_801_p2 == 1'd1)))) begin
        i_0_reg_499 <= i_reg_1340;
    end else if (((icmp_ln48_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_499 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_980_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        k_0_reg_488 <= k_reg_1304;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_0_reg_488 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_980_p2 == 1'd0) & (icmp_ln82_fu_992_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_0_reg_567 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_0_reg_567 <= l_1_reg_1483;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_696_p2 == 1'd0) & (icmp_ln55_fu_708_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_0_reg_534 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l_0_reg_534 <= l_reg_1358;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        n_0_reg_556 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln82_reg_1471 == 1'd0) | (icmp_ln97_fu_1032_p2 == 1'd1)))) begin
        n_0_reg_556 <= n_reg_1466;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_1001_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        o4_0_reg_578 <= 9'd0;
    end else if ((~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state25))) begin
        o4_0_reg_578 <= o_2_reg_1500;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        o_0_reg_545 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        o_0_reg_545 <= o_reg_1384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_1001_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        phi_mul123_reg_589 <= 19'd0;
    end else if ((~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state25))) begin
        phi_mul123_reg_589 <= add_ln99_reg_1509;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln55_reg_1345 == 1'd0) | (icmp_ln71_fu_801_p2 == 1'd1)))) begin
        phi_mul_reg_510 <= add_ln53_reg_1332;
    end else if (((icmp_ln48_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_510 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_1001_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        phi_urem125_reg_600 <= 9'd0;
    end else if ((~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state25))) begin
        phi_urem125_reg_600 <= select_ln97_fu_1245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln55_reg_1345 == 1'd0) | (icmp_ln71_fu_801_p2 == 1'd1)))) begin
        phi_urem_reg_522 <= select_ln53_fu_968_p3;
    end else if (((icmp_ln48_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_urem_reg_522 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_801_p2 == 1'd0) & (icmp_ln73_fu_813_p2 == 1'd1) & (icmp_ln55_reg_1345 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        A_7_addr_10_reg_1435 <= sext_ln75_14_fu_946_p1;
        A_7_addr_4_reg_1399 <= sext_ln75_8_fu_856_p1;
        A_7_addr_5_reg_1405 <= sext_ln75_9_fu_871_p1;
        A_7_addr_6_reg_1411 <= sext_ln75_10_fu_886_p1;
        A_7_addr_7_reg_1417 <= sext_ln75_11_fu_901_p1;
        A_7_addr_8_reg_1423 <= sext_ln75_12_fu_916_p1;
        A_7_addr_9_reg_1429 <= sext_ln75_13_fu_931_p1;
        A_7_addr_reg_1393 <= sext_ln75_7_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln97_fu_1032_p2 == 1'd0) & (icmp_ln99_fu_1044_p2 == 1'd1) & (icmp_ln82_reg_1471 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        A_7_addr_11_reg_1523 <= sext_ln101_fu_1114_p1;
        A_7_addr_12_reg_1529 <= sext_ln101_1_fu_1129_p1;
        A_7_addr_13_reg_1535 <= sext_ln101_2_fu_1144_p1;
        A_7_addr_14_reg_1541 <= sext_ln101_3_fu_1159_p1;
        A_7_addr_15_reg_1547 <= sext_ln101_4_fu_1174_p1;
        A_7_addr_16_reg_1553 <= sext_ln101_5_fu_1189_p1;
        A_7_addr_17_reg_1559 <= sext_ln101_6_fu_1204_p1;
        A_7_addr_18_reg_1565 <= sext_ln101_7_fu_1219_p1;
        tmp_40_reg_1519 <= {{phi_mul123_reg_589[18:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln53_reg_1332 <= add_ln53_fu_690_p2;
        i_reg_1340 <= i_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_730_p2 == 1'd0) & (icmp_ln64_fu_742_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln68_reg_1367 <= add_ln68_fu_752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln75_reg_1376[18 : 7] <= add_ln75_fu_791_p2[18 : 7];
        tmp_39_reg_1372 <= {{phi_mul_reg_510[18:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_1001_p2 == 1'd0) & (icmp_ln90_fu_1013_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln94_reg_1492 <= add_ln94_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln97_fu_1032_p2 == 1'd0) & (icmp_ln82_reg_1471 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln99_reg_1509 <= add_ln99_fu_1049_p2;
        icmp_ln99_reg_1505 <= icmp_ln99_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln55_reg_1345 <= icmp_ln55_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_730_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln64_reg_1363 <= icmp_ln64_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_980_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln82_reg_1471 <= icmp_ln82_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_1001_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln90_reg_1488 <= icmp_ln90_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_1304 <= k_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l_1_reg_1483 <= l_1_fu_1007_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        l_reg_1358 <= l_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln48_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        levCols_reg_1309 <= levCols_fu_664_p2;
        levRows_reg_1316 <= levRows_fu_670_p2;
        trunc_ln_reg_1321 <= {{levRows_fu_670_p2[9:1]}};
        zext_ln53_reg_1327[8 : 0] <= zext_ln53_fu_686_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        n_reg_1466 <= n_fu_986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_reg_1471 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        o_2_reg_1500 <= o_2_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_1345 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        o_reg_1384 <= o_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln48_reg_1295 <= sext_ln48_fu_640_p1;
        sext_ln75_1_reg_1259 <= sext_ln75_1_fu_616_p1;
        sext_ln75_2_reg_1265 <= sext_ln75_2_fu_620_p1;
        sext_ln75_3_reg_1271 <= sext_ln75_3_fu_624_p1;
        sext_ln75_4_reg_1277 <= sext_ln75_4_fu_628_p1;
        sext_ln75_5_reg_1283 <= sext_ln75_5_fu_632_p1;
        sext_ln75_6_reg_1289 <= sext_ln75_6_fu_636_p1;
        sext_ln75_reg_1253 <= sext_ln75_fu_612_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19))) begin
        zext_ln101_1_reg_1571[0] <= zext_ln101_1_fu_1229_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7))) begin
        zext_ln75_2_reg_1451[0] <= zext_ln75_2_fu_976_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln80_reg_1349[7 : 0] <= zext_ln80_fu_722_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_980_p2 == 1'd0) & (icmp_ln82_fu_992_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        zext_ln88_reg_1475[8 : 0] <= zext_ln88_fu_997_p1[8 : 0];
    end
end

always @ (*) begin
    if (((~(tmp_40_reg_1519 == 4'd6) & ~(tmp_40_reg_1519 == 4'd5) & ~(tmp_40_reg_1519 == 4'd4) & ~(tmp_40_reg_1519 == 4'd3) & ~(tmp_40_reg_1519 == 4'd2) & ~(tmp_40_reg_1519 == 4'd1) & ~(tmp_40_reg_1519 == 4'd0) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd6)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd5)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd4)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd3)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd2)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (1'b1 == ap_CS_fsm_state19)) | (~(tmp_39_reg_1372 == 4'd6) & ~(tmp_39_reg_1372 == 4'd5) & ~(tmp_39_reg_1372 == 4'd4) & ~(tmp_39_reg_1372 == 4'd3) & ~(tmp_39_reg_1372 == 4'd2) & ~(tmp_39_reg_1372 == 4'd1) & ~(tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        A_0_blk_n_AW = m_axi_A_0_AWREADY;
    end else begin
        A_0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((~(tmp_40_reg_1519 == 4'd6) & ~(tmp_40_reg_1519 == 4'd5) & ~(tmp_40_reg_1519 == 4'd4) & ~(tmp_40_reg_1519 == 4'd3) & ~(tmp_40_reg_1519 == 4'd2) & ~(tmp_40_reg_1519 == 4'd1) & ~(tmp_40_reg_1519 == 4'd0) & (icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_40_reg_1519 == 4'd6)) | ((icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_40_reg_1519 == 4'd5)) | ((icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_40_reg_1519 == 4'd4)) | ((icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_40_reg_1519 == 4'd3)) | ((icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_40_reg_1519 == 4'd2)) | ((icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (icmp_ln99_reg_1505 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | (~(tmp_39_reg_1372 == 4'd6) & ~(tmp_39_reg_1372 == 4'd5) & ~(tmp_39_reg_1372 == 4'd4) & ~(tmp_39_reg_1372 == 4'd3) & ~(tmp_39_reg_1372 == 4'd2) & ~(tmp_39_reg_1372 == 4'd1) & ~(tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd6)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd5)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd4)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd3)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd2)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        A_0_blk_n_B = m_axi_A_0_BVALID;
    end else begin
        A_0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((~(tmp_40_reg_1519 == 4'd6) & ~(tmp_40_reg_1519 == 4'd5) & ~(tmp_40_reg_1519 == 4'd4) & ~(tmp_40_reg_1519 == 4'd3) & ~(tmp_40_reg_1519 == 4'd2) & ~(tmp_40_reg_1519 == 4'd1) & ~(tmp_40_reg_1519 == 4'd0) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd6)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd5)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd4)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd3)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd2)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (1'b1 == ap_CS_fsm_state20)) | (~(tmp_39_reg_1372 == 4'd6) & ~(tmp_39_reg_1372 == 4'd5) & ~(tmp_39_reg_1372 == 4'd4) & ~(tmp_39_reg_1372 == 4'd3) & ~(tmp_39_reg_1372 == 4'd2) & ~(tmp_39_reg_1372 == 4'd1) & ~(tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd5)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        A_0_blk_n_W = m_axi_A_0_WREADY;
    end else begin
        A_0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln48_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln48_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state19_io) & (ap_predicate_op292_writereq_state19 == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_A_0_AWADDR = A_7_addr_18_reg_1565;
    end else if (((tmp_40_reg_1519 == 4'd0) & (1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_A_0_AWADDR = A_7_addr_11_reg_1523;
    end else if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd1))) begin
        m_axi_A_0_AWADDR = A_7_addr_12_reg_1529;
    end else if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd2))) begin
        m_axi_A_0_AWADDR = A_7_addr_13_reg_1535;
    end else if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd3))) begin
        m_axi_A_0_AWADDR = A_7_addr_14_reg_1541;
    end else if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd4))) begin
        m_axi_A_0_AWADDR = A_7_addr_15_reg_1547;
    end else if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd5))) begin
        m_axi_A_0_AWADDR = A_7_addr_16_reg_1553;
    end else if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd6))) begin
        m_axi_A_0_AWADDR = A_7_addr_17_reg_1559;
    end else if (((1'b0 == ap_block_state7_io) & (ap_predicate_op149_writereq_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_A_0_AWADDR = A_7_addr_10_reg_1435;
    end else if (((tmp_39_reg_1372 == 4'd0) & (1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_A_0_AWADDR = A_7_addr_reg_1393;
    end else if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd1))) begin
        m_axi_A_0_AWADDR = A_7_addr_4_reg_1399;
    end else if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd2))) begin
        m_axi_A_0_AWADDR = A_7_addr_5_reg_1405;
    end else if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd3))) begin
        m_axi_A_0_AWADDR = A_7_addr_6_reg_1411;
    end else if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd4))) begin
        m_axi_A_0_AWADDR = A_7_addr_7_reg_1417;
    end else if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd5))) begin
        m_axi_A_0_AWADDR = A_7_addr_8_reg_1423;
    end else if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd6))) begin
        m_axi_A_0_AWADDR = A_7_addr_9_reg_1429;
    end else begin
        m_axi_A_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state19_io) & (ap_predicate_op292_writereq_state19 == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd6)) | ((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd5)) | ((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd4)) | ((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd3)) | ((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd2)) | ((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19)) | ((1'b0 == ap_block_state7_io) & (ap_predicate_op149_writereq_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd6)) | ((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd5)) | ((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd4)) | ((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd3)) | ((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd2)) | ((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7)))) begin
        m_axi_A_0_AWVALID = 1'b1;
    end else begin
        m_axi_A_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op347_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op345_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op343_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op341_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op339_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op337_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op335_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op333_writeresp_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (ap_predicate_op204_writeresp_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd6)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd5)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd4)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd3)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd2)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13) & (tmp_39_reg_1372 == 4'd1)) | (~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        m_axi_A_0_BREADY = 1'b1;
    end else begin
        m_axi_A_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op300_write_state20 == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd6)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd5)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd4)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd3)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd2)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        m_axi_A_0_WDATA = zext_ln101_1_reg_1571;
    end else if ((((ap_predicate_op157_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd5)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        m_axi_A_0_WDATA = zext_ln75_2_reg_1451;
    end else begin
        m_axi_A_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state20_io) & (ap_predicate_op300_write_state20 == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd6)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd5)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd4)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd3)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd2)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20)) | ((1'b0 == ap_block_state8_io) & (ap_predicate_op157_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd6)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd5)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd4)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd3)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd2)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8)))) begin
        m_axi_A_0_WVALID = 1'b1;
    end else begin
        m_axi_A_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tempc_address0 = zext_ln101_fu_1055_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        tempc_address0 = zext_ln94_fu_1028_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        tempc_address0 = zext_ln93_fu_1018_p1;
    end else begin
        tempc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        tempc_ce0 = 1'b1;
    end else begin
        tempc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln90_reg_1488 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln88_fu_1001_p2 == 1'd0) & (icmp_ln90_fu_1013_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        tempc_we0 = 1'b1;
    end else begin
        tempc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tempr_address0 = zext_ln75_fu_818_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tempr_address0 = zext_ln68_fu_797_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tempr_address0 = zext_ln67_fu_747_p1;
    end else begin
        tempr_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        tempr_ce0 = 1'b1;
    end else begin
        tempr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln64_reg_1363 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln62_fu_730_p2 == 1'd0) & (icmp_ln64_fu_742_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        tempr_we0 = 1'b1;
    end else begin
        tempr_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln48_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln53_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln53_fu_696_p2 == 1'd0) & (icmp_ln55_fu_708_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln62_fu_730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln55_reg_1345 == 1'd0) | (icmp_ln71_fu_801_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln71_fu_801_p2 == 1'd0) & (icmp_ln73_fu_813_p2 == 1'd0) & (icmp_ln55_reg_1345 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_io) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if ((~(((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln80_fu_980_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln80_fu_980_p2 == 1'd0) & (icmp_ln82_fu_992_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln88_fu_1001_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln82_reg_1471 == 1'd0) | (icmp_ln97_fu_1032_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln97_fu_1032_p2 == 1'd0) & (icmp_ln99_fu_1044_p2 == 1'd0) & (icmp_ln82_reg_1471 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b0 == ap_block_state19_io) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if ((~(((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln101_1_fu_1100_p2 = (add_ln101_fu_1094_p2 + zext_ln88_reg_1475);

assign add_ln101_2_fu_1109_p2 = ($signed(sext_ln75_reg_1253) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_3_fu_1124_p2 = ($signed(sext_ln75_1_reg_1259) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_4_fu_1139_p2 = ($signed(sext_ln75_2_reg_1265) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_5_fu_1154_p2 = ($signed(sext_ln75_3_reg_1271) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_6_fu_1169_p2 = ($signed(sext_ln75_4_reg_1277) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_7_fu_1184_p2 = ($signed(sext_ln75_5_reg_1283) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_8_fu_1199_p2 = ($signed(sext_ln75_6_reg_1289) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_9_fu_1214_p2 = ($signed(sext_ln48_reg_1295) + $signed(zext_ln101_4_fu_1105_p1));

assign add_ln101_fu_1094_p2 = (zext_ln101_3_fu_1090_p1 + zext_ln101_2_fu_1078_p1);

assign add_ln53_2_fu_956_p2 = (phi_urem_reg_522 + 9'd1);

assign add_ln53_fu_690_p2 = (phi_mul_reg_510 + 19'd547);

assign add_ln68_fu_752_p2 = (zext_ln62_fu_726_p1 + zext_ln53_reg_1327);

assign add_ln75_1_fu_827_p2 = (add_ln75_reg_1376 + zext_ln75_4_fu_823_p1);

assign add_ln75_2_fu_836_p2 = ($signed(sext_ln75_reg_1253) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_3_fu_851_p2 = ($signed(sext_ln75_1_reg_1259) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_4_fu_866_p2 = ($signed(sext_ln75_2_reg_1265) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_5_fu_881_p2 = ($signed(sext_ln75_3_reg_1271) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_6_fu_896_p2 = ($signed(sext_ln75_4_reg_1277) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_7_fu_911_p2 = ($signed(sext_ln75_5_reg_1283) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_8_fu_926_p2 = ($signed(sext_ln75_6_reg_1289) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_9_fu_941_p2 = ($signed(sext_ln48_reg_1295) + $signed(zext_ln75_5_fu_832_p1));

assign add_ln75_fu_791_p2 = (zext_ln75_3_fu_787_p1 + zext_ln75_1_fu_775_p1);

assign add_ln94_fu_1023_p2 = (l2_0_reg_567 + zext_ln80_reg_1349);

assign add_ln97_1_fu_1233_p2 = (phi_urem125_reg_600 + 9'd1);

assign add_ln99_fu_1049_p2 = (phi_mul123_reg_589 + 19'd547);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state13 = (((ap_predicate_op204_writeresp_state13 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_BVALID == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state19_io = (((ap_predicate_op292_writereq_state19 == 1'b1) & (m_axi_A_0_AWREADY == 1'b0)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_40_reg_1519 == 4'd6)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_40_reg_1519 == 4'd5)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_40_reg_1519 == 4'd4)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_40_reg_1519 == 4'd3)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_40_reg_1519 == 4'd2)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (m_axi_A_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state20_io = (((ap_predicate_op300_write_state20 == 1'b1) & (m_axi_A_0_WREADY == 1'b0)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_40_reg_1519 == 4'd6)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_40_reg_1519 == 4'd5)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_40_reg_1519 == 4'd4)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_40_reg_1519 == 4'd3)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_40_reg_1519 == 4'd2)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_40_reg_1519 == 4'd1)) | ((tmp_40_reg_1519 == 4'd0) & (m_axi_A_0_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state25 = (((ap_predicate_op347_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op345_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op343_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op341_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op339_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op337_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op335_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)) | ((ap_predicate_op333_writeresp_state25 == 1'b1) & (m_axi_A_0_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state7_io = (((ap_predicate_op149_writereq_state7 == 1'b1) & (m_axi_A_0_AWREADY == 1'b0)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_AWREADY == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state8_io = (((ap_predicate_op157_write_state8 == 1'b1) & (m_axi_A_0_WREADY == 1'b0)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_39_reg_1372 == 4'd6)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_39_reg_1372 == 4'd5)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_39_reg_1372 == 4'd4)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_39_reg_1372 == 4'd3)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_39_reg_1372 == 4'd2)) | ((m_axi_A_0_WREADY == 1'b0) & (tmp_39_reg_1372 == 4'd1)) | ((tmp_39_reg_1372 == 4'd0) & (m_axi_A_0_WREADY == 1'b0)));
end

always @ (*) begin
    ap_predicate_op149_writereq_state7 = (~(tmp_39_reg_1372 == 4'd6) & ~(tmp_39_reg_1372 == 4'd5) & ~(tmp_39_reg_1372 == 4'd4) & ~(tmp_39_reg_1372 == 4'd3) & ~(tmp_39_reg_1372 == 4'd2) & ~(tmp_39_reg_1372 == 4'd1) & ~(tmp_39_reg_1372 == 4'd0));
end

always @ (*) begin
    ap_predicate_op157_write_state8 = (~(tmp_39_reg_1372 == 4'd6) & ~(tmp_39_reg_1372 == 4'd5) & ~(tmp_39_reg_1372 == 4'd4) & ~(tmp_39_reg_1372 == 4'd3) & ~(tmp_39_reg_1372 == 4'd2) & ~(tmp_39_reg_1372 == 4'd1) & ~(tmp_39_reg_1372 == 4'd0));
end

always @ (*) begin
    ap_predicate_op204_writeresp_state13 = (~(tmp_39_reg_1372 == 4'd6) & ~(tmp_39_reg_1372 == 4'd5) & ~(tmp_39_reg_1372 == 4'd4) & ~(tmp_39_reg_1372 == 4'd3) & ~(tmp_39_reg_1372 == 4'd2) & ~(tmp_39_reg_1372 == 4'd1) & ~(tmp_39_reg_1372 == 4'd0));
end

always @ (*) begin
    ap_predicate_op292_writereq_state19 = (~(tmp_40_reg_1519 == 4'd6) & ~(tmp_40_reg_1519 == 4'd5) & ~(tmp_40_reg_1519 == 4'd4) & ~(tmp_40_reg_1519 == 4'd3) & ~(tmp_40_reg_1519 == 4'd2) & ~(tmp_40_reg_1519 == 4'd1) & ~(tmp_40_reg_1519 == 4'd0));
end

always @ (*) begin
    ap_predicate_op300_write_state20 = (~(tmp_40_reg_1519 == 4'd6) & ~(tmp_40_reg_1519 == 4'd5) & ~(tmp_40_reg_1519 == 4'd4) & ~(tmp_40_reg_1519 == 4'd3) & ~(tmp_40_reg_1519 == 4'd2) & ~(tmp_40_reg_1519 == 4'd1) & ~(tmp_40_reg_1519 == 4'd0));
end

always @ (*) begin
    ap_predicate_op333_writeresp_state25 = ((icmp_ln99_reg_1505 == 1'd1) & (tmp_40_reg_1519 == 4'd6));
end

always @ (*) begin
    ap_predicate_op335_writeresp_state25 = ((icmp_ln99_reg_1505 == 1'd1) & (tmp_40_reg_1519 == 4'd5));
end

always @ (*) begin
    ap_predicate_op337_writeresp_state25 = ((icmp_ln99_reg_1505 == 1'd1) & (tmp_40_reg_1519 == 4'd4));
end

always @ (*) begin
    ap_predicate_op339_writeresp_state25 = ((icmp_ln99_reg_1505 == 1'd1) & (tmp_40_reg_1519 == 4'd3));
end

always @ (*) begin
    ap_predicate_op341_writeresp_state25 = ((icmp_ln99_reg_1505 == 1'd1) & (tmp_40_reg_1519 == 4'd2));
end

always @ (*) begin
    ap_predicate_op343_writeresp_state25 = ((icmp_ln99_reg_1505 == 1'd1) & (tmp_40_reg_1519 == 4'd1));
end

always @ (*) begin
    ap_predicate_op345_writeresp_state25 = ((tmp_40_reg_1519 == 4'd0) & (icmp_ln99_reg_1505 == 1'd1));
end

always @ (*) begin
    ap_predicate_op347_writeresp_state25 = (~(tmp_40_reg_1519 == 4'd6) & ~(tmp_40_reg_1519 == 4'd5) & ~(tmp_40_reg_1519 == 4'd4) & ~(tmp_40_reg_1519 == 4'd3) & ~(tmp_40_reg_1519 == 4'd2) & ~(tmp_40_reg_1519 == 4'd1) & ~(tmp_40_reg_1519 == 4'd0) & (icmp_ln99_reg_1505 == 1'd1));
end

assign i_fu_702_p2 = (i_0_reg_499 + 9'd1);

assign icmp_ln48_fu_652_p2 = ((k_0_reg_488 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln53_1_fu_962_p2 = ((add_ln53_2_fu_956_p2 < 9'd60) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_696_p2 = ((i_0_reg_499 == 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_708_p2 = ((i_0_reg_499 < levCols_reg_1309) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_730_p2 = ((l_0_reg_534 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_742_p2 = ((l_0_reg_534 < trunc_ln_reg_1321) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_801_p2 = ((o_0_reg_545 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_813_p2 = ((o_0_reg_545 < levRows_reg_1316) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_980_p2 = ((n_0_reg_556 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_992_p2 = ((n_0_reg_556 < trunc_ln_reg_1321) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_1001_p2 = ((l2_0_reg_567 == 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_1013_p2 = ((l2_0_reg_567 < zext_ln80_reg_1349) ? 1'b1 : 1'b0);

assign icmp_ln97_1_fu_1239_p2 = ((add_ln97_1_fu_1233_p2 < 9'd60) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_1032_p2 = ((o4_0_reg_578 == 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1044_p2 = ((o4_0_reg_578 < levCols_reg_1309) ? 1'b1 : 1'b0);

assign k_fu_658_p2 = (k_0_reg_488 + 2'd1);

assign l_1_fu_1007_p2 = (l2_0_reg_567 + 9'd1);

assign l_fu_736_p2 = (l_0_reg_534 + 9'd1);

assign levCols_fu_664_p2 = 9'd480 >> zext_ln48_1_fu_648_p1;

assign levRows_fu_670_p2 = 10'd640 >> zext_ln48_fu_644_p1;

assign m_axi_A_0_ARADDR = 32'd0;

assign m_axi_A_0_ARBURST = 2'd0;

assign m_axi_A_0_ARCACHE = 4'd0;

assign m_axi_A_0_ARID = 1'd0;

assign m_axi_A_0_ARLEN = 32'd0;

assign m_axi_A_0_ARLOCK = 2'd0;

assign m_axi_A_0_ARPROT = 3'd0;

assign m_axi_A_0_ARQOS = 4'd0;

assign m_axi_A_0_ARREGION = 4'd0;

assign m_axi_A_0_ARSIZE = 3'd0;

assign m_axi_A_0_ARUSER = 1'd0;

assign m_axi_A_0_ARVALID = 1'b0;

assign m_axi_A_0_AWBURST = 2'd0;

assign m_axi_A_0_AWCACHE = 4'd0;

assign m_axi_A_0_AWID = 1'd0;

assign m_axi_A_0_AWLEN = 32'd1;

assign m_axi_A_0_AWLOCK = 2'd0;

assign m_axi_A_0_AWPROT = 3'd0;

assign m_axi_A_0_AWQOS = 4'd0;

assign m_axi_A_0_AWREGION = 4'd0;

assign m_axi_A_0_AWSIZE = 3'd0;

assign m_axi_A_0_AWUSER = 1'd0;

assign m_axi_A_0_RREADY = 1'b0;

assign m_axi_A_0_WID = 1'd0;

assign m_axi_A_0_WLAST = 1'b0;

assign m_axi_A_0_WSTRB = 1'd1;

assign m_axi_A_0_WUSER = 1'd0;

assign n_fu_986_p2 = (n_0_reg_556 + 9'd1);

assign o_2_fu_1038_p2 = (o4_0_reg_578 + 9'd1);

assign o_fu_807_p2 = (o_0_reg_545 + 10'd1);

assign select_ln53_fu_968_p3 = ((icmp_ln53_1_fu_962_p2[0:0] === 1'b1) ? add_ln53_2_fu_956_p2 : 9'd0);

assign select_ln97_fu_1245_p3 = ((icmp_ln97_1_fu_1239_p2[0:0] === 1'b1) ? add_ln97_1_fu_1233_p2 : 9'd0);

assign sext_ln101_1_fu_1129_p1 = $signed(add_ln101_3_fu_1124_p2);

assign sext_ln101_2_fu_1144_p1 = $signed(add_ln101_4_fu_1139_p2);

assign sext_ln101_3_fu_1159_p1 = $signed(add_ln101_5_fu_1154_p2);

assign sext_ln101_4_fu_1174_p1 = $signed(add_ln101_6_fu_1169_p2);

assign sext_ln101_5_fu_1189_p1 = $signed(add_ln101_7_fu_1184_p2);

assign sext_ln101_6_fu_1204_p1 = $signed(add_ln101_8_fu_1199_p2);

assign sext_ln101_7_fu_1219_p1 = $signed(add_ln101_9_fu_1214_p2);

assign sext_ln101_fu_1114_p1 = $signed(add_ln101_2_fu_1109_p2);

assign sext_ln48_fu_640_p1 = $signed(A_7_offset);

assign sext_ln75_10_fu_886_p1 = $signed(add_ln75_5_fu_881_p2);

assign sext_ln75_11_fu_901_p1 = $signed(add_ln75_6_fu_896_p2);

assign sext_ln75_12_fu_916_p1 = $signed(add_ln75_7_fu_911_p2);

assign sext_ln75_13_fu_931_p1 = $signed(add_ln75_8_fu_926_p2);

assign sext_ln75_14_fu_946_p1 = $signed(add_ln75_9_fu_941_p2);

assign sext_ln75_1_fu_616_p1 = $signed(A_1_offset);

assign sext_ln75_2_fu_620_p1 = $signed(A_2_offset);

assign sext_ln75_3_fu_624_p1 = $signed(A_3_offset);

assign sext_ln75_4_fu_628_p1 = $signed(A_4_offset);

assign sext_ln75_5_fu_632_p1 = $signed(A_5_offset);

assign sext_ln75_6_fu_636_p1 = $signed(A_6_offset);

assign sext_ln75_7_fu_841_p1 = $signed(add_ln75_2_fu_836_p2);

assign sext_ln75_8_fu_856_p1 = $signed(add_ln75_3_fu_851_p2);

assign sext_ln75_9_fu_871_p1 = $signed(add_ln75_4_fu_866_p2);

assign sext_ln75_fu_612_p1 = $signed(A_0_offset);

assign tmp_31_fu_1070_p3 = {{phi_urem125_reg_600}, {9'd0}};

assign tmp_32_fu_1082_p3 = {{phi_urem125_reg_600}, {7'd0}};

assign tmp_fu_767_p3 = {{phi_urem_reg_522}, {9'd0}};

assign tmp_s_fu_779_p3 = {{phi_urem_reg_522}, {7'd0}};

assign trunc_ln2_fu_713_p4 = {{levCols_reg_1309[8:1]}};

assign trunc_ln_fu_676_p4 = {{levRows_fu_670_p2[9:1]}};

assign zext_ln101_1_fu_1229_p1 = tempc_q0;

assign zext_ln101_2_fu_1078_p1 = tmp_31_fu_1070_p3;

assign zext_ln101_3_fu_1090_p1 = tmp_32_fu_1082_p3;

assign zext_ln101_4_fu_1105_p1 = add_ln101_1_fu_1100_p2;

assign zext_ln101_fu_1055_p1 = o4_0_reg_578;

assign zext_ln48_1_fu_648_p1 = k_0_reg_488;

assign zext_ln48_fu_644_p1 = k_0_reg_488;

assign zext_ln53_fu_686_p1 = trunc_ln_fu_676_p4;

assign zext_ln62_fu_726_p1 = l_0_reg_534;

assign zext_ln67_fu_747_p1 = l_0_reg_534;

assign zext_ln68_fu_797_p1 = add_ln68_reg_1367;

assign zext_ln75_1_fu_775_p1 = tmp_fu_767_p3;

assign zext_ln75_2_fu_976_p1 = tempr_q0;

assign zext_ln75_3_fu_787_p1 = tmp_s_fu_779_p3;

assign zext_ln75_4_fu_823_p1 = o_0_reg_545;

assign zext_ln75_5_fu_832_p1 = add_ln75_1_fu_827_p2;

assign zext_ln75_fu_818_p1 = o_0_reg_545;

assign zext_ln80_fu_722_p1 = trunc_ln2_fu_713_p4;

assign zext_ln88_fu_997_p1 = n_0_reg_556;

assign zext_ln93_fu_1018_p1 = l2_0_reg_567;

assign zext_ln94_fu_1028_p1 = add_ln94_reg_1492;

always @ (posedge ap_clk) begin
    zext_ln53_reg_1327[9] <= 1'b0;
    zext_ln80_reg_1349[8] <= 1'b0;
    add_ln75_reg_1376[6:0] <= 7'b0000000;
    zext_ln75_2_reg_1451[7:1] <= 7'b0000000;
    zext_ln88_reg_1475[18:9] <= 10'b0000000000;
    zext_ln101_1_reg_1571[7:1] <= 7'b0000000;
end

endmodule //DWT_color
