// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rx_fifo_ip (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_in_TVALID,
        fifo_in_TDATA,
        fifo_in_TREADY,
        fifo_in_TKEEP,
        fifo_in_TLAST,
        rx_fifo_V_data_V_din,
        rx_fifo_V_data_V_full_n,
        rx_fifo_V_data_V_write,
        rx_fifo_V_keep_V_din,
        rx_fifo_V_keep_V_full_n,
        rx_fifo_V_keep_V_write,
        rx_fifo_V_last_V_din,
        rx_fifo_V_last_V_full_n,
        rx_fifo_V_last_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   fifo_in_TVALID;
input  [63:0] fifo_in_TDATA;
output   fifo_in_TREADY;
input  [7:0] fifo_in_TKEEP;
input  [0:0] fifo_in_TLAST;
output  [63:0] rx_fifo_V_data_V_din;
input   rx_fifo_V_data_V_full_n;
output   rx_fifo_V_data_V_write;
output  [7:0] rx_fifo_V_keep_V_din;
input   rx_fifo_V_keep_V_full_n;
output   rx_fifo_V_keep_V_write;
output  [0:0] rx_fifo_V_last_V_din;
input   rx_fifo_V_last_V_full_n;
output   rx_fifo_V_last_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_in_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_38_p5;
reg    ap_block_state1_pp0_stage0_iter0;
wire    rx_fifo_V_data_V1_status;
reg   [0:0] tmp_reg_85;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    fifo_in_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_fifo_V_data_V_blk_n;
reg    rx_fifo_V_keep_V_blk_n;
reg    rx_fifo_V_last_V_blk_n;
reg   [63:0] tmp_data_V_reg_89;
reg   [7:0] tmp_keep_V_reg_94;
reg   [0:0] tmp_last_V_reg_99;
reg    ap_block_pp0_stage0_subdone;
reg    rx_fifo_V_data_V1_update;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_38_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_data_V_reg_89 <= fifo_in_TDATA;
        tmp_keep_V_reg_94 <= fifo_in_TKEEP;
        tmp_last_V_reg_99 <= fifo_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_85 <= tmp_nbreadreq_fu_38_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_38_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_TDATA_blk_n = fifo_in_TVALID;
    end else begin
        fifo_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_38_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_TREADY = 1'b1;
    end else begin
        fifo_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_85 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_fifo_V_data_V1_update = 1'b1;
    end else begin
        rx_fifo_V_data_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_85 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_fifo_V_data_V_blk_n = rx_fifo_V_data_V_full_n;
    end else begin
        rx_fifo_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_85 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_fifo_V_keep_V_blk_n = rx_fifo_V_keep_V_full_n;
    end else begin
        rx_fifo_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_85 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_fifo_V_last_V_blk_n = rx_fifo_V_last_V_full_n;
    end else begin
        rx_fifo_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_reg_85 == 1'd1) & (rx_fifo_V_data_V1_status == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_38_p5 == 1'd1) & (fifo_in_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_reg_85 == 1'd1) & (rx_fifo_V_data_V1_status == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_38_p5 == 1'd1) & (fifo_in_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_reg_85 == 1'd1) & (rx_fifo_V_data_V1_status == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_38_p5 == 1'd1) & (fifo_in_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_38_p5 == 1'd1) & (fifo_in_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_reg_85 == 1'd1) & (rx_fifo_V_data_V1_status == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign rx_fifo_V_data_V1_status = (rx_fifo_V_last_V_full_n & rx_fifo_V_keep_V_full_n & rx_fifo_V_data_V_full_n);

assign rx_fifo_V_data_V_din = tmp_data_V_reg_89;

assign rx_fifo_V_data_V_write = rx_fifo_V_data_V1_update;

assign rx_fifo_V_keep_V_din = tmp_keep_V_reg_94;

assign rx_fifo_V_keep_V_write = rx_fifo_V_data_V1_update;

assign rx_fifo_V_last_V_din = tmp_last_V_reg_99;

assign rx_fifo_V_last_V_write = rx_fifo_V_data_V1_update;

assign tmp_nbreadreq_fu_38_p5 = fifo_in_TVALID;

endmodule //rx_fifo_ip
