

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
================================================================
* Date:           Sat Jun  1 06:31:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409616|   409616|  4.096 ms|  4.096 ms|  409616|  409616|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5  |   409614|   409614|        19|          4|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     527|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     153|    -|
|Register         |        -|     -|     548|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     548|     776|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_11_4_1_U74  |mac_muladd_5ns_7ns_7ns_11_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln143_1_fu_292_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln143_fu_247_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln145_1_fu_577_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln145_fu_521_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln148_1_fu_565_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln148_fu_344_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln150_fu_473_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln151_1_fu_462_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln151_2_fu_446_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln151_4_fu_452_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln151_5_fu_541_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln151_fu_436_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln153_fu_551_p2       |         +|   0|  0|  18|          11|          11|
    |arrayidx37_sum_fu_617_p2  |         +|   0|  0|  19|          12|          12|
    |empty_151_fu_406_p2       |         +|   0|  0|  18|          11|          11|
    |and_ln143_1_fu_286_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln143_fu_332_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln145_fu_338_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln153_fu_672_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln143_fu_241_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln145_fu_262_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln148_1_fu_485_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln148_fu_280_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln150_1_fu_479_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln150_fu_274_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln153_1_fu_660_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln153_fu_654_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln145_1_fu_326_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln145_fu_306_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln146_1_fu_356_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln146_fu_350_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln153_fu_666_p2        |        or|   0|  0|   2|           1|           1|
    |OutConv5_d0               |    select|   0|  0|  32|           1|           1|
    |select_ln143_1_fu_298_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln143_fu_514_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln145_1_fu_606_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln145_2_fu_527_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln145_3_fu_582_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln145_fu_312_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln146_fu_362_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln148_1_fu_570_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln148_fu_370_p3    |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_268_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_fu_320_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 527|         248|         181|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |grp_fu_179_p0             |  14|          3|   32|         96|
    |grp_fu_179_p1             |  14|          3|   32|         96|
    |indvar_flatten122_fu_124  |   9|          2|   17|         34|
    |indvar_flatten83_fu_108   |   9|          2|    8|         16|
    |indvar_flatten98_fu_116   |   9|          2|   14|         28|
    |j_fu_100                  |   9|          2|    3|          6|
    |k_fu_104                  |   9|          2|    5|         10|
    |n_fu_120                  |   9|          2|    5|         10|
    |s_126_fu_96               |   9|          2|   32|         64|
    |y_fu_112                  |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 153|         33|  159|        385|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |OutPadConv5_load_reg_839              |  32|   0|   32|          0|
    |Weights_load_90_reg_819               |  32|   0|   32|          0|
    |Weights_load_reg_864                  |  32|   0|   32|          0|
    |add28_i5_reg_879                      |  32|   0|   32|          0|
    |add_ln153_reg_829                     |  11|   0|   11|          0|
    |and_ln143_1_reg_775                   |   1|   0|    1|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |empty_151_reg_796                     |   7|   0|   11|          4|
    |icmp_ln143_reg_765                    |   1|   0|    1|          0|
    |icmp_ln145_reg_769                    |   1|   0|    1|          0|
    |icmp_ln148_1_reg_815                  |   1|   0|    1|          0|
    |icmp_ln150_1_reg_811                  |   1|   0|    1|          0|
    |indvar_flatten122_fu_124              |  17|   0|   17|          0|
    |indvar_flatten83_fu_108               |   8|   0|    8|          0|
    |indvar_flatten83_load_reg_755         |   8|   0|    8|          0|
    |indvar_flatten98_fu_116               |  14|   0|   14|          0|
    |indvar_flatten98_load_reg_760         |  14|   0|   14|          0|
    |j_fu_100                              |   3|   0|    3|          0|
    |k_fu_104                              |   5|   0|    5|          0|
    |mul21_i5_reg_849                      |  32|   0|   32|          0|
    |n_fu_120                              |   5|   0|    5|          0|
    |or_ln145_reg_785                      |   1|   0|    1|          0|
    |or_ln145_reg_785_pp0_iter1_reg        |   1|   0|    1|          0|
    |s_126_fu_96                           |  32|   0|   32|          0|
    |s_reg_869                             |  32|   0|   32|          0|
    |select_ln143_1_reg_780                |   5|   0|    5|          0|
    |select_ln143_1_reg_780_pp0_iter1_reg  |   5|   0|    5|          0|
    |select_ln146_reg_791                  |   3|   0|    3|          0|
    |y_fu_112                              |   7|   0|    7|          0|
    |add_ln153_reg_829                     |  64|  32|   11|          0|
    |icmp_ln148_1_reg_815                  |  64|  32|    1|          0|
    |icmp_ln150_1_reg_811                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 548|  96|  373|          4|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1453_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1453_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1453_p_opcode  |  out|    2|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1453_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1453_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1461_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1461_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1461_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1461_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1469_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1469_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1469_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1469_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|grp_fu_1469_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q0            |   in|   32|   ap_memory|                                                                  Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q1            |   in|   32|   ap_memory|                                                                  Weights|         array|
|OutPadConv5_address0  |  out|   11|   ap_memory|                                                              OutPadConv5|         array|
|OutPadConv5_ce0       |  out|    1|   ap_memory|                                                              OutPadConv5|         array|
|OutPadConv5_q0        |   in|   32|   ap_memory|                                                              OutPadConv5|         array|
|OutConv5_address0     |  out|   11|   ap_memory|                                                                 OutConv5|         array|
|OutConv5_ce0          |  out|    1|   ap_memory|                                                                 OutConv5|         array|
|OutConv5_we0          |  out|    1|   ap_memory|                                                                 OutConv5|         array|
|OutConv5_d0           |  out|   32|   ap_memory|                                                                 OutConv5|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

