// Seed: 2568388699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    output wire id_7
    , id_26,
    output tri0 id_8,
    input uwire id_9
    , id_27,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    input tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    input supply0 id_18,
    input wand id_19,
    input wand id_20,
    output supply1 id_21,
    input tri0 id_22,
    input uwire id_23,
    input wand id_24
);
  final begin
    id_0 <= 1;
  end
  module_0(
      id_26, id_27, id_26, id_27
  );
endmodule
