{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497610254759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497610254759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 10:50:54 2017 " "Processing started: Fri Jun 16 10:50:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497610254759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497610254759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Scoreboard -c Scoreboard " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Scoreboard -c Scoreboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497610254759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_7_1200mv_85c_slow.vho D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_7_1200mv_85c_slow.vho in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610256103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_7_1200mv_0c_slow.vho D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_7_1200mv_0c_slow.vho in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610256603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_min_1200mv_0c_fast.vho D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_min_1200mv_0c_fast.vho in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610257088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard.vho D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard.vho in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610257572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_7_1200mv_85c_vhd_slow.sdo D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610258123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_7_1200mv_0c_vhd_slow.sdo D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610258576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_min_1200mv_0c_vhd_fast.sdo D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610259045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Scoreboard_vhd.sdo D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/ simulation " "Generated file Scoreboard_vhd.sdo in folder \"D:/Universidade/Projetos/1_ano/LSD/Scoreboard/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/LSDig-ProjFinal-P11-84745_84760/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497610259529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497610259670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 10:50:59 2017 " "Processing ended: Fri Jun 16 10:50:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497610259670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497610259670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497610259670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497610259670 ""}
