module model #(parameter
  DATA_WIDTH = 16
) (
  input clk,
  input resetn,
  input din,
  output logic [DATA_WIDTH-1:0] dout
);

reg [DATA_WIDTH-1:0] temp;

always @(posedge clk) begin
  if(!resetn) begin
    temp <= 0;
  end
  else begin
    temp <= {temp[DATA_WIDTH-2:0],din};
  end
end

assign dout = temp; 

endmodule
