{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@112:122@HdlIdDef", "  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@110:120", "  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@111:121", "  wire              tdd_counter_reset_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@118:128", "  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@109:119", "  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@115:125", "  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@116:126", "  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@108:118", "\n  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@114:124", "  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@113:123", "  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@117:127", "  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n"]], "Diff Content": {"Delete": [[117, "  wire   [21:0]     tdd_counter_init_s;\n"]], "Add": []}}