
---------- Begin Simulation Statistics ----------
final_tick                                  766089144                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68475                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696328                       # Number of bytes of host memory used
host_op_rate                                   139257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.37                       # Real time elapsed on the host
host_tick_rate                               22288108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2353606                       # Number of instructions simulated
sim_ops                                       4786561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000766                       # Number of seconds simulated
sim_ticks                                   766089144                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               550406                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26718                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            427508                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             352485                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          550406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197921                       # Number of indirect misses.
system.cpu.branchPred.lookups                  720922                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  149288                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16537                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1970070                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1092345                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26814                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     542219                       # Number of branches committed
system.cpu.commit.bw_lim_events                283281                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          764136                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2353606                       # Number of instructions committed
system.cpu.commit.committedOps                4786561                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1877280                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.549732                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.841228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       679677     36.21%     36.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       226139     12.05%     48.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       235439     12.54%     60.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       210204     11.20%     71.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       128646      6.85%     78.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        39563      2.11%     80.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        40032      2.13%     83.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34299      1.83%     84.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       283281     15.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1877280                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      10469                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               117358                       # Number of function calls committed.
system.cpu.commit.int_insts                   4691973                       # Number of committed integer instructions.
system.cpu.commit.loads                        689655                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        88513      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3382653     70.67%     72.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5466      0.11%     72.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     72.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            501      0.01%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               4      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     72.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1970      0.04%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           5473      0.11%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             3      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          687693     14.37%     87.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         612262     12.79%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1962      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4786561                       # Class of committed instruction
system.cpu.commit.refs                        1301917                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2353606                       # Number of Instructions Simulated
system.cpu.committedOps                       4786561                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.977466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.977466                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                322918                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5885290                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   732534                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    812888                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27066                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93165                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      738358                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           793                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      638680                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            33                       # TLB misses on write requests
system.cpu.fetch.Branches                      720922                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    486783                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1164202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2921161                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           594                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   54132                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.313367                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             796453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             501773                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.269756                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1988571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.090453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.519065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   996979     50.14%     50.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    46673      2.35%     52.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61896      3.11%     55.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   102617      5.16%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    59291      2.98%     63.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50135      2.52%     66.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    41155      2.07%     68.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   106099      5.34%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   523726     26.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1988571                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     17449                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9510                       # number of floating regfile writes
system.cpu.idleCycles                          311998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31565                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   576303                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.239333                       # Inst execution rate
system.cpu.iew.exec_refs                      1376793                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     638680                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   87993                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                804990                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                708                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2345                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               691117                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5550713                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                738113                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             47468                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5151740                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     84                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   153                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27066                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   253                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           347263                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          419                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115332                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        78854                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            344                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        24317                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7248                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6509665                       # num instructions consuming a value
system.cpu.iew.wb_count                       5135018                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.543546                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3538305                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.232064                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5144113                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8509874                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3910707                       # number of integer regfile writes
system.cpu.ipc                               1.023054                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.023054                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             98656      1.90%      1.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3690977     70.99%     72.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5775      0.11%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 514      0.01%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    6      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2422      0.05%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5955      0.11%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               745707     14.34%     87.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              646405     12.43%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2692      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5199214                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   12242                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               24442                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        11896                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15083                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       65154                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012532                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43154     66.23%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.01%     66.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     41      0.06%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     66.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13155     20.19%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8797     13.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5153470                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12430842                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5123122                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6300094                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5548558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5199214                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          764132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3137                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1227060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1988571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.614548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.199374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              551053     27.71%     27.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              151668      7.63%     35.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              290532     14.61%     49.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              281653     14.16%     64.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              309653     15.57%     79.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              172029      8.65%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              129255      6.50%     94.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               74588      3.75%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               28140      1.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1988571                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.259969                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      486885                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           148                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            169851                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36189                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               804990                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              691117                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2271726                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          2300569                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   92442                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4640237                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  45279                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   777502                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    553                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   132                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14488958                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5764254                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5633130                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    857199                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 172285                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27066                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                233568                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   992861                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             18930                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9616181                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            794                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 16                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    364670                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             12                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7144696                       # The number of ROB reads
system.cpu.rob.rob_writes                    11213465                       # The number of ROB writes
system.cpu.timesIdled                            7538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::WritebackClean         8360                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadExReq               611                       # Transaction distribution
system.membus.trans_dist::ReadExResp              611                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           224                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        25574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1085888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1085888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1143104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9442                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000424                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020579                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9438     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9442                       # Request fanout histogram
system.membus.reqLayer2.occupancy            55860189                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43247061                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4467957                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         550848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          53440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             604288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       550848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        550848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            8607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           59                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 59                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         719039037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69756895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             788795932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    719039037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        719039037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4928930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4928930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4928930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        719039037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69756895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            793724862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000793004734                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                555                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8417                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7802                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               13                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18068484                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                46287234                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12005.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30755.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     455                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.216117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.527033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.850818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          152     27.84%     27.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          208     38.10%     65.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92     16.85%     82.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      5.31%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      2.01%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      2.93%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.47%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.10%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.771429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.902123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.507202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              7     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            14     40.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             9     25.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      2.86%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.813143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.263582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23     65.71%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     20.00%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4     11.43%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  96320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  507968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  604288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               538688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       125.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    788.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     766086334                       # Total gap between requests
system.mem_ctrls.avgGap                      42896.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 56056139.597247704864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69673353.836221441627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49289303.073585912585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         8607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21476235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24810999                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20488142152                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2495.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29713.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2434138.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6454560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1299780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        284906520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         54257280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          410630190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.008366                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    138447126                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    602162018                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1642200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               865260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4291140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1780020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        135386400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        180168960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          384368700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.728425                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    467173394                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    273435750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       766089144                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       477029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           477029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       477029                       # number of overall hits
system.cpu.icache.overall_hits::total          477029                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9754                       # number of overall misses
system.cpu.icache.overall_misses::total          9754                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    257064012                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    257064012                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    257064012                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    257064012                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       486783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       486783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       486783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       486783                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020038                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26354.727496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26354.727496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26354.727496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26354.727496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8360                       # number of writebacks
system.cpu.icache.writebacks::total              8360                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1147                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         8607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8607                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    221564541                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    221564541                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    221564541                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    221564541                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017681                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017681                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017681                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017681                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25742.365633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25742.365633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25742.365633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25742.365633                       # average overall mshr miss latency
system.cpu.icache.replacements                   8360                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       477029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          477029                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9754                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    257064012                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    257064012                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       486783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       486783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26354.727496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26354.727496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    221564541                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    221564541                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25742.365633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25742.365633                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           242.960602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               96566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.550957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   242.960602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            982173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           982173                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1001324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1001324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1001324                       # number of overall hits
system.cpu.dcache.overall_hits::total         1001324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1256                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1256                       # number of overall misses
system.cpu.dcache.overall_misses::total          1256                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     78800466                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     78800466                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     78800466                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     78800466                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1002580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1002580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1002580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1002580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001253                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001253                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62739.224522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62739.224522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62739.224522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62739.224522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          476                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.dcache.writebacks::total                59                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          421                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          835                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     51185362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51185362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     51185362                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51185362                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000833                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000833                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000833                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61299.834731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61299.834731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61299.834731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61299.834731                       # average overall mshr miss latency
system.cpu.dcache.replacements                     85                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       389676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          389676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     42099356                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     42099356                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       390318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       390318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65575.320872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65575.320872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15150279                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15150279                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67334.573333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67334.573333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       611648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         611648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36701110                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36701110                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       612262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       612262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59773.794788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59773.794788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36035083                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36035083                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59073.906557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59073.906557                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    766089144                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           529.951473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.352941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   529.951473                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.517531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.517531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2005995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2005995                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1283568480                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145132                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697352                       # Number of bytes of host memory used
host_op_rate                                   273151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.92                       # Real time elapsed on the host
host_tick_rate                               16209831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4633120                       # Number of instructions simulated
sim_ops                                       8719992                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000517                       # Number of seconds simulated
sim_ticks                                   517479336                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               252906                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9041                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60021                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             252338                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          252906                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              568                       # Number of indirect misses.
system.cpu.branchPred.lookups                  451136                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  193236                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    501255                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   423866                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              9041                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     351943                       # Number of branches committed
system.cpu.commit.bw_lim_events                266346                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          896412                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2279514                       # Number of instructions committed
system.cpu.commit.committedOps                3933431                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1436806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.737622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.137694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       484668     33.73%     33.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       338088     23.53%     57.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       100158      6.97%     64.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49654      3.46%     67.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        78450      5.46%     73.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11961      0.83%     73.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10675      0.74%     74.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        96806      6.74%     81.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       266346     18.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1436806                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               151405                       # Number of function calls committed.
system.cpu.commit.int_insts                   3933431                       # Number of committed integer instructions.
system.cpu.commit.loads                        881560                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2408027     61.22%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          881560     22.41%     83.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         643844     16.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3933431                       # Class of committed instruction
system.cpu.commit.refs                        1525404                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2279514                       # Number of Instructions Simulated
system.cpu.committedOps                       3933431                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.681721                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.681721                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                390890                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4933043                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   401849                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    626426                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9215                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                124232                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      957997                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      732367                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      451136                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    573944                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        966049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2922858                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   18430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.290308                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             577348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             445574                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.880871                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1552612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.249732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.426107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   688370     44.34%     44.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    46357      2.99%     47.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    81119      5.22%     52.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    87865      5.66%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    77397      4.98%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20965      1.35%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    71585      4.61%     69.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   102172      6.58%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   376782     24.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1552612                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            1380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9107                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   413372                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.894900                       # Inst execution rate
system.cpu.iew.exec_refs                      1690364                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     732367                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  106591                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1075464                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               799454                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4829851                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                957997                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             29090                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4498651                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   774                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9215                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   774                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           726647                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          881                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       193905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       155608                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            212                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1868                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7239                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5715177                       # num instructions consuming a value
system.cpu.iew.wb_count                       4485083                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.535289                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3059272                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.886169                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4497523                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8365596                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3351783                       # number of integer regfile writes
system.cpu.ipc                               1.466876                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.466876                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2816213     62.20%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               969583     21.41%     83.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              741943     16.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4527739                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       19274                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004257                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      52      0.27%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13884     72.03%     72.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5338     27.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4547013                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10627387                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4485083                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5726462                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4829849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4527739                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          896412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                21                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1093985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1552612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.916208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.737314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              208714     13.44%     13.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              116557      7.51%     20.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              258671     16.66%     37.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              378583     24.38%     61.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              312813     20.15%     82.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              186876     12.04%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               65008      4.19%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               20709      1.33%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4681      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1552612                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.913618                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      573944                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            597878                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           131150                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1075464                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              799454                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2349634                       # number of misc regfile reads
system.cpu.numCycles                          1553992                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  119947                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3333801                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  98058                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   459705                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  93025                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              12427478                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4889254                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4116253                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    691185                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77897                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9215                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                272560                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   782452                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          9264283                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    621489                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6000303                       # The number of ROB reads
system.cpu.rob.rob_writes                     9775512                       # The number of ROB writes
system.cpu.timesIdled                               9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            38                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 19                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             6                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                19                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      19    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  19                       # Request fanout histogram
system.membus.reqLayer2.occupancy              108178                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              68700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              32250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1607794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            742059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2349852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1607794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1607794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         247353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               247353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         247353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1607794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           742059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2597205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175805842                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          19                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         15                       # Number of write requests accepted
system.mem_ctrls.readBursts                        19                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       111746                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      95000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  467996                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5881.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24631.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       15                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      13                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    19                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   15                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.222222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.496098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.227910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4     44.44%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1     11.11%     55.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2     22.22%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1     11.11%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             52                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   1216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     198065882                       # Total gap between requests
system.mem_ctrls.avgGap                    5825467.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1607793.668499257648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 742058.616230426589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1978822.976614471059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           15                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       314246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       153750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    509657368                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24172.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33977157.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               42840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         12398640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188270880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          241375035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.443814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    489339508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     10979828                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                15180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               92820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          9576570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        190647360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          240954210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.630593                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    495555980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4763356                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       517479336                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       573925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           573925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       573925                       # number of overall hits
system.cpu.icache.overall_hits::total          573925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1091574                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1091574                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1091574                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1091574                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       573944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       573944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       573944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       573944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57451.263158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57451.263158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57451.263158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57451.263158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       733807                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       733807                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       733807                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       733807                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56446.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56446.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56446.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56446.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       573925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          573925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1091574                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1091574                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       573944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       573944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57451.263158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57451.263158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       733807                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       733807                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56446.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56446.692308                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               31393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2414.846154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1147901                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1147901                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       875188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           875188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       875188                       # number of overall hits
system.cpu.dcache.overall_hits::total          875188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::total             6                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       347652                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       347652                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       347652                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       347652                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       875194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       875194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       875194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       875194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        57942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        57942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        57942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        57942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data            6                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       342993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       342993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       342993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       342993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57165.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57165.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57165.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57165.500000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       231344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          231344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       347652                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       347652                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       231350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       231350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        57942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        57942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            6                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       342993                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       342993                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57165.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57165.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       643844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         643844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       643844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       643844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    517479336                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 232                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.666667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.732422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1750394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1750394                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1344560427                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1464576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700424                       # Number of bytes of host memory used
host_op_rate                                  2751350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.34                       # Real time elapsed on the host
host_tick_rate                               18265791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4890114                       # Number of instructions simulated
sim_ops                                       9186981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    60991947                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               491                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15935                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              21543                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           29891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8348                       # Number of indirect misses.
system.cpu.branchPred.lookups                   46591                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15336                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          426                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     99235                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    76086                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               491                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      43916                       # Number of branches committed
system.cpu.commit.bw_lim_events                 32488                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14585                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               256994                       # Number of instructions committed
system.cpu.commit.committedOps                 466989                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       152444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.063348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.096165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        45212     29.66%     29.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22478     14.75%     44.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18312     12.01%     56.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14671      9.62%     66.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5094      3.34%     69.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6310      4.14%     73.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3109      2.04%     75.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4770      3.13%     78.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        32488     21.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       152444                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         70                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14638                       # Number of function calls committed.
system.cpu.commit.int_insts                    466906                       # Number of committed integer instructions.
system.cpu.commit.loads                         90660                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           307973     65.95%     65.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.00%     65.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               4      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              16      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.01%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           90652     19.41%     85.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68275     14.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            466989                       # Class of committed instruction
system.cpu.commit.refs                         158935                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      256994                       # Number of Instructions Simulated
system.cpu.committedOps                        466989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.712698                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.712698                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 59329                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 487362                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    27833                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     46277                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    596                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 20667                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       93190                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            42                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       68874                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       46591                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     44651                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        103171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   319                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         268993                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                    1192                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.254375                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              50929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              36879                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.468631                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             154702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.172021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.420648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    69496     44.92%     44.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6914      4.47%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8549      5.53%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6136      3.97%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5562      3.60%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5613      3.63%     66.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3732      2.41%     68.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14007      9.05%     77.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34693     22.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               154702                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       146                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       62                       # number of floating regfile writes
system.cpu.idleCycles                           28457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  646                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    44595                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.599015                       # Inst execution rate
system.cpu.iew.exec_refs                       162062                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68874                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1971                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 93326                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 40                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                69738                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              481547                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 93188                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1040                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                476033                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    596                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            68637                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1303                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2668                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            148                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          597                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             49                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    622663                       # num instructions consuming a value
system.cpu.iew.wb_count                        474255                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.541055                       # average fanout of values written-back
system.cpu.iew.wb_producers                    336895                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.589308                       # insts written-back per cycle
system.cpu.iew.wb_sent                         474531                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   855615                       # number of integer regfile reads
system.cpu.int_regfile_writes                  360845                       # number of integer regfile writes
system.cpu.ipc                               1.403120                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.403120                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               135      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                314398     65.90%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    2      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   10      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   20      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.01%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                93376     19.57%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69044     14.47%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              19      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 477069                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     115                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 231                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           90                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                172                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4462                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009353                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1661     37.23%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1889     42.34%     79.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   909     20.37%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 481281                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1113178                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       474165                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            496106                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     481437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    477069                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 110                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               103                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        20690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        154702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.083793                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.041965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               18847     12.18%     12.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16293     10.53%     22.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               28609     18.49%     41.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               31646     20.46%     61.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22967     14.85%     76.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16396     10.60%     87.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9298      6.01%     93.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6184      4.00%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4462      2.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          154702                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.604671                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       44652                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             9                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             32550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9080                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                93326                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               69738                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  238570                       # number of misc regfile reads
system.cpu.numCycles                           183159                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2594                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                429795                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13015                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    36936                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3927                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1218594                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 485367                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              447523                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     57801                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  36136                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    596                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 56724                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17760                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               191                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           872875                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             51                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    107757                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       601530                       # The number of ROB reads
system.cpu.rob.rob_writes                      965397                       # The number of ROB writes
system.cpu.timesIdled                             169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::WritebackClean          255                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq                13                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           95                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           95                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        33216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               305                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006557                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.080844                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     303     99.34%     99.34% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.66%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 305                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1713199                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1394205                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             221338                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         277020178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          43022073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320042251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    277020178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        277020178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5246594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5246594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5246594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        277020178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         43022073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            325288845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001164404296                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 827                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        260                       # Number of write requests accepted
system.mem_ctrls.readBursts                       305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               11                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5480143                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                11067643                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18389.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37139.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      230                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     202                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.963636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.954848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.477769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           34     30.91%     30.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26     23.64%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     13.64%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11     10.00%     78.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      7.27%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      4.55%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      4.55%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.82%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.562500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.342540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.032463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15                2     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16                4     25.00%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17                1      6.25%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18                1      6.25%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19                2     12.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20                3     18.75%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21                1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24                1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25                1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  19072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   16384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   19520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       312.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       268.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     380403882                       # Total gap between requests
system.mem_ctrls.avgGap                     673281.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        16512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 270724264.631197929382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41972754.206387273967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 268625626.920878589153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9562453                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1505190                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14031803537                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36221.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36711.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53968475.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              935340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             422820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         10853370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         14281440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           31842795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.081956                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     37011375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     21900572                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               571200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1192380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             913500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         11377770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         13839840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           33096435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.636145                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     35875411                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     23036536                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        60991947                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        44310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            44310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        44310                       # number of overall hits
system.cpu.icache.overall_hits::total           44310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          341                       # number of overall misses
system.cpu.icache.overall_misses::total           341                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22677966                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22677966                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22677966                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22677966                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        44651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        44651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        44651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        44651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007637                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007637                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007637                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007637                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66504.299120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66504.299120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66504.299120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66504.299120                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          255                       # number of writebacks
system.cpu.icache.writebacks::total               255                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18233816                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18233816                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18233816                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18233816                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005913                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005913                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005913                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005913                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69067.484848                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69067.484848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69067.484848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69067.484848                       # average overall mshr miss latency
system.cpu.icache.replacements                    255                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        44310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           44310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22677966                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22677966                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        44651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        44651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007637                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007637                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66504.299120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66504.299120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18233816                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18233816                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005913                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005913                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69067.484848                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69067.484848                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.837671                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              976189                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1910.350294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.837671                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             89566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            89566                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        91428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            91428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        91428                       # number of overall hits
system.cpu.dcache.overall_hits::total           91428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           57                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           57                       # number of overall misses
system.cpu.dcache.overall_misses::total            57                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3750286                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3750286                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3750286                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3750286                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        91485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        91485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        91485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        91485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65794.491228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65794.491228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65794.491228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65794.491228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          135                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           16                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           41                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           41                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2843049                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2843049                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2843049                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2843049                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000448                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000448                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000448                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000448                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69342.658537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69342.658537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69342.658537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69342.658537                       # average overall mshr miss latency
system.cpu.dcache.replacements                     13                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           44                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2800566                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2800566                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63649.227273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63649.227273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1962938                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1962938                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67687.517241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67687.517241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       949720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       949720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73055.384615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73055.384615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       880111                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       880111                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73342.583333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73342.583333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     60991947                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           759.849759                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1967115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2486.871049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   759.849759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.742041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.742041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            183011                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           183011                       # Number of data accesses

---------- End Simulation Statistics   ----------
