{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 13:09:59 2017 " "Info: Processing started: Tue Nov 21 13:09:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete_MIPS -c Complete_MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_MIPS -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file complete_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_MIPS " "Info: Found entity 1: Complete_MIPS" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Memory.v(23) " "Warning (10273): Verilog HDL warning at Memory.v(23): extended using \"x\" or \"z\"" {  } { { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "j J MIPS.v(35) " "Info (10281): Verilog HDL Declaration information at MIPS.v(35): object \"j\" differs only in case from object \"J\" in the same scope" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_MIPS.v(37) " "Warning (10268): Verilog HDL information at tb_MIPS.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "tb_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/tb_MIPS.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_MIPS " "Info: Found entity 1: tb_MIPS" {  } { { "tb_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/tb_MIPS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_MIPS " "Info: Elaborating entity \"Complete_MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:CPU " "Info: Elaborating entity \"MIPS\" for hierarchy \"MIPS:CPU\"" {  } { { "Complete_MIPS.v" "CPU" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MIPS:CPU\|Register:REG " "Info: Elaborating entity \"Register\" for hierarchy \"MIPS:CPU\|Register:REG\"" {  } { { "MIPS.v" "REG" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM " "Info: Elaborating entity \"Memory\" for hierarchy \"Memory:MEM\"" {  } { { "Complete_MIPS.v" "MEM" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 127 Memory.v(20) " "Warning (10850): Verilog HDL warning at Memory.v(20): number of words (27) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "MIPS:CPU\|Register:REG\|REG~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|Register:REG\|REG~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif " "Info: Parameter INIT_FILE set to db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Register.v" "REG~0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Register.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "MIPS:CPU\|Register:REG\|REG~1 " "Info: Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|Register:REG\|REG~1\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif " "Info: Parameter INIT_FILE set to db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Register.v" "REG~1" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Register.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Memory:MEM\|RAM~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Memory:MEM\|RAM~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Info: Parameter WIDTHAD_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Info: Parameter NUMWORDS_A set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Info: Parameter WIDTHAD_B set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Info: Parameter NUMWORDS_B set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif " "Info: Parameter INIT_FILE set to db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Memory.v" "RAM~0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0 " "Info: Elaborated megafunction instantiation \"MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0 " "Info: Instantiated megafunction \"MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_75m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75m1 " "Info: Found entity 1: altsyncram_75m1" {  } { { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:MEM\|altsyncram:RAM_rtl_2 " "Info: Elaborated megafunction instantiation \"Memory:MEM\|altsyncram:RAM_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:MEM\|altsyncram:RAM_rtl_2 " "Info: Instantiated megafunction \"Memory:MEM\|altsyncram:RAM_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Info: Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Info: Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n0m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n0m1 " "Info: Found entity 1: altsyncram_n0m1" {  } { { "db/altsyncram_n0m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_n0m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[0\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[0\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[1\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a1 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[1\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[2\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a2 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[2\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[3\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a3 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[3\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[4\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a4 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[4\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[5\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a5 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[5\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[6\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a6 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[6\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[7\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a7 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[7\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[8\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a8 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[8\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a8\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[9\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a9 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[9\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a9\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[10\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a10 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[10\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a10\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[11\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a11 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[11\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a11\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[12\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a12 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[12\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a12\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[13\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a13 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[13\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a13\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[14\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a14 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[14\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a14\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[15\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a15 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[15\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a15\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[16\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a16 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[16\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a16\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[17\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a17 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[17\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a17\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[18\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a18 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[18\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a18\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[19\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a19 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[19\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a19\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[20\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a20 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[20\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a20\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[21\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a21 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[21\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a21\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[22\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a22 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[22\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a22\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[23\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a23 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[23\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a23\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[24\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a24 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[24\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a24\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[25\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a25 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[25\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a25\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[26\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a26 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[26\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a26\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[27\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a27 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[27\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a27\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[28\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a28 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[28\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a28\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[29\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a29 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[29\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a29\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[30\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a30 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[30\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a30\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "MIPS:CPU\|Mem_Bus\[31\] Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a31 " "Warning: Converted the fan-out from the tri-state buffer \"MIPS:CPU\|Mem_Bus\[31\]\" to the node \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a31\" into an OR gate" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MIPS:CPU\|state~2 " "Info: Register \"MIPS:CPU\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MIPS:CPU\|state~3 " "Info: Register \"MIPS:CPU\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.map.smsg " "Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Warning: Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[7\] " "Warning (15610): No output dependent on input pin \"AddressTB\[7\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[8\] " "Warning (15610): No output dependent on input pin \"AddressTB\[8\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[9\] " "Warning (15610): No output dependent on input pin \"AddressTB\[9\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[10\] " "Warning (15610): No output dependent on input pin \"AddressTB\[10\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[11\] " "Warning (15610): No output dependent on input pin \"AddressTB\[11\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[12\] " "Warning (15610): No output dependent on input pin \"AddressTB\[12\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[13\] " "Warning (15610): No output dependent on input pin \"AddressTB\[13\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[14\] " "Warning (15610): No output dependent on input pin \"AddressTB\[14\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[15\] " "Warning (15610): No output dependent on input pin \"AddressTB\[15\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[16\] " "Warning (15610): No output dependent on input pin \"AddressTB\[16\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[17\] " "Warning (15610): No output dependent on input pin \"AddressTB\[17\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[18\] " "Warning (15610): No output dependent on input pin \"AddressTB\[18\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[19\] " "Warning (15610): No output dependent on input pin \"AddressTB\[19\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[20\] " "Warning (15610): No output dependent on input pin \"AddressTB\[20\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[21\] " "Warning (15610): No output dependent on input pin \"AddressTB\[21\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[22\] " "Warning (15610): No output dependent on input pin \"AddressTB\[22\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[23\] " "Warning (15610): No output dependent on input pin \"AddressTB\[23\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[24\] " "Warning (15610): No output dependent on input pin \"AddressTB\[24\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[25\] " "Warning (15610): No output dependent on input pin \"AddressTB\[25\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[26\] " "Warning (15610): No output dependent on input pin \"AddressTB\[26\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[27\] " "Warning (15610): No output dependent on input pin \"AddressTB\[27\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[28\] " "Warning (15610): No output dependent on input pin \"AddressTB\[28\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[29\] " "Warning (15610): No output dependent on input pin \"AddressTB\[29\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[30\] " "Warning (15610): No output dependent on input pin \"AddressTB\[30\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddressTB\[31\] " "Warning (15610): No output dependent on input pin \"AddressTB\[31\]\"" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1194 " "Info: Implemented 1194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "997 " "Info: Implemented 997 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 13:10:06 2017 " "Info: Processing ended: Tue Nov 21 13:10:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
