--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controlador.twx controlador.ncd -o controlador.twr
controlador.pcf -ucf controlador_cf.ucf

Design file:              controlador.ncd
Physical constraint file: controlador.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1322 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.283ns.
--------------------------------------------------------------------------------

Paths for end point E (SLICE_X22Y84.SR), 239 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_0 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.283ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_0 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.YQ      Tcko                  0.652   cuenta<1>
                                                       cuenta_0
    SLICE_X21Y78.F4      net (fanout=1)        0.364   cuenta<0>
    SLICE_X21Y78.COUT    Topcyf                1.162   cuenta_addsub0000<0>
                                                       Madd_cuenta_addsub0000_lut<0>_INV_0
                                                       Madd_cuenta_addsub0000_cy<0>
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X21Y79.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X21Y79.COUT    Tbyp                  0.118   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X21Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X21Y80.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X21Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X21Y81.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X21Y82.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X21Y83.Y       Tciny                 0.869   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_xor<11>
    SLICE_X22Y82.F4      net (fanout=2)        0.364   cuenta_addsub0000<11>
    SLICE_X22Y82.X       Tilo                  0.759   N57
                                                       Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X23Y84.G4      net (fanout=1)        0.313   N57
    SLICE_X23Y84.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y85.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y84.SR      net (fanout=1)        1.299   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y84.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (5.943ns logic, 2.340ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_11 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_11 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y82.XQ      Tcko                  0.592   cuenta<11>
                                                       cuenta_11
    SLICE_X19Y85.G1      net (fanout=2)        1.104   cuenta<11>
    SLICE_X19Y85.COUT    Topcyg                1.001   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_lut<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y86.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X23Y82.F2      net (fanout=23)       1.426   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X23Y82.COUT    Topcyf                1.162   cuenta<4>
                                                       cuenta_mux0000<4>1
                                                       Mcompar_E_cmp_lt0000_cy<0>
                                                       Mcompar_E_cmp_lt0000_cy<1>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<1>
    SLICE_X23Y83.COUT    Tbyp                  0.118   cuenta<6>
                                                       Mcompar_E_cmp_lt0000_cy<2>
                                                       Mcompar_E_cmp_lt0000_cy<3>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<3>
    SLICE_X23Y84.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_cy<4>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y85.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y84.SR      net (fanout=1)        1.299   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y84.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (4.423ns logic, 3.829ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_1 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.231ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_1 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.XQ      Tcko                  0.592   cuenta<1>
                                                       cuenta_1
    SLICE_X21Y78.G1      net (fanout=1)        0.533   cuenta<1>
    SLICE_X21Y78.COUT    Topcyg                1.001   cuenta_addsub0000<0>
                                                       cuenta<1>_rt
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X21Y79.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X21Y79.COUT    Tbyp                  0.118   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X21Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X21Y80.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X21Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X21Y81.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X21Y82.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X21Y83.Y       Tciny                 0.869   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_xor<11>
    SLICE_X22Y82.F4      net (fanout=2)        0.364   cuenta_addsub0000<11>
    SLICE_X22Y82.X       Tilo                  0.759   N57
                                                       Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X23Y84.G4      net (fanout=1)        0.313   N57
    SLICE_X23Y84.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y85.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y84.SR      net (fanout=1)        1.299   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y84.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (5.722ns logic, 2.509ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_0 (SLICE_X21Y40.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_8 (FF)
  Destination:          u0/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.015 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_8 to u0/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.XQ      Tcko                  0.591   u0/count<8>
                                                       u0/count_8
    SLICE_X25Y45.G1      net (fanout=3)        0.926   u0/count<8>
    SLICE_X25Y45.COUT    Topcyg                1.001   u0/Mcompar_count_cmp_lt0000_cy<1>
                                                       u0/Mcompar_count_cmp_lt0000_lut<1>_INV_0
                                                       u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.SR      net (fanout=12)       1.450   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.CLK     Tsrck                 0.910   u0/count<0>
                                                       u0/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (3.378ns logic, 2.376ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_7 (FF)
  Destination:          u0/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.015 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_7 to u0/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.YQ      Tcko                  0.587   u0/count<6>
                                                       u0/count_7
    SLICE_X25Y45.F3      net (fanout=3)        0.745   u0/count<7>
    SLICE_X25Y45.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<1>
                                                       u0/count<7>_rt
                                                       u0/Mcompar_count_cmp_lt0000_cy<0>
                                                       u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.SR      net (fanout=12)       1.450   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.CLK     Tsrck                 0.910   u0/count<0>
                                                       u0/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (3.535ns logic, 2.195ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_9 (FF)
  Destination:          u0/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.015 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_9 to u0/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.587   u0/count<8>
                                                       u0/count_9
    SLICE_X25Y46.F2      net (fanout=3)        0.754   u0/count<9>
    SLICE_X25Y46.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_lut<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.SR      net (fanout=12)       1.450   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.CLK     Tsrck                 0.910   u0/count<0>
                                                       u0/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (3.417ns logic, 2.204ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_1 (SLICE_X21Y40.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_8 (FF)
  Destination:          u0/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.015 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_8 to u0/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.XQ      Tcko                  0.591   u0/count<8>
                                                       u0/count_8
    SLICE_X25Y45.G1      net (fanout=3)        0.926   u0/count<8>
    SLICE_X25Y45.COUT    Topcyg                1.001   u0/Mcompar_count_cmp_lt0000_cy<1>
                                                       u0/Mcompar_count_cmp_lt0000_lut<1>_INV_0
                                                       u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.SR      net (fanout=12)       1.450   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.CLK     Tsrck                 0.910   u0/count<0>
                                                       u0/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (3.378ns logic, 2.376ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_7 (FF)
  Destination:          u0/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.015 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_7 to u0/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.YQ      Tcko                  0.587   u0/count<6>
                                                       u0/count_7
    SLICE_X25Y45.F3      net (fanout=3)        0.745   u0/count<7>
    SLICE_X25Y45.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<1>
                                                       u0/count<7>_rt
                                                       u0/Mcompar_count_cmp_lt0000_cy<0>
                                                       u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X25Y46.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.SR      net (fanout=12)       1.450   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.CLK     Tsrck                 0.910   u0/count<0>
                                                       u0/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (3.535ns logic, 2.195ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_9 (FF)
  Destination:          u0/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.015 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_9 to u0/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.587   u0/count<8>
                                                       u0/count_9
    SLICE_X25Y46.F2      net (fanout=3)        0.754   u0/count<9>
    SLICE_X25Y46.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_lut<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X25Y47.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X25Y48.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X25Y49.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X25Y50.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.SR      net (fanout=12)       1.450   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X21Y40.CLK     Tsrck                 0.910   u0/count<0>
                                                       u0/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (3.417ns logic, 2.204ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/count_2 (SLICE_X21Y41.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/count_2 (FF)
  Destination:          u0/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/count_2 to u0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.XQ      Tcko                  0.473   u0/count<2>
                                                       u0/count_2
    SLICE_X21Y41.F3      net (fanout=1)        0.306   u0/count<2>
    SLICE_X21Y41.CLK     Tckf        (-Th)    -0.801   u0/count<2>
                                                       u0/count<2>_rt
                                                       u0/Mcount_count_xor<2>
                                                       u0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.274ns logic, 0.306ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_10 (SLICE_X21Y45.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/count_10 (FF)
  Destination:          u0/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/count_10 to u0/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.XQ      Tcko                  0.473   u0/count<10>
                                                       u0/count_10
    SLICE_X21Y45.F3      net (fanout=3)        0.348   u0/count<10>
    SLICE_X21Y45.CLK     Tckf        (-Th)    -0.801   u0/count<10>
                                                       u0/count<10>_rt
                                                       u0/Mcount_count_xor<10>
                                                       u0/count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_14 (SLICE_X21Y47.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/count_14 (FF)
  Destination:          u0/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/count_14 to u0/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.XQ      Tcko                  0.473   u0/count<14>
                                                       u0/count_14
    SLICE_X21Y47.F3      net (fanout=3)        0.348   u0/count<14>
    SLICE_X21Y47.CLK     Tckf        (-Th)    -0.801   u0/count<14>
                                                       u0/count<14>_rt.1
                                                       u0/Mcount_count_xor<14>
                                                       u0/count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X20Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X20Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X20Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.283|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1322 paths, 0 nets, and 214 connections

Design statistics:
   Minimum period:   8.283ns{1}   (Maximum frequency: 120.729MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 17 13:59:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



