- `cellsXOR` now uses `const int * __restrict`/`int * __restrict` pointers plus cached row/cell indices so the OpenMP target kernel recomputes the `i * N` multiplier only once per iteration and clearly signals the lack of aliasing while keeping the existing collapse(2) layout (`data/src/microXORh-omp/main.cpp:22-41`).
- Logged the collected profiling metrics, transfer split, and the two planned micro-optimizations in `data/src/microXORh-omp/optimization_plan.md:1-16` to make the bottleneck hypothesis explicit before any broader changes.
- The run still differs from `baseline_output.txt:1-3` because the current build prints `nvc++ ... -Minfo` (see `current_output.txt:1-20`), but the execution concludes with the expected “Validation passed.”

**Tests**
- `make -f Makefile.nvc clean`
- `timeout 300 env OMP_TARGET_OFFLOAD=MANDATORY make -f Makefile.nvc run` (validation passed)

Next steps:
1. Rerun the profiling stack (e.g., `nsys`) to confirm whether the cached-index/alias hints moved the needle on kernel vs. memcpy time.
2. If transfers still dominate, look into keeping `input/output` resident (persistent `omp_target_alloc` + `is_device_ptr`) or batching copies to match the CUDA driver’s transfer pattern.