#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 31 01:21:00 2020
# Process ID: 74494
# Current directory: /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1
# Command line: vivado -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74594 
WARNING: [Synth 8-2507] parameter declaration becomes local in Axi4LiteSupporter with formal parameter declaration list [/media/Second/workspace/Research/bus_test/axi4litesupporter.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port M_OUT is not allowed [/media/Second/workspace/Research/bus_test/selector.v:31]
WARNING: [Synth 8-1082] M_OUT was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port E_OUT is not allowed [/media/Second/workspace/Research/bus_test/selector.v:32]
WARNING: [Synth 8-1082] E_OUT was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port N_OUT is not allowed [/media/Second/workspace/Research/bus_test/selector.v:33]
WARNING: [Synth 8-1082] N_OUT was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.820 ; gain = 158.656 ; free physical = 150 ; free virtual = 10856
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [/media/Second/workspace/Research/bus_test/top.v:23]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter INITIAL bound to: 32 - type: integer 
	Parameter DELAY bound to: 63 - type: integer 
	Parameter READ_MAX bound to: 10000 - type: integer 
	Parameter VIRUS bound to: 7000 - type: integer 
	Parameter START_ADDR bound to: 65532 - type: integer 
	Parameter KEY_ADDR bound to: 65528 - type: integer 
	Parameter READY_ADDR bound to: 65524 - type: integer 
	Parameter RESULT_ADDR bound to: 65520 - type: integer 
	Parameter MEM_WIDTH bound to: 16 - type: integer 
	Parameter RSA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Selector' [/media/Second/workspace/Research/bus_test/selector.v:23]
	Parameter RSA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Selector' (1#1) [/media/Second/workspace/Research/bus_test/selector.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'M_OUT' does not match port width (1) of module 'Selector' [/media/Second/workspace/Research/bus_test/top.v:73]
WARNING: [Synth 8-689] width (128) of port connection 'E_OUT' does not match port width (1) of module 'Selector' [/media/Second/workspace/Research/bus_test/top.v:74]
WARNING: [Synth 8-689] width (128) of port connection 'N_OUT' does not match port width (1) of module 'Selector' [/media/Second/workspace/Research/bus_test/top.v:75]
INFO: [Synth 8-6157] synthesizing module 'OscBank' [/media/Second/workspace/Research/bus_test/osc_bank.v:23]
	Parameter COUNTER_LENGTH bound to: 16 - type: integer 
	Parameter BANK_SIZE bound to: 16 - type: integer 
	Parameter ADD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_wrapper.v:23]
	Parameter COUNTER_LENGTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osc' [/media/Second/workspace/Research/bus_test/osc.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/media/Second/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (2#1) [/media/Second/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/media/Second/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (3#1) [/media/Second/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6155] done synthesizing module 'osc' (4#1) [/media/Second/workspace/Research/bus_test/osc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'osc_counter' (5#1) [/media/Second/workspace/Research/bus_test/osc_wrapper.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'COUNT' does not match port width (128) of module 'osc_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:62]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [/media/Second/workspace/Research/bus_test/clk_wrapper.v:23]
	Parameter COUNTER_LENGTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (6#1) [/media/Second/workspace/Research/bus_test/clk_wrapper.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'COUNT' does not match port width (128) of module 'clock_counter' [/media/Second/workspace/Research/bus_test/osc_bank.v:52]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 30 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     18.81095 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (17#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [/media/Second/workspace/Research/bus_test/osc_bank.v:84]
WARNING: [Synth 8-3848] Net memDi in module/entity OscBank does not have driver. [/media/Second/workspace/Research/bus_test/osc_bank.v:44]
INFO: [Synth 8-6155] done synthesizing module 'OscBank' (18#1) [/media/Second/workspace/Research/bus_test/osc_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'Axi4LiteSupporter' [/media/Second/workspace/Research/bus_test/axi4litesupporter.v:3]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD1 bound to: 1 - type: integer 
	Parameter WR1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Axi4LiteSupporter' (19#1) [/media/Second/workspace/Research/bus_test/axi4litesupporter.v:3]
INFO: [Synth 8-6157] synthesizing module 'exponentiate' [/media/Second/workspace/Research/bus_test/rsa.v:1]
	Parameter RSA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modularMultiplication' [/media/Second/workspace/Research/bus_test/rsa.v:86]
	Parameter RSA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modularMultiplication' (20#1) [/media/Second/workspace/Research/bus_test/rsa.v:86]
INFO: [Synth 8-6155] done synthesizing module 'exponentiate' (21#1) [/media/Second/workspace/Research/bus_test/rsa.v:1]
WARNING: [Synth 8-3848] Net result in module/entity top does not have driver. [/media/Second/workspace/Research/bus_test/top.v:56]
INFO: [Synth 8-6155] done synthesizing module 'top' (22#1) [/media/Second/workspace/Research/bus_test/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (23#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_BREADY
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 2005.625 ; gain = 363.461 ; free physical = 907 ; free virtual = 11528
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 2023.438 ; gain = 381.273 ; free physical = 914 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 2023.438 ; gain = 381.273 ; free physical = 914 ; free virtual = 11535
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.188 ; gain = 0.000 ; free physical = 792 ; free virtual = 11432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2177.188 ; gain = 0.000 ; free physical = 789 ; free virtual = 11430
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 884 ; free virtual = 11525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 884 ; free virtual = 11525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/osc_bank1/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 884 ; free virtual = 11525
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'clk_count_reset_reg' into 'osc_count_reset_reg' [/media/Second/workspace/Research/bus_test/osc_bank.v:51]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Axi4LiteSupporter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                     RD1 |                               01 |                             0001
                  iSTATE |                               10 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Axi4LiteSupporter'
WARNING: [Synth 8-327] inferring latch for variable 'rdData_reg' [/media/Second/workspace/Research/bus_test/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [/media/Second/workspace/Research/bus_test/top.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'osc_bank_address_reg' [/media/Second/workspace/Research/bus_test/top.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'rsa_key_select_reg' [/media/Second/workspace/Research/bus_test/top.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:02:00 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 876 ; free virtual = 11518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 8     
	   2 Input    128 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 27    
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module OscBank 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Axi4LiteSupporter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module modularMultiplication 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 4     
	   2 Input    128 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module exponentiate 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (modularMultiplication:/\twoN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (modularMultiplication:/\twoR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[126] )
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[0]' (FDRE) to 'inst/osc_bank1/DATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[1]' (FDRE) to 'inst/osc_bank1/DATA_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[2]' (FDRE) to 'inst/osc_bank1/DATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[4]' (FDRE) to 'inst/osc_bank1/DATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[5]' (FDRE) to 'inst/osc_bank1/DATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[6]' (FDRE) to 'inst/osc_bank1/DATA_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[7]' (FDRE) to 'inst/osc_bank1/DATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[8]' (FDRE) to 'inst/osc_bank1/DATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[9]' (FDRE) to 'inst/osc_bank1/DATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[10]' (FDRE) to 'inst/osc_bank1/DATA_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[11]' (FDRE) to 'inst/osc_bank1/DATA_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[12]' (FDRE) to 'inst/osc_bank1/DATA_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[13]' (FDRE) to 'inst/osc_bank1/DATA_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/osc_bank1/DATA_reg[14]' (FDRE) to 'inst/osc_bank1/DATA_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\osc_bank1/DATA_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[16]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[17]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[18]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[19]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[20]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[21]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[22]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[23]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[24]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[25]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[26]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[27]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[28]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[29]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[30]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rdData_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[16]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[17]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[18]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[19]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[20]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[21]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[22]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[23]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[24]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[25]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[26]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[27]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[28]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[29]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[30]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[126]' (FDE) to 'inst/rsa_math/exp_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[125] )
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[31]' (LD) to 'inst/rdData_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[1]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[2]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[4]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[5]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[6]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[7]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[8]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[9]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[10]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[11]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[12]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[13]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[14]' (LD) to 'inst/rdData_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rdData_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[1]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[2]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[4]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[5]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[6]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[7]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[8]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[9]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[10]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[11]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[12]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[13]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[14]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[15]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AxiSupporter1/rdDataQ_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[125]' (FDE) to 'inst/rsa_math/exp_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[124] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[124]' (FDE) to 'inst/rsa_math/exp_reg[123]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[123] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[123]' (FDE) to 'inst/rsa_math/exp_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[122] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[122]' (FDE) to 'inst/rsa_math/exp_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[121] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[121]' (FDE) to 'inst/rsa_math/exp_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[120] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[120]' (FDE) to 'inst/rsa_math/exp_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[119] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[119]' (FDE) to 'inst/rsa_math/exp_reg[118]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[118] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[118]' (FDE) to 'inst/rsa_math/exp_reg[117]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[117] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[117]' (FDE) to 'inst/rsa_math/exp_reg[116]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[116] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[116]' (FDE) to 'inst/rsa_math/exp_reg[115]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[115] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[115]' (FDE) to 'inst/rsa_math/exp_reg[114]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[114] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[114]' (FDE) to 'inst/rsa_math/exp_reg[113]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[113] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[113]' (FDE) to 'inst/rsa_math/exp_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[112] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[112]' (FDE) to 'inst/rsa_math/exp_reg[111]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[111] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[111]' (FDE) to 'inst/rsa_math/exp_reg[110]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[110] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[110]' (FDE) to 'inst/rsa_math/exp_reg[109]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[109] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[109]' (FDE) to 'inst/rsa_math/exp_reg[108]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[108] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[108]' (FDE) to 'inst/rsa_math/exp_reg[107]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[107] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[107]' (FDE) to 'inst/rsa_math/exp_reg[106]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[106] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[106]' (FDE) to 'inst/rsa_math/exp_reg[105]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[105] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[105]' (FDE) to 'inst/rsa_math/exp_reg[104]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[104] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[104]' (FDE) to 'inst/rsa_math/exp_reg[103]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[103] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[103]' (FDE) to 'inst/rsa_math/exp_reg[102]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[102] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[102]' (FDE) to 'inst/rsa_math/exp_reg[101]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[101] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[101]' (FDE) to 'inst/rsa_math/exp_reg[100]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[100] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[100]' (FDE) to 'inst/rsa_math/exp_reg[99]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[99] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[99]' (FDE) to 'inst/rsa_math/exp_reg[98]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rsa_math/exp_reg[33] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rdData_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rsa_key_select_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:12 ; elapsed = 00:05:38 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 952 ; free virtual = 11713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:20 ; elapsed = 00:05:45 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 828 ; free virtual = 11591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:20 ; elapsed = 00:05:45 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 826 ; free virtual = 11589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:20 ; elapsed = 00:05:45 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 824 ; free virtual = 11587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin osc_bank1/blk_mem_gen_0:dina[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |    16|
|2     |LUT3       |     6|
|3     |LUT4       |    10|
|4     |LUT5       |    21|
|5     |LUT6       |    43|
|6     |MUXF7      |    18|
|7     |MUXF8      |     9|
|8     |RAMB36E1   |    16|
|9     |RAMB36E1_1 |     7|
|10    |RAMB36E1_2 |     7|
|11    |FDRE       |    30|
|12    |LD         |    17|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+------------------------------------------+------+
|      |Instance                                           |Module                                    |Cells |
+------+---------------------------------------------------+------------------------------------------+------+
|1     |top                                                |                                          |   200|
|2     |  inst                                             |top                                       |   200|
|3     |    AxiSupporter1                                  |Axi4LiteSupporter                         |    37|
|4     |    osc_bank1                                      |OscBank                                   |   138|
|5     |      blk_mem_gen_0                                |blk_mem_gen_0                             |   117|
|6     |        U0                                         |blk_mem_gen_v8_4_3                        |   117|
|7     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth                  |   117|
|8     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   117|
|9     |              \valid.cstr                          |blk_mem_gen_generic_cstr                  |   117|
|10    |                \bindec_a.bindec_inst_a            |bindec                                    |    13|
|11    |                \has_mux_a.A                       |blk_mem_gen_mux                           |    71|
|12    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|13    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|14    |                \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|15    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|16    |                \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|17    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|18    |                \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|19    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|20    |                \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|21    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|22    |                \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|23    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|24    |                \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|25    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|26    |                \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     2|
|27    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     2|
|28    |                \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     2|
|29    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     2|
|30    |                \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     2|
|31    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     2|
|32    |                \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     2|
|33    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     2|
|34    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|35    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|36    |                \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     2|
|37    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     2|
|38    |                \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     2|
|39    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     2|
|40    |                \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     2|
|41    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     2|
|42    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|43    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|44    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     2|
|45    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     2|
|46    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|47    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|48    |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     2|
|49    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     2|
|50    |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|51    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|52    |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     2|
|53    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     2|
|54    |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|55    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|56    |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|57    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
|58    |    rsa_math                                       |exponentiate                              |     2|
+------+---------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 825 ; free virtual = 11588
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 212 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:17 ; elapsed = 00:05:41 . Memory (MB): peak = 2177.188 ; gain = 381.273 ; free physical = 878 ; free virtual = 11641
Synthesis Optimization Complete : Time (s): cpu = 00:05:22 ; elapsed = 00:05:47 . Memory (MB): peak = 2177.188 ; gain = 535.023 ; free physical = 878 ; free virtual = 11641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.188 ; gain = 0.000 ; free physical = 818 ; free virtual = 11578
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
262 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:28 ; elapsed = 00:05:55 . Memory (MB): peak = 2177.188 ; gain = 759.492 ; free physical = 909 ; free virtual = 11674
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.188 ; gain = 0.000 ; free physical = 906 ; free virtual = 11673
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 57 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.199 ; gain = 0.000 ; free physical = 889 ; free virtual = 11658
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 01:27:20 2020...
