

================================================================
== Vitis HLS Report for 'array_copy'
================================================================
* Date:           Sun Feb 18 18:05:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_array_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  1.540 us|  1.540 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_array_copy_Pipeline_VITIS_LOOP_35_1_fu_88   |array_copy_Pipeline_VITIS_LOOP_35_1  |       27|       27|  0.540 us|  0.540 us|   27|   27|       no|
        |grp_array_copy_Pipeline_VITIS_LOOP_49_2_fu_96   |array_copy_Pipeline_VITIS_LOOP_49_2  |       18|       18|  0.360 us|  0.360 us|   18|   18|       no|
        |grp_array_copy_Pipeline_VITIS_LOOP_54_3_fu_102  |array_copy_Pipeline_VITIS_LOOP_54_3  |       22|       22|  0.440 us|  0.440 us|   22|   22|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     6|    1255|    1858|    -|
|Memory           |        0|     -|      60|      15|    0|
|Multiplexer      |        -|     -|       -|     237|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1391|    2110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_array_copy_Pipeline_VITIS_LOOP_35_1_fu_88   |array_copy_Pipeline_VITIS_LOOP_35_1  |        0|   0|  159|    93|    0|
    |grp_array_copy_Pipeline_VITIS_LOOP_49_2_fu_96   |array_copy_Pipeline_VITIS_LOOP_49_2  |        0|   3|   13|    82|    0|
    |grp_array_copy_Pipeline_VITIS_LOOP_54_3_fu_102  |array_copy_Pipeline_VITIS_LOOP_54_3  |        0|   0|  145|   104|    0|
    |control_s_axi_U                                 |control_s_axi                        |        0|   0|  100|   168|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U20               |fmul_32ns_32ns_32_2_max_dsp_1        |        0|   3|  128|   135|    0|
    |gmem_m_axi_U                                    |gmem_m_axi                           |        0|   0|  710|  1276|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                           |                                     |        0|   6| 1255|  1858|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |vla_u3_29fixp1_U  |vla_u3_29fixp1_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |ys_u5_27fixp_U    |ys_u5_27fixp_RAM_AUTO_1R1W    |        0|  28|   7|    0|    16|   28|     1|          448|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                              |        0|  60|  15|    0|    32|   60|     2|          960|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  49|         12|    1|         12|
    |gmem_AWADDR              |  13|          3|   64|        192|
    |gmem_AWLEN               |  13|          3|   32|         96|
    |gmem_AWVALID             |  13|          3|    1|          3|
    |gmem_BREADY              |  13|          3|    1|          3|
    |gmem_WVALID              |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |grp_fu_146_ce            |  13|          3|    1|          3|
    |grp_fu_146_p0            |  13|          3|   32|         96|
    |grp_fu_146_p1            |  13|          3|   32|         96|
    |vla_u3_29fixp1_address0  |  13|          3|    4|         12|
    |vla_u3_29fixp1_ce0       |  13|          3|    1|          3|
    |vla_u3_29fixp1_we0       |   9|          2|    1|          2|
    |ys_u5_27fixp_address0    |  13|          3|    4|         12|
    |ys_u5_27fixp_ce0         |  13|          3|    1|          3|
    |ys_u5_27fixp_we0         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 237|         55|  179|        541|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  11|   0|   11|          0|
    |grp_array_copy_Pipeline_VITIS_LOOP_35_1_fu_88_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_copy_Pipeline_VITIS_LOOP_49_2_fu_96_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_copy_Pipeline_VITIS_LOOP_54_3_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |p_cast_reg_135                                               |  62|   0|   62|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  76|   0|   76|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    array_copy|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    array_copy|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    array_copy|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    array_copy|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    array_copy|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    array_copy|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|alpha                  |   in|   32|     ap_none|         alpha|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 12 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%ys_u5_27fixp = alloca i64 1"   --->   Operation 13 'alloca' 'ys_u5_27fixp' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%vla_u3_29fixp1 = alloca i64 1"   --->   Operation 14 'alloca' 'vla_u3_29fixp1' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_35_1, i32 %alpha_read, i32 %vla_u3_29fixp1"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_35_1, i32 %alpha_read, i32 %vla_u3_29fixp1"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 17 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 17 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_49_2, i32 %vla_u3_29fixp1, i28 %ys_u5_27fixp"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63"   --->   Operation 19 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_49_2, i32 %vla_u3_29fixp1, i28 %ys_u5_27fixp"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 21 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 22 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (14.6ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 16"   --->   Operation 23 'writereq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_54_3, i32 %gmem, i62 %p_cast, i28 %ys_u5_27fixp"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_54_3, i32 %gmem, i62 %p_cast, i28 %ys_u5_27fixp"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 26 [5/5] (14.6ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 26 'writeresp' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 27 [4/5] (14.6ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 27 'writeresp' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 28 [3/5] (14.6ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 28 'writeresp' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 29 [2/5] (14.6ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 29 'writeresp' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 30 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/5] (14.6ns)   --->   "%empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 37 'writeresp' 'empty_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_read        (read         ) [ 001000000000]
ys_u5_27fixp      (alloca       ) [ 001111100000]
vla_u3_29fixp1    (alloca       ) [ 001110000000]
call_ln0          (call         ) [ 000000000000]
y_read            (read         ) [ 000000000000]
p_cast            (partselect   ) [ 000011100000]
call_ln0          (call         ) [ 000000000000]
p_cast_cast       (sext         ) [ 000000000000]
gmem_addr         (getelementptr) [ 000001111111]
empty             (writereq     ) [ 000000000000]
call_ln0          (call         ) [ 000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
empty_20          (writeresp    ) [ 000000000000]
ret_ln0           (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alpha">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_copy_Pipeline_VITIS_LOOP_35_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_copy_Pipeline_VITIS_LOOP_49_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_copy_Pipeline_VITIS_LOOP_54_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="ys_u5_27fixp_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ys_u5_27fixp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="vla_u3_29fixp1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla_u3_29fixp1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="alpha_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="y_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_writeresp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/4 empty_20/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_array_copy_Pipeline_VITIS_LOOP_35_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_array_copy_Pipeline_VITIS_LOOP_49_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_array_copy_Pipeline_VITIS_LOOP_54_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="62" slack="2"/>
<pin id="106" dir="0" index="3" bw="28" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="7" slack="0"/>
<pin id="115" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_cast_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="gmem_addr_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="alpha_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_cast_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="62" slack="1"/>
<pin id="137" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="141" class="1005" name="gmem_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="3"/>
<pin id="143" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/9 tmp_2/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="68" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="64" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="74" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="133"><net_src comp="68" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="138"><net_src comp="110" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="144"><net_src comp="123" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: array_copy : y | {3 }
	Port: array_copy : alpha | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
		gmem_addr : 1
		empty : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |  grp_array_copy_Pipeline_VITIS_LOOP_35_1_fu_88 |    3    |  1.688  |   299   |   175   |
|   call   |  grp_array_copy_Pipeline_VITIS_LOOP_49_2_fu_96 |    3    |  0.844  |    73   |    52   |
|          | grp_array_copy_Pipeline_VITIS_LOOP_54_3_fu_102 |    3    |  1.688  |   330   |   175   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                   grp_fu_146                   |    3    |    0    |   128   |   135   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   read   |              alpha_read_read_fu_68             |    0    |    0    |    0    |    0    |
|          |                y_read_read_fu_74               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| writeresp|               grp_writeresp_fu_80              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|                  p_cast_fu_110                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   sext   |               p_cast_cast_fu_120               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    12   |   4.22  |   830   |   537   |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|vla_u3_29fixp1|    0   |   32   |    8   |    0   |
| ys_u5_27fixp |    0   |   28   |    7   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   60   |   15   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|alpha_read_reg_130|   32   |
| gmem_addr_reg_141|   32   |
|  p_cast_reg_135  |   62   |
+------------------+--------+
|       Total      |   126  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|              grp_writeresp_fu_80              |  p0  |   2  |   1  |    2   |
|              grp_writeresp_fu_80              |  p1  |   2  |  32  |   64   ||    9    |
| grp_array_copy_Pipeline_VITIS_LOOP_35_1_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   130  ||  2.532  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    4   |   830  |   537  |    -   |
|   Memory  |    0   |    -   |    -   |   60   |   15   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   126  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |    6   |  1016  |   570  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
