{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.06654,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0849,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0334603,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0329645,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0131115,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0329645,
	"finish__design__instance__count__class:buffer": 9498,
	"finish__design__instance__area__class:buffer": 16496.3,
	"finish__design__instance__count__class:clock_buffer": 2654,
	"finish__design__instance__area__class:clock_buffer": 3113.26,
	"finish__design__instance__count__class:timing_repair_buffer": 2210,
	"finish__design__instance__area__class:timing_repair_buffer": 3847.42,
	"finish__design__instance__count__class:inverter": 5293,
	"finish__design__instance__area__class:inverter": 3211.42,
	"finish__design__instance__count__class:clock_inverter": 717,
	"finish__design__instance__area__class:clock_inverter": 478.8,
	"finish__design__instance__count__class:sequential_cell": 11272,
	"finish__design__instance__area__class:sequential_cell": 61888.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 62384,
	"finish__design__instance__area__class:multi_input_combinational_cell": 110351,
	"finish__design__instance__count": 94028,
	"finish__design__instance__area": 199386,
	"finish__timing__setup__tns": -180.498,
	"finish__timing__setup__ws": -0.34315,
	"finish__clock__skew__setup": 0.0919586,
	"finish__clock__skew__hold": 0.0919586,
	"finish__timing__drv__max_slew_limit": 0.0586465,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.315162,
	"finish__timing__drv__max_cap": 107,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 922,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0718012,
	"finish__power__switching__total": 0.040653,
	"finish__power__leakage__total": 0.0047365,
	"finish__power__total": 0.117191,
	"finish__design__io": 2039,
	"finish__design__die__area": 401924,
	"finish__design__core__area": 388609,
	"finish__design__instance__count": 96035,
	"finish__design__instance__area": 199920,
	"finish__design__instance__count__stdcell": 96035,
	"finish__design__instance__area__stdcell": 199920,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.514451,
	"finish__design__instance__utilization__stdcell": 0.514451,
	"finish__design__rows": 445,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 445,
	"finish__design__sites": 1460935,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 1460935,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}