<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Machine [
<!ELEMENT Machine (PunctChar*, Field*, FileChannel*, Register*, RegisterArray*, ConditionBit*, RAM*, Set*, Test*, Increment*, Shift*, Logical*, Arithmetic*, Branch*, TransferRtoR*, TransferRtoA*, TransferAtoR*, Decode*, SetCondBit*, IO*, MemoryAccess*, End, Comment*, EQU*, FetchSequence, MachineInstruction*, HighlightingInfo?, LoadingInfo?, ModuleWindowsInfo?) >
<!ATTLIST Machine name CDATA "unnamed">
<!ELEMENT PunctChar EMPTY>
<!ATTLIST PunctChar char CDATA #REQUIRED use  (symbol|token|label|comment|pseudo|illegal) #REQUIRED>
<!ELEMENT Field (FieldValue*)>
<!ATTLIST Field name CDATA #REQUIRED type  (required|optional|ignored) #REQUIRED numBits CDATA #REQUIRED relativity (absolute|pcRelativePreIncr|pcRelativePostIncr) #REQUIRED defaultValue CDATA #REQUIRED signed (true|false) #REQUIRED offset CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT FieldValue EMPTY>
<!ATTLIST FieldValue name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT FileChannel EMPTY>
<!ATTLIST FileChannel file CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Register EMPTY>
<!ATTLIST Register name CDATA #REQUIRED width CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT RegisterArray (Register+)>
<!ATTLIST RegisterArray name CDATA #REQUIRED width CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT ConditionBit EMPTY>
<!ATTLIST ConditionBit name CDATA #REQUIRED bit CDATA #REQUIRED register IDREF #REQUIRED halt (true|false) "false" id ID #REQUIRED>
<!ELEMENT RAM EMPTY>
<!ATTLIST RAM name CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Increment EMPTY>
<!ATTLIST Increment name CDATA #REQUIRED register IDREF #REQUIRED overflowBit IDREF #IMPLIED delta CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Arithmetic EMPTY>
<!ATTLIST Arithmetic name CDATA #REQUIRED type (ADD|SUBTRACT|MULTIPLY|DIVIDE) #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED overflowBit IDREF #IMPLIED  carryBit IDREF #IMPLIED  id ID #REQUIRED>
<!ELEMENT TransferRtoR EMPTY>
<!ATTLIST TransferRtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT TransferRtoA EMPTY>
<!ATTLIST TransferRtoA name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT TransferAtoR EMPTY>
<!ATTLIST TransferAtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT Shift EMPTY>
<!ATTLIST Shift name CDATA #REQUIRED source IDREF #REQUIRED destination IDREF #REQUIRED type (logical | arithmetic | cyclic) #REQUIRED direction (right | left) #REQUIRED distance CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Branch EMPTY>
<!ATTLIST Branch name CDATA #REQUIRED amount CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Logical EMPTY>
<!ATTLIST Logical name CDATA #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED type (AND | OR | NAND | NOR | XOR | NOT) #REQUIRED id ID #REQUIRED>
<!ELEMENT Set EMPTY>
<!ATTLIST Set name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED value CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Test EMPTY >
<!ATTLIST Test name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED comparison (EQ | NE | LT | GT | LE | GE ) #REQUIRED value CDATA #REQUIRED omission CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Decode EMPTY >
<!ATTLIST Decode name CDATA #REQUIRED ir IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT IO EMPTY >
<!ATTLIST IO name CDATA #REQUIRED direction (input | output) #REQUIRED type (integer | ascii | unicode) #REQUIRED buffer IDREF #REQUIRED connection CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT MemoryAccess EMPTY >
<!ATTLIST MemoryAccess name CDATA #REQUIRED direction (read | write ) #REQUIRED memory IDREF #REQUIRED data IDREF #REQUIRED address IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT SetCondBit EMPTY >
<!ATTLIST SetCondBit name CDATA #REQUIRED bit IDREF #REQUIRED value (0 | 1) #REQUIRED id ID #REQUIRED>
<!ELEMENT End EMPTY>
<!ATTLIST End id ID #REQUIRED>
<!ELEMENT Comment EMPTY>
<!ATTLIST Comment name CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Microinstruction EMPTY>
<!ATTLIST Microinstruction microRef IDREF #REQUIRED>
<!ELEMENT MachineInstruction (Microinstruction*)>
<!ATTLIST MachineInstruction name CDATA #REQUIRED opcode CDATA #REQUIRED format CDATA #REQUIRED>
<!ELEMENT FetchSequence (Microinstruction*) >
<!ELEMENT EQU EMPTY>
<!ATTLIST EQU name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT HighlightingInfo (RegisterRAMPair*)>
<!ELEMENT RegisterRAMPair EMPTY>
<!ATTLIST RegisterRAMPair register IDREF #REQUIRED ram IDREF #REQUIRED dynamic (true|false) #REQUIRED>
<!ELEMENT LoadingInfo EMPTY>
<!ATTLIST LoadingInfo ram IDREF #IMPLIED startingAddress CDATA "0">
<!ELEMENT ModuleWindowsInfo ((RegisterWindowInfo | RegisterArrayWindowInfo | RAMWindowInfo)*) >
<!ELEMENT RegisterWindowInfo EMPTY>
<!ATTLIST RegisterWindowInfo top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode)  "Decimal">
<!ELEMENT RegisterArrayWindowInfo EMPTY>
<!ATTLIST RegisterArrayWindowInfo array IDREF #REQUIRED top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal">
<!ELEMENT RAMWindowInfo EMPTY>
<!ATTLIST RAMWindowInfo ram IDREF #REQUIRED cellSize CDATA "1" top CDATA "50" left CDATA "50" width CDATA "450" height CDATA "450" contentsbase (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal" addressbase (Decimal|Binary|Hexadecimal) "Decimal">
]>

<Machine name="2061_Indirect" >
	<!--............. Punctuation Options .............-->
	<PunctChar char="!" use="symbol" />
	<PunctChar char="#" use="symbol" />
	<PunctChar char="$" use="symbol" />
	<PunctChar char="%" use="symbol" />
	<PunctChar char="&amp;" use="symbol" />
	<PunctChar char="^" use="symbol" />
	<PunctChar char="_" use="symbol" />
	<PunctChar char="`" use="symbol" />
	<PunctChar char="*" use="symbol" />
	<PunctChar char="?" use="symbol" />
	<PunctChar char="@" use="symbol" />
	<PunctChar char="~" use="symbol" />
	<PunctChar char="+" use="symbol" />
	<PunctChar char="-" use="symbol" />
	<PunctChar char="(" use="token" />
	<PunctChar char=")" use="token" />
	<PunctChar char="," use="token" />
	<PunctChar char="/" use="token" />
	<PunctChar char="=" use="token" />
	<PunctChar char="[" use="token" />
	<PunctChar char="\" use="token" />
	<PunctChar char="]" use="token" />
	<PunctChar char="{" use="token" />
	<PunctChar char="|" use="token" />
	<PunctChar char="}" use="token" />
	<PunctChar char="." use="pseudo" />
	<PunctChar char=":" use="label" />
	<PunctChar char=";" use="comment" />

	<!--......... machine instruction fields ............-->
	<Field name="AM" type="required" numBits="1" relativity="absolute" signed="false" offset="0" defaultValue="0" id="Field67a8b8e7">
	</Field>
	<Field name="RIO" type="required" numBits="16" relativity="absolute" signed="false" offset="0" defaultValue="0" id="Field54ef2f0e">
	</Field>
	<Field name="OP" type="required" numBits="3" relativity="absolute" signed="false" offset="0" defaultValue="0" id="Field6a334b46">
	</Field>
	<Field name="ADDR" type="required" numBits="12" relativity="absolute" signed="false" offset="0" defaultValue="0" id="Field5256fb48">
	</Field>

	<!--............. FileChannels .................-->
	<!-- none -->

	<!--............. registers .....................-->
	<Register name="IR" width="16" id="module.Register34f01d6c" />
	<Register name="DR" width="16" id="module.Register33c755d" />
	<Register name="AC" width="16" id="module.Register1fbca5e" />
	<Register name="ST" width="16" id="module.Register17215f8f" />
	<Register name="TR" width="16" id="module.Register238e3b7a" />
	<Register name="AR" width="12" id="module.Register43f824cb" />
	<Register name="PC" width="12" id="module.Register1c8ebfd0" />
	<Register name="S" width="1" id="module.Register14e56e9" />
	<Register name="E" width="1" id="module.Register53c9f851" />
	<Register name="I" width="1" id="module.Register380c0542" />

	<!--............. register arrays ...............-->
	<!-- none -->

	<!--............. condition bits ................-->
	<ConditionBit name="S" bit="1" register="module.Register17215f8f" halt="true" id="module.ConditionBit4b06e5b4" />

	<!--............. rams ..........................-->
	<RAM name="2061_Indirect" length="4096" id="module.RAM571187f5" />

	<!--............. set ...........................-->
	<!-- none -->

	<!--............. test ..........................-->
	<Test name="IF (AC!=0) THEN SKIP" register="module.Register1fbca5e" start="0" numBits="16" comparison="NE" value="0" omission="1" id="microinstruction.Test2c7b2420" />
	<Test name="IF (AC(0)!=0) THEN SKIP" register="module.Register1fbca5e" start="0" numBits="1" comparison="NE" value="0" omission="1" id="microinstruction.Test740502f8" />
	<Test name="IF (AC(0)!=1) THEN SKIP" register="module.Register1fbca5e" start="0" numBits="1" comparison="NE" value="1" omission="1" id="microinstruction.Test8d27289" />
	<Test name="IF (D71==0) THEN SKIP 2" register="module.Register34f01d6c" start="0" numBits="1" comparison="EQ" value="0" omission="2" id="microinstruction.Test53a77249" />
	<Test name="IF (D72==0) THEN SKIP 1" register="module.Register34f01d6c" start="1" numBits="1" comparison="EQ" value="0" omission="1" id="microinstruction.Test26880639" />
	<Test name="IF (D73==1) THEN SKIP 3" register="module.Register34f01d6c" start="2" numBits="1" comparison="EQ" value="1" omission="3" id="microinstruction.Test7a46d2d2" />
	<Test name="IF (DR!=0) THEN SKIP" register="module.Register33c755d" start="0" numBits="16" comparison="NE" value="0" omission="1" id="microinstruction.Test619bb129" />
	<Test name="IF (E!=0) THEN SKIP" register="module.Register53c9f851" start="0" numBits="1" comparison="NE" value="0" omission="1" id="microinstruction.Test9c6b269" />
	<Test name="IF (I==0) THEN SKIP 2" register="module.Register380c0542" start="0" numBits="1" comparison="EQ" value="0" omission="2" id="microinstruction.Test6f19c4a6" />

	<!--............. increment .....................-->
	<Increment name="AC&lt;-AC+1" register="module.Register1fbca5e" overflowBit="module.ConditionBit4b06e5b4" delta="1" id="microinstruction.Increment23055bd5" />
	<Increment name="AC&lt;-AC+2" register="module.Register1fbca5e" overflowBit="module.ConditionBit4b06e5b4" delta="2" id="microinstruction.Increment1faba465" />
	<Increment name="AR&lt;-AR+2" register="module.Register43f824cb" overflowBit="module.ConditionBit4b06e5b4" delta="2" id="microinstruction.Increment23c20803" />
	<Increment name="DR&lt;-DR+1" register="module.Register33c755d" overflowBit="module.ConditionBit4b06e5b4" delta="1" id="microinstruction.Increment25fc429" />
	<Increment name="PC&lt;-PC+2" register="module.Register1c8ebfd0" overflowBit="module.ConditionBit4b06e5b4" delta="2" id="microinstruction.Incrementb0dfc44" />

	<!--............. shift .........................-->
	<Shift name="SHL(AC,1)" type="logical" source="module.Register1fbca5e" destination="module.Register1fbca5e" direction="left" distance="1" id="microinstruction.Shift6749f0c" />
	<Shift name="SHR(AC,1)" type="logical" source="module.Register1fbca5e" destination="module.Register1fbca5e" direction="right" distance="1" id="microinstruction.Shift62ffac5a" />

	<!--............. logical .......................-->
	<Logical name="AC&lt;-0" type="XOR" source1="module.Register1fbca5e" source2="module.Register1fbca5e" destination="module.Register1fbca5e" id="microinstruction.Logical7f06612b" />
	<Logical name="AC&lt;-AC'" type="NOT" source1="module.Register1fbca5e" source2="module.Register1fbca5e" destination="module.Register1fbca5e" id="microinstruction.Logical60048fed" />
	<Logical name="AC&lt;-AC^DR" type="AND" source1="module.Register1fbca5e" source2="module.Register33c755d" destination="module.Register1fbca5e" id="microinstruction.Logical7513210d" />
	<Logical name="E&lt;-0" type="XOR" source1="module.Register53c9f851" source2="module.Register53c9f851" destination="module.Register53c9f851" id="microinstruction.Logical68edbd33" />
	<Logical name="E&lt;-E'" type="NOT" source1="module.Register53c9f851" source2="module.Register53c9f851" destination="module.Register53c9f851" id="microinstruction.Logical24ae863c" />
	<Logical name="ST&lt;-0" type="XOR" source1="module.Register17215f8f" source2="module.Register17215f8f" destination="module.Register17215f8f" id="microinstruction.Logical60111ea3" />

	<!--............. arithmetic ....................-->
	<Arithmetic name="AC&lt;-AC+DR" type="ADD" source1="module.Register1fbca5e" source2="module.Register33c755d" destination="module.Register1fbca5e" id="microinstruction.Arithmeticc6650e5" />

	<!--............. branch ........................-->
	<!-- none -->

	<!--............. transferRtoR ..................-->
	<TransferRtoR name="AC(0)&lt;-E" source="module.Register53c9f851" srcStartBit="0" dest="module.Register1fbca5e" destStartBit="0" numBits="1" id="microinstruction.TransferRtoR967607f" />
	<TransferRtoR name="AC(15)&lt;-E" source="module.Register53c9f851" srcStartBit="0" dest="module.Register1fbca5e" destStartBit="15" numBits="1" id="microinstruction.TransferRtoR59a88809" />
	<TransferRtoR name="AC&lt;-DR" source="module.Register33c755d" srcStartBit="0" dest="module.Register1fbca5e" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR31247199" />
	<TransferRtoR name="AR&lt;-IR(3-14)" source="module.Register34f01d6c" srcStartBit="3" dest="module.Register43f824cb" destStartBit="0" numBits="12" id="microinstruction.TransferRtoRf7bfe20" />
	<TransferRtoR name="AR&lt;-PC" source="module.Register1c8ebfd0" srcStartBit="0" dest="module.Register43f824cb" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR3dad0328" />
	<TransferRtoR name="AR&lt;-ST(4-15)" source="module.Register17215f8f" srcStartBit="4" dest="module.Register43f824cb" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR20d83c54" />
	<TransferRtoR name="DR&lt;-AC" source="module.Register1fbca5e" srcStartBit="0" dest="module.Register33c755d" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR32e2296f" />
	<TransferRtoR name="E&lt;-AC(0)" source="module.Register1fbca5e" srcStartBit="0" dest="module.Register53c9f851" destStartBit="0" numBits="1" id="microinstruction.TransferRtoR62b84bed" />
	<TransferRtoR name="E&lt;-AC(15)" source="module.Register1fbca5e" srcStartBit="15" dest="module.Register53c9f851" destStartBit="0" numBits="1" id="microinstruction.TransferRtoR560200e2" />
	<TransferRtoR name="I&lt;-IR(15)" source="module.Register34f01d6c" srcStartBit="15" dest="module.Register380c0542" destStartBit="0" numBits="1" id="microinstruction.TransferRtoR7508f21c" />
	<TransferRtoR name="PC&lt;-AR" source="module.Register43f824cb" srcStartBit="0" dest="module.Register1c8ebfd0" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR554f2873" />
	<TransferRtoR name="ST&lt;-PC" source="module.Register1c8ebfd0" srcStartBit="0" dest="module.Register17215f8f" destStartBit="4" numBits="12" id="microinstruction.TransferRtoR2f6a4533" />

	<!--............. transferRtoA ..................-->
	<!-- none -->

	<!--............. transferAtoR ..................-->
	<!-- none -->

	<!--............. decode ........................-->
	<Decode name="DECODE IR" ir="module.Register34f01d6c" id="microinstruction.Decode6929552c" />

	<!--............. set condition bit .............-->
	<SetCondBit name="S&lt;-1" bit="module.ConditionBit4b06e5b4" value="1" id="microinstruction.SetCondBit5b03d207" />

	<!--............. io ............................-->
	<IO name="READ" direction="input" type="integer" buffer="module.Register1fbca5e" connection="[console]" id="microinstruction.IO772375a4" />
	<IO name="R_W" direction="input" type="ascii" buffer="module.Register1fbca5e" connection="[console]" id="microinstruction.IOa1df5ae" />
	<IO name="WRITE" direction="output" type="integer" buffer="module.Register1fbca5e" connection="[console]" id="microinstruction.IO29be51f4" />

	<!--............. memory access .................-->
	<MemoryAccess name="DR&lt;-M[AR]" direction="read" memory="module.RAM571187f5" data="module.Register33c755d" address="module.Register43f824cb" id="microinstruction.MemoryAccess6ce83d2e" />
	<MemoryAccess name="IR&lt;-M[AR]" direction="read" memory="module.RAM571187f5" data="module.Register34f01d6c" address="module.Register43f824cb" id="microinstruction.MemoryAccess8aeb42" />
	<MemoryAccess name="M[AR]&lt;-DR" direction="write" memory="module.RAM571187f5" data="module.Register33c755d" address="module.Register43f824cb" id="microinstruction.MemoryAccess655fce78" />
	<MemoryAccess name="M[AR]&lt;-ST" direction="write" memory="module.RAM571187f5" data="module.Register17215f8f" address="module.Register43f824cb" id="microinstruction.MemoryAccess3e3512d6" />
	<MemoryAccess name="ST&lt;-M[AR]" direction="read" memory="module.RAM571187f5" data="module.Register17215f8f" address="module.Register43f824cb" id="microinstruction.MemoryAccess13194973" />

	<!--............. end ...........................-->
	<End id="microinstruction.End441e70a9" />

	<!--............. comment ...........................-->
	<!-- none -->

	<!--............. global equs ..................-->
	<!-- none -->

	<!--............. fetch sequence ................-->
	<FetchSequence>
		<Microinstruction microRef="microinstruction.TransferRtoR3dad0328" />
		<Microinstruction microRef="microinstruction.MemoryAccess8aeb42" />
		<Microinstruction microRef="microinstruction.Incrementb0dfc44" />
		<Microinstruction microRef="microinstruction.TransferRtoRf7bfe20" />
		<Microinstruction microRef="microinstruction.TransferRtoR7508f21c" />
		<Microinstruction microRef="microinstruction.Test53a77249" />
		<Microinstruction microRef="microinstruction.Test26880639" />
		<Microinstruction microRef="microinstruction.Test7a46d2d2" />
		<Microinstruction microRef="microinstruction.Test6f19c4a6" />
		<Microinstruction microRef="microinstruction.MemoryAccess13194973" />
		<Microinstruction microRef="microinstruction.TransferRtoR20d83c54" />
		<Microinstruction microRef="microinstruction.Decode6929552c" />
	</FetchSequence>

	<!--............. machine instructions ..........-->

	<MachineInstruction name="AND" opcode="0" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.MemoryAccess6ce83d2e" />
		<Microinstruction microRef="microinstruction.Logical7513210d" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="ADD" opcode="1" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.MemoryAccess6ce83d2e" />
		<Microinstruction microRef="microinstruction.Arithmeticc6650e5" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="LDA" opcode="2" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.MemoryAccess6ce83d2e" />
		<Microinstruction microRef="microinstruction.TransferRtoR31247199" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="STA" opcode="3" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.TransferRtoR32e2296f" />
		<Microinstruction microRef="microinstruction.MemoryAccess655fce78" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="BUN" opcode="4" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.TransferRtoR554f2873" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="BSA" opcode="5" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.Logical60111ea3" />
		<Microinstruction microRef="microinstruction.TransferRtoR2f6a4533" />
		<Microinstruction microRef="microinstruction.MemoryAccess3e3512d6" />
		<Microinstruction microRef="microinstruction.Increment23c20803" />
		<Microinstruction microRef="microinstruction.TransferRtoR554f2873" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="ISZ" opcode="6" format="OP ADDR AM" >
		<Microinstruction microRef="microinstruction.MemoryAccess6ce83d2e" />
		<Microinstruction microRef="microinstruction.Increment25fc429" />
		<Microinstruction microRef="microinstruction.MemoryAccess655fce78" />
		<Microinstruction microRef="microinstruction.Test619bb129" />
		<Microinstruction microRef="microinstruction.Incrementb0dfc44" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="CLA" opcode="e800" format="RIO" >
		<Microinstruction microRef="microinstruction.Logical7f06612b" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="CLE" opcode="e400" format="RIO" >
		<Microinstruction microRef="microinstruction.Logical68edbd33" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="CMA" opcode="e200" format="RIO" >
		<Microinstruction microRef="microinstruction.Logical60048fed" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="CME" opcode="e100" format="RIO" >
		<Microinstruction microRef="microinstruction.Logical24ae863c" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="CIR" opcode="e080" format="RIO" >
		<Microinstruction microRef="microinstruction.TransferRtoR560200e2" />
		<Microinstruction microRef="microinstruction.Shift62ffac5a" />
		<Microinstruction microRef="microinstruction.TransferRtoR967607f" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="CIL" opcode="e040" format="RIO" >
		<Microinstruction microRef="microinstruction.TransferRtoR62b84bed" />
		<Microinstruction microRef="microinstruction.Shift6749f0c" />
		<Microinstruction microRef="microinstruction.TransferRtoR59a88809" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="INC" opcode="e020" format="RIO" >
		<Microinstruction microRef="microinstruction.Increment23055bd5" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="SPA" opcode="e010" format="RIO" >
		<Microinstruction microRef="microinstruction.Test740502f8" />
		<Microinstruction microRef="microinstruction.Incrementb0dfc44" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="SNA" opcode="e008" format="RIO" >
		<Microinstruction microRef="microinstruction.Test8d27289" />
		<Microinstruction microRef="microinstruction.Incrementb0dfc44" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="SZA" opcode="e004" format="RIO" >
		<Microinstruction microRef="microinstruction.Test2c7b2420" />
		<Microinstruction microRef="microinstruction.Incrementb0dfc44" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="SZE" opcode="e002" format="RIO" >
		<Microinstruction microRef="microinstruction.Test9c6b269" />
		<Microinstruction microRef="microinstruction.Incrementb0dfc44" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="HLT" opcode="e001" format="RIO" >
		<Microinstruction microRef="microinstruction.SetCondBit5b03d207" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="INP" opcode="f800" format="RIO" >
		<Microinstruction microRef="microinstruction.IO772375a4" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<MachineInstruction name="OUT" opcode="f400" format="RIO" >
		<Microinstruction microRef="microinstruction.IO29be51f4" />
		<Microinstruction microRef="microinstruction.End441e70a9" />
	</MachineInstruction>

	<!--............. highlighting info .............-->
	<HighlightingInfo>
	</HighlightingInfo>

	<!--............. loading info ..................-->
	<LoadingInfo ram="module.RAM571187f5" startingAddress="36" />

	<!--............. module window info ............-->
	<ModuleWindowsInfo>
		<RAMWindowInfo ram="module.RAM571187f5" cellSize="2" contentsbase="Decimal" addressbase="Decimal" 
			top="1" left="810" width="450" height="627" />
		<RegisterWindowInfo base="Decimal" 
			top="33" left="461" width="358" height="252" />
	</ModuleWindowsInfo>

</Machine>
