

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50404|    50404|  0.252 ms|  0.252 ms|  50404|  50404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_height_loop_col_loop_row  |    50402|    50402|         7|          4|          1|  12600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      693|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      320|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      320|      895|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   6|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_240_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln37_fu_707_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln40_1_fu_559_p2             |         +|   0|  0|  17|          10|           6|
    |add_ln40_3_fu_612_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln40_fu_510_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln41_1_fu_572_p2             |         +|   0|  0|  17|          10|           6|
    |add_ln41_3_fu_629_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln41_fu_520_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln42_1_fu_585_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln42_3_fu_642_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln42_fu_526_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln43_fu_272_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln44_1_fu_454_p2             |         +|   0|  0|  21|          14|          14|
    |add_ln44_2_fu_724_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln44_3_fu_730_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln44_4_fu_679_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln44_5_fu_685_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln44_fu_378_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln45_fu_465_p2               |         +|   0|  0|  12|           4|           2|
    |indvars_iv_next19_dup_fu_312_p2  |         +|   0|  0|  12|           5|           1|
    |indvars_iv_next3383_fu_266_p2    |         +|   0|  0|  12|           5|           1|
    |sol_d0                           |         +|   0|  0|  39|          32|          32|
    |sum1_fu_736_p2                   |         +|   0|  0|  32|          32|          32|
    |and_ln36_fu_298_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_83                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_94                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_234_p2              |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln37_fu_252_p2              |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln38_fu_292_p2              |      icmp|   0|  0|   9|           4|           2|
    |or_ln11_1_fu_445_p2              |        or|   0|  0|  14|          14|           1|
    |or_ln11_fu_318_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln42_1_fu_546_p2              |        or|   0|  0|  10|          10|           1|
    |or_ln42_fu_490_p2                |        or|   0|  0|  10|          10|           1|
    |select_ln11_1_fu_618_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln11_2_fu_635_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln11_3_fu_648_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln11_4_fu_332_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln11_5_fu_430_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln11_fu_324_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln36_1_fu_539_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln36_2_fu_552_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln36_3_fu_565_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln36_4_fu_578_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln36_5_fu_591_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln36_6_fu_278_p3          |    select|   0|  0|   5|           1|           1|
    |select_ln36_7_fu_304_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln36_8_fu_423_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln36_fu_258_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln37_1_fu_712_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln37_fu_340_p3            |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_fu_286_p2               |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 693|         426|         441|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_92                  |   9|          2|    5|         10|
    |indvar_flatten26_fu_88   |   9|          2|    9|         18|
    |indvar_flatten71_fu_96   |   9|          2|   14|         28|
    |j_fu_84                  |   9|          2|    5|         10|
    |k_fu_80                  |   9|          2|    4|          8|
    |orig_address0            |  26|          5|   14|         70|
    |orig_address1            |  20|          4|   14|         56|
    |reg_190                  |   9|          2|   32|         64|
    |reg_195                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 162|         34|  133|        339|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln44_5_reg_909               |  32|   0|   32|          0|
    |and_ln36_reg_834                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_1_reg_802                      |   5|   0|    5|          0|
    |i_fu_92                          |   5|   0|    5|          0|
    |icmp_ln36_reg_808                |   1|   0|    1|          0|
    |icmp_ln37_reg_817                |   1|   0|    1|          0|
    |indvar_flatten26_fu_88           |   9|   0|    9|          0|
    |indvar_flatten26_load_reg_812    |   9|   0|    9|          0|
    |indvar_flatten71_fu_96           |  14|   0|   14|          0|
    |indvars_iv_next19_dup_reg_848    |   5|   0|    5|          0|
    |indvars_iv_next3383_reg_828      |   5|   0|    5|          0|
    |j_1_reg_795                      |   5|   0|    5|          0|
    |j_fu_84                          |   5|   0|    5|          0|
    |k_fu_80                          |   4|   0|    4|          0|
    |mul0_reg_914                     |  32|   0|   32|          0|
    |mul1_reg_929                     |  32|   0|   32|          0|
    |reg_190                          |  32|   0|   32|          0|
    |reg_195                          |  32|   0|   32|          0|
    |select_ln11_3_reg_894            |  10|   0|   10|          0|
    |select_ln11_reg_855              |   4|   0|    4|          0|
    |select_ln36_7_reg_842            |   5|   0|    5|          0|
    |select_ln37_reg_864              |   5|   0|    5|          0|
    |sum1_reg_924                     |  32|   0|   32|          0|
    |zext_ln39_reg_869                |  14|   0|   64|         50|
    |zext_ln39_reg_869_pp0_iter1_reg  |  14|   0|   64|         50|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 320|   0|  420|        100|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|orig_address0  |  out|   14|   ap_memory|                                              orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                              orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                              orig|         array|
|orig_address1  |  out|   14|   ap_memory|                                              orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                              orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                              orig|         array|
|C_load         |   in|   32|     ap_none|                                            C_load|        scalar|
|C_load_1       |   in|   32|     ap_none|                                          C_load_1|        scalar|
|sol_address0   |  out|   14|   ap_memory|                                               sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                               sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                               sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                               sol|         array|
+---------------+-----+-----+------------+--------------------------------------------------+--------------+

