/* DEF_REG (name, opCode) */

/// opCode ������ ���� ������ 8  -- >> ISA!!!

DEF_REG (meow, 0)

DEF_REG (rax, 1)

DEF_REG (rbx, 2)

DEF_REG (d3phys, 3)

DEF_REG (rcx, 4)

DEF_REG (rdx, 5)

DEF_REG (rbp, 6)
