<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/simple/omsp_dbg_uart.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span>  <span class="n">omsp_dbg_uart</span> <span class="p">(</span><span class="n">dbg_clk</span><span class="p">,</span> <span class="n">dbg_rst</span><span class="p">,</span> <span class="n">mem_burst</span><span class="p">,</span> <span class="n">cmd_valid</span><span class="p">);</span>
<a name="l-2"></a>
<a name="l-3"></a><span class="k">input</span> <span class="n">dbg_clk</span><span class="p">;</span>
<a name="l-4"></a><span class="k">input</span> <span class="n">dbg_rst</span><span class="p">;</span>
<a name="l-5"></a><span class="k">input</span> <span class="n">mem_burst</span><span class="p">;</span>
<a name="l-6"></a><span class="k">output</span> <span class="n">cmd_valid</span><span class="p">;</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="k">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">uart_state</span><span class="p">;</span>
<a name="l-9"></a><span class="k">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">uart_state_nxt</span><span class="p">;</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="k">wire</span> <span class="n">xfer_done</span><span class="p">;</span>
<a name="l-12"></a>
<a name="l-13"></a><span class="k">parameter</span>  <span class="no">RX_SYNC</span>  <span class="o">=</span> <span class="mh">3&#39;h0</span><span class="p">;</span>
<a name="l-14"></a><span class="k">parameter</span>  <span class="no">RX_CMD</span>   <span class="o">=</span> <span class="mh">3&#39;h1</span><span class="p">;</span>
<a name="l-15"></a><span class="k">parameter</span>  <span class="no">RX_DATA</span> <span class="o">=</span> <span class="mh">3&#39;h2</span><span class="p">;</span>
<a name="l-16"></a>
<a name="l-17"></a><span class="k">always</span> <span class="p">@(</span><span class="n">uart_state</span> <span class="k">or</span> <span class="n">mem_burst</span><span class="p">)</span>
<a name="l-18"></a>  <span class="k">case</span> <span class="p">(</span><span class="n">uart_state</span><span class="p">)</span>
<a name="l-19"></a>    <span class="no">RX_SYNC</span>  <span class="o">:</span> <span class="n">uart_state_nxt</span> <span class="o">=</span>  <span class="no">RX_CMD</span><span class="p">;</span>
<a name="l-20"></a>    <span class="no">RX_CMD</span>   <span class="o">:</span> <span class="n">uart_state_nxt</span> <span class="o">=</span>  <span class="n">mem_burst</span> <span class="o">?</span> <span class="no">RX_DATA</span> <span class="o">:</span> <span class="no">RX_SYNC</span><span class="p">;</span>
<a name="l-21"></a>    <span class="no">RX_DATA</span> <span class="o">:</span> <span class="n">uart_state_nxt</span> <span class="o">=</span>  <span class="no">RX_SYNC</span><span class="p">;</span>
<a name="l-22"></a>    <span class="k">default</span>  <span class="o">:</span> <span class="n">uart_state_nxt</span> <span class="o">=</span>  <span class="no">RX_CMD</span><span class="p">;</span>
<a name="l-23"></a>  <span class="k">endcase</span>
<a name="l-24"></a>
<a name="l-25"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">dbg_clk</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">dbg_rst</span><span class="p">)</span>
<a name="l-26"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">dbg_rst</span><span class="p">)</span> <span class="n">uart_state</span> <span class="o">&lt;=</span> <span class="no">RX_SYNC</span><span class="p">;</span>
<a name="l-27"></a>  <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">xfer_done</span> <span class="o">|</span> <span class="n">mem_burst</span><span class="p">)</span> <span class="n">uart_state</span> <span class="o">&lt;=</span> <span class="n">uart_state_nxt</span><span class="p">;</span>
<a name="l-28"></a>
<a name="l-29"></a><span class="k">assign</span> <span class="n">cmd_valid</span> <span class="o">=</span> <span class="p">(</span><span class="n">uart_state</span><span class="o">==</span><span class="no">RX_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">xfer_done</span><span class="p">;</span>
<a name="l-30"></a><span class="k">assign</span> <span class="n">xfer_done</span> <span class="o">=</span> <span class="n">uart_state</span><span class="o">!=</span><span class="no">RX_SYNC</span><span class="p">;</span>
<a name="l-31"></a>
<a name="l-32"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>