$date
	Tue May 23 18:42:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux21_test $end
$var wire 1 ! out $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$var reg 1 $ s $end
$scope module mux1 $end
$var wire 1 % in0 $end
$var wire 1 & in1 $end
$var wire 1 ! out $end
$var wire 1 ' s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
1&
0%
x$
1#
0"
x!
$end
#10
0$
0!
0'
#20
1$
1!
1'
#30
