#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 21 23:39:59 2022
# Process ID: 11560
# Current directory: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6840 E:\USTC\2nd year-1st sem\Digital circuit Experiment\Ex7\STEP3\STEP3.xpr
# Log file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/vivado.log
# Journal file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.262 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/clk_wiz_0_synth_1

launch_runs clk_wiz_0_synth_1 -jobs 8
[Mon Nov 21 23:41:14 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.ip_user_files/sim_scripts} -ip_user_files_dir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.ip_user_files} -ipstatic_source_dir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/modelsim} {questa=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/questa} {riviera=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/riviera} {activehdl=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v} w ]
add_files -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v}}
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalStateException: cannot open system clipboard (See E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/vivado_pid11560.debug)
export_ip_user_files -of_objects  [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/sim.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/sim.v}}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.te
Compiling module xil_defaultlib.glbl
Built simulation snapshot te_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/USTC/2nd -notrace
couldn't read file "E:/USTC/2nd": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 21 23:45:05 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_behav -key {Behavioral:sim_1:Functional:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1246.727 ; gain = 41.770
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
ERROR: [VRFC 10-3155] cannot access memory 'led' directly [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v:40]
ERROR: [VRFC 10-2865] module 'te' ignored due to previous errors [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.te
Compiling module xil_defaultlib.glbl
Built simulation snapshot te_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_behav -key {Behavioral:sim_1:Functional:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2302.668 ; gain = 0.000
add_bp {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v} 34
remove_bps -file {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v} -line 34
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 21 23:49:52 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/synth_1/runme.log
[Mon Nov 21 23:49:52 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/impl_1/runme.log
reset_run impl_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1
file mkdir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new}
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new/xdcforstep.xdc} w ]
add_files -fileset constrs_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new/xdcforstep.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 21 23:52:09 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/synth_1/runme.log
[Mon Nov 21 23:52:09 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led' is not permitted [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led' is not permitted [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.te
Compiling module xil_defaultlib.glbl
Built simulation snapshot te_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_behav -key {Behavioral:sim_1:Functional:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2302.668 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2302.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [e:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new/xdcforstep.xdc]
Finished Parsing XDC File [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new/xdcforstep.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2437.387 ; gain = 134.719
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim/te_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim/te_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim/te_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot te_func_synth xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot te_func_synth xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.te
Compiling module xil_defaultlib.glbl
Built simulation snapshot te_func_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/USTC/2nd -notrace
couldn't read file "E:/USTC/2nd": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 21 23:57:20 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_func_synth -key {Post-Synthesis:sim_1:Functional:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2475.215 ; gain = 172.547
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim/te_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim/te_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim/te_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim/te_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim/te_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module te
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot te_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot te_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "te_time_synth.sdf", for root module "te/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "te_time_synth.sdf", for root module "te/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.te
Compiling module xil_defaultlib.glbl
Built simulation snapshot te_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/USTC/2nd -notrace
couldn't read file "E:/USTC/2nd": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 21 23:58:16 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2475.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_time_synth -key {Post-Synthesis:sim_1:Timing:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.512 ; gain = 4.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_behav -key {Behavioral:sim_1:Functional:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2479.512 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "te_behav -key {Behavioral:sim_1:Functional:te} -tclbatch {te.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source te.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'te_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.512 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2479.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'te' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj te_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'te'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
"xelab -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2562372715fb4255b5bce04eaef107c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot te_behav xil_defaultlib.te xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3664.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 00:07:15 2022...
