#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 18 18:01:19 2018
# Process ID: 17940
# Current directory: D:/vivado_project/taxi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21536 D:\vivado_project\taxi\taxi.xpr
# Log file: D:/vivado_project/taxi/vivado.log
# Journal file: D:/vivado_project/taxi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_project/taxi/taxi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
create_project test_display D:/vivado_project/test_display -part xc7a35tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
add_files -norecurse D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v
update_compile_order -fileset sources_1
file mkdir D:/vivado_project/test_display/test_display.srcs/sources_1/new
close [ open D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v w ]
add_files D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Sep 18 18:10:23 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 18:10:50 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
file mkdir D:/vivado_project/test_display/test_display.srcs/constrs_1
file mkdir D:/vivado_project/test_display/test_display.srcs/constrs_1/new
close [ open D:/vivado_project/test_display/test_display.srcs/constrs_1/new/top.xdc w ]
add_files -fileset constrs_1 D:/vivado_project/test_display/test_display.srcs/constrs_1/new/top.xdc
current_project taxi
add_files -fileset constrs_1 -norecurse D:/vivado_project/taxi/taxi.srcs/constrs_1/new/taxi_top.xdc
current_project test_display
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 18:13:36 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
[Tue Sep 18 18:13:36 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
file mkdir D:/vivado_project/test_display/test_display.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_dis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_dis_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dis
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port m_sel is not allowed [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port m_digs is not allowed [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 20edde1b7a34479a92bf5344a8ccb2c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_dis_behav xil_defaultlib.top_dis xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port d [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_dis
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_dis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/top_dis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/top_dis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 18 18:28:30 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 18:28:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 894.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_dis_behav -key {Behavioral:sim_1:Functional:top_dis} -tclbatch {top_dis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source top_dis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_dis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 910.234 ; gain = 16.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_dis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_dis_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dis
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port m_sel is not allowed [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port m_digs is not allowed [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 20edde1b7a34479a92bf5344a8ccb2c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_dis_behav xil_defaultlib.top_dis xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port d [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_dis
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_dis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/top_dis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 915.563 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_dis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_dis_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dis
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port m_sel is not allowed [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port m_digs is not allowed [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 20edde1b7a34479a92bf5344a8ccb2c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_dis_behav xil_defaultlib.top_dis xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port d [D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_dis
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_dis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/top_dis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/top_dis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 18 18:30:56 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 18:30:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 915.563 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_dis_behav -key {Behavioral:sim_1:Functional:top_dis} -tclbatch {top_dis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source top_dis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_dis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 915.563 ; gain = 0.000
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/top_dis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:52]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:53]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:54]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:55]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:56]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/top_dis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:52]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:53]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:54]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:55]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:56]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 18:32:10 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/top_dis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:52]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:53]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:54]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:55]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:56]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/top_dis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado_project/test_display/test_display.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:52]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:53]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:54]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:55]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:56]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/vivado_project/test_display/test_display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
remove_files  -fileset constrs_1 D:/vivado_project/test_display/test_display.srcs/constrs_1/new/top.xdc
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:52]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:53]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:54]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:55]
ERROR: [VRFC 10-91] miles_reg is not declared [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:56]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 20edde1b7a34479a92bf5344a8ccb2c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 18 18:38:40 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 18:38:40 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 928.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 928.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 928.488 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/taxi/taxi.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/test_display/test_display.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 20edde1b7a34479a92bf5344a8ccb2c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado_project/test_display/test_display.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 18 18:39:53 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 18:39:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_project/test_display/test_display.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 928.488 ; gain = 0.000
current_project taxi
remove_files  -fileset constrs_1 D:/vivado_project/taxi/taxi.srcs/constrs_1/new/taxi_top.xdc
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/taxi/taxi.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 18:45:45 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/synth_1/runme.log
current_project test_display
current_project taxi
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/taxi/taxi.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 19:02:24 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 19:03:24 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/taxi/taxi.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 19:07:52 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/taxi/taxi.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 19:08:20 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 19:09:06 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 19:10:18 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

add_files -fileset constrs_1 -norecurse D:/vivado_project/test_display/test_display.srcs/constrs_1/new/top.xdc
remove_files  -fileset constrs_1 D:/vivado_project/test_display/test_display.srcs/constrs_1/new/top.xdc
add_files -fileset constrs_1 -norecurse D:/vivado_project/taxi/taxi.srcs/constrs_1/new/taxi_top.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/taxi/taxi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 19:35:49 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/synth_1/runme.log
[Tue Sep 18 19:35:49 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sc/u_clk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/vivado_project/taxi/taxi.runs/impl_1/.Xil/Vivado-18316-LAPTOP-JAN9HU1P/dcp7/clk_wiz_0.edf:276]
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp23/taxi_top_board.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp23/taxi_top_board.xdc]
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp23/taxi_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/vivado_project/taxi/taxi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/vivado_project/taxi/taxi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1770.785 ; gain = 532.512
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp23/taxi_top_early.xdc]
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp23/taxi_top.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp23/taxi_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1770.785 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1770.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1864.340 ; gain = 916.816
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado_project/taxi/taxi.runs/impl_1/taxi_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/taxi/taxi.runs/impl_1/taxi_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/taxi/taxi.runs/impl_1/taxi_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/taxi/taxi.runs/impl_1/taxi_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/taxi/taxi.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 19:45:24 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 19:47:45 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 19:49:00 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/taxi/taxi.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado_project/taxi/taxi.runs/impl_1/taxi_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/taxi/taxi.runs/impl_1/taxi_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_project test_display
remove_files  D:/vivado_project/test_display/test_display.srcs/sources_1/new/top_dis.v
close [ open D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc w ]
add_files -fileset constrs_1 D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc
current_project taxi
current_project test_display
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 19:59:13 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 19:59:59 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:01:04 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:02:50 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp39/display.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp39/display.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2143.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2143.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 20:07:47 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:08:45 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:10:36 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:11:51 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp49/display.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp49/display.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2229.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2229.730 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.730 ; gain = 4.191
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 20:14:08 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:14:49 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 20:16:51 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:17:41 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:18:47 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project taxi' during processing of event '180'.
ERROR: [Common 17-39] 'refresh_hw_device' failed due to earlier errors.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project taxi
close_project
****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado_project/taxi/taxi.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado_project/taxi/taxi.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Sep 18 20:21:28 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 20:21:28 2018...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2236.730 ; gain = 0.875
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Sep 18 20:26:34 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
[Tue Sep 18 20:26:34 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:28:26 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:29:27 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:30:57 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 20:37:09 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:37:56 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:39:11 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:41:45 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp71/display.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp71/display.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2236.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2236.730 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2236.730 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property IOSTANDARD LVCMOS33 [get_ports [list {f[15]} {f[14]} {f[13]} {f[12]} {f[11]} {f[10]} {f[9]} {f[8]} {f[7]} {f[6]} {f[5]} {f[4]} {f[3]} {f[2]} {f[1]} {f[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {m[15]} {m[14]} {m[13]} {m[12]} {m[11]} {m[10]} {m[9]} {m[8]} {m[7]} {m[6]} {m[5]} {m[4]} {m[3]} {m[2]} {m[1]} {m[0]}]]
set_property target_constrs_file D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 20:48:44 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Tue Sep 18 20:49:32 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 20:51:33 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 21:12:19 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 21:13:08 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
close [ open D:/vivado_project/test_display/test_display.srcs/sources_1/new/test.v w ]
add_files D:/vivado_project/test_display/test_display.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  D:/vivado_project/test_display/test_display.srcs/sources_1/new/test.v
update_compile_order -fileset sim_1
add_files -norecurse D:/vivado_project/test_display/test_display.srcs/sources_1/new/test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 21:25:39 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 21:26:30 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 21:28:09 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp85/test.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp85/test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2236.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2236.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp87/test.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp87/test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2236.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2236.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 21:32:15 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 21:34:22 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp93/test.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp93/test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2236.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2236.730 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 21:36:46 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[0] can not be placed on PACKAGE_PIN B4 because the PACKAGE_PIN is occupied by port digs_m[0] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[1] can not be placed on PACKAGE_PIN A4 because the PACKAGE_PIN is occupied by port digs_m[1] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:23]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[2] can not be placed on PACKAGE_PIN A3 because the PACKAGE_PIN is occupied by port digs_m[2] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:24]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[3] can not be placed on PACKAGE_PIN B1 because the PACKAGE_PIN is occupied by port digs_m[3] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:25]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[4] can not be placed on PACKAGE_PIN A1 because the PACKAGE_PIN is occupied by port digs_m[4] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:26]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[5] can not be placed on PACKAGE_PIN B3 because the PACKAGE_PIN is occupied by port digs_m[5] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:27]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[6] can not be placed on PACKAGE_PIN B2 because the PACKAGE_PIN is occupied by port digs_m[6] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:28]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port digs_f[7] can not be placed on PACKAGE_PIN D5 because the PACKAGE_PIN is occupied by port digs_m[7] [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc:29]
Finished Parsing XDC File [D:/vivado_project/test_display/test_display.srcs/constrs_1/new/test_dis.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 21:38:16 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Sep 18 21:39:34 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp101/test.xdc]
Finished Parsing XDC File [D:/vivado_project/taxi/.Xil/Vivado-17940-LAPTOP-JAN9HU1P/dcp101/test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2236.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2236.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 21:41:15 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Sep 18 21:47:15 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
[Tue Sep 18 21:47:15 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 21:49:15 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 22:00:29 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 22:01:22 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 22:02:37 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 22:24:46 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 22:25:39 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 22:26:58 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_project/test_display/test_display.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep 18 22:30:57 2018] Launched synth_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 18 22:31:56 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 18 22:33:15 2018] Launched impl_1...
Run output will be captured here: D:/vivado_project/test_display/test_display.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado_project/test_display/test_display.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2236.730 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 18 22:41:19 2018...
