// Seed: 3123338953
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire module_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    output supply1 id_5,
    input wand id_6,
    input tri id_7
    , id_11,
    input wor id_8,
    output tri1 id_9
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  reg id_12;
  always @(posedge id_8 or posedge 1'b0) begin : LABEL_0
    disable id_13;
    #1;
    id_2 <= id_3;
    $display(1, id_0);
    id_12 <= id_4;
  end
endmodule
