[
  {
    "author": [
      {
        "family": "Kurup",
        "given": "P."
      },
      {
        "family": "Abbasi",
        "given": "T."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Logic synthesis using synopsis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Gupta",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of digital systems"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Diagnosis and measurement"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Nadeau-Dostie",
        "given": "B."
      }
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Design for at-speed test"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "note": [
      "revised printing"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Digital systems testing and testable design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Willaims",
        "given": "M.J.Y."
      },
      {
        "family": "Angell",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1973"
    ],
    "title": [
      "Enhancing testability of large-scale integrated circuits via test points and additional logic"
    ],
    "type": "article-journal",
    "volume": [
      "C-22(1):46–60"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Structured logic testing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      },
      {
        "family": "Wen",
        "given": "X."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "VLSI test principles and architectures: design for testability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sehgal",
        "given": "A."
      },
      {
        "family": "Iyengar",
        "given": "V."
      },
      {
        "family": "Chakrabarty",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE TransVLSI Syst"
    ],
    "date": [
      "2004",
      "1263"
    ],
    "title": [
      "SOC test planning using virtual test access architectures"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Mak",
        "given": "T.M."
      },
      {
        "family": "Tripp",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2005",
      "April 26"
    ],
    "issue": [
      "6,885,209"
    ],
    "title": [
      "Device testing, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Laquai",
        "given": "B."
      },
      {
        "family": "Cai",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of IEEE International Test Conference"
    ],
    "date": [
      "2001",
      "2001-10"
    ],
    "pages": [
      "297–304,"
    ],
    "title": [
      "Testing gigabit multilane serdes interfaces with passive jitter injection filters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Technologies",
        "given": "Agilent"
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2005",
      "2005"
    ],
    "genre": [
      "AN 150 5952–0292,"
    ],
    "publisher": [
      "App. Note"
    ],
    "title": [
      "Spectrum analyzer basics"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Technologies",
        "given": "Agilent"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "App. Note"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "title": [
      "Fundamentals of RF and microwave noise figure measurement, AN 57–1 5952–8255E"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Navabi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "Second"
    ],
    "location": [
      "McGraw Hill Company, N.Y, New York"
    ],
    "title": [
      "Verilog digital system design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Navabi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2007"
    ],
    "edition": [
      "Third"
    ],
    "location": [
      "McGraw Hill-Professional, N.Y, New York"
    ],
    "title": [
      "VHDL: Modular design and synthesis of cores and systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Navabi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "McGraw Hill-Professional, N.Y, New York"
    ],
    "title": [
      "Embedded core design with FPGAs"
    ],
    "type": null
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Online]. Available:"
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors (ITRS) website"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Ungar",
        "given": "L.Y."
      },
      {
        "family": "Ambler",
        "given": "T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "ITC"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Economics of Built-In Self-Test"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Std 1364-2001, IEEE Standard Verilog Language Reference Manual"
    ],
    "note": [
      "print) SS94921-TBR (electronic), ISBN 0-7381-2827-9 (print and electronic), 2001"
    ],
    "pages": [
      "94921–"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Stephen",
        "given": "B."
      },
      {
        "family": "Zvonko",
        "given": "V."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "McGraw-Hill; ISBN"
    ],
    "pages": [
      "0–07–283878–7"
    ],
    "title": [
      "Fundamentals of digital Logic with Verilog design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Zainalabedin",
        "given": "N."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "McGraw Hill, ISBN"
    ],
    "pages": [
      "0–07–144564–1"
    ],
    "title": [
      "Verilog digital system design: RT level synthesis, testbench, and verification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Zainalabedin",
        "given": "N."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "McGraw Hill, ISBN"
    ],
    "pages": [
      "978–0071474818"
    ],
    "title": [
      "Embedded core design with FPGAs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "Neil H.E."
      },
      {
        "family": "Harris",
        "given": "David"
      }
    ],
    "citation-number": [
      "7."
    ],
    "edition": [
      "3rd",
      "3rd"
    ],
    "note": [
      "May 11, 2004), ISBN: 0321149017"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "CMOS VLSI Design: A Circuits and Systems Perspective"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Ashenden",
        "given": "P.J."
      },
      {
        "family": "Larus",
        "suffix": "JR"
      }
    ],
    "citation-number": [
      "8."
    ],
    "note": [
      "Third Edition, Morgan Kaufmann; 3 edition (August 2, 2004), ISBN: 1558606041"
    ],
    "title": [
      "Sorin DJ Computer Organization and Design: The Hardware/ Software Interface"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hesscot",
        "given": "C.J."
      },
      {
        "family": "Ness",
        "given": "D.C."
      },
      {
        "family": "Lilja",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "MoBs"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A methodology for stochastic fault simulation in vlsi processor architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Riahi",
        "given": "P.A."
      },
      {
        "family": "Navabi",
        "given": "Z."
      },
      {
        "family": "Lombardi",
        "given": "F."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "DFT"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Simulating Faults of Combinational IP Core-based SOCs in a PLI Environment"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Timoc",
        "given": "C."
      },
      {
        "family": "Buehler",
        "given": "M."
      },
      {
        "family": "Griswold",
        "given": "T."
      },
      {
        "family": "Pina",
        "given": "C."
      },
      {
        "family": "Stott",
        "given": "F."
      },
      {
        "family": "Hess",
        "given": "L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of IEEE international test conference"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "546–553"
    ],
    "title": [
      "Logical models of physical failures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "88–95"
    ],
    "publisher": [
      "IEEE Des Test Comput"
    ],
    "title": [
      "Fault modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "J.P."
      },
      {
        "family": "Maly",
        "given": "W."
      },
      {
        "family": "Ferguson",
        "given": "F.J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "13–26"
    ],
    "title": [
      "Inductive fault analysis of MOS integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Abraham",
        "given": "J.A."
      },
      {
        "family": "Fuchs",
        "given": "W.K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "639–654"
    ],
    "title": [
      "Fault and error models for VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "74"
    ]
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Dordecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Bell Syst Tech J"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Fault modeling and logic simulation of CMOS and MOS integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Gupta",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of digital systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eldred",
        "given": "R.D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "J ACM"
    ],
    "date": [
      "1959"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "33–36"
    ],
    "title": [
      "Test routines based on symbolic logical statements"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Galey",
        "given": "J.M."
      },
      {
        "family": "Norby",
        "given": "R.E."
      },
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the second annual symposium on switching circuit theory and logical design (Detroit), AIEE"
    ],
    "date": [
      "1961",
      "Oct"
    ],
    "editor": [
      {
        "family": "Ledley",
        "given": "R.S."
      }
    ],
    "pages": [
      "152–160,"
    ],
    "title": [
      "Techniques for the diagnosis of switching circuit failures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malaiya",
        "given": "Y.K."
      },
      {
        "family": "Rajsuman",
        "given": "R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "California",
      "Silver Spring, MD"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Bridging faults and IDDQ testing, Los Alamitos"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bossen",
        "given": "D.C."
      },
      {
        "family": "Hong",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "1252–1257"
    ],
    "title": [
      "Cause-effect analysis for multiple fault detection in combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the international test conference"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "514–519"
    ],
    "title": [
      "Detecting multiple faults in CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      },
      {
        "family": "Polian",
        "given": "I."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Int’l Workshop on Design and Test"
    ],
    "date": [
      "2006",
      "2006-11"
    ],
    "location": [
      "Dubai, UAE"
    ],
    "title": [
      "A model for transient faults in logic circuits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "V.K."
      },
      {
        "family": "Fung",
        "given": "A.F.S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Multiple fault testing of large circuits by single fault test sets"
    ],
    "type": "article-journal",
    "volume": [
      "C-30(11):855–865"
    ]
  },
  {
    "author": [
      {
        "family": "Hughes",
        "given": "J.L.A."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the international test conference"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "368–374"
    ],
    "title": [
      "Multiple stuck-at fault coverage of single stuck-at fault test sets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jacob",
        "given": "J."
      },
      {
        "family": "Biswas",
        "given": "N.N."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the international test conference"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Sept"
    ],
    "pages": [
      "849–855,"
    ],
    "title": [
      "GTBD faults and lower bounds on multiple fault coverage of single fault test sets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IBM J Res Develop"
    ],
    "date": [
      "1966"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291"
    ],
    "title": [
      "Diagnosis of automata failures: a calculus and a method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "family": "Clegg",
        "given": "F.W."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1286–1293"
    ],
    "title": [
      "Fault equivalence in combinational logic networks"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Schertz",
        "given": "D.R."
      },
      {
        "family": "Metze",
        "given": "G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1972"
    ],
    "title": [
      "A new representation for faults in combinational digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-1(8):858–866"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "1994"
    ],
    "note": [
      "Press, Piscataway, NJ3.6 Summary wwwwwwwwwwww"
    ],
    "title": [
      "Digital systems testing and testable design.IEEE"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Gupta",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of digital systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1966"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291"
    ],
    "title": [
      "Diagnosis of automata failures: a calculus and a method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Agrawal",
        "given": "P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1972"
    ],
    "title": [
      "An automatic test generation system for illiac IV logic boards"
    ],
    "type": "article-journal",
    "volume": [
      "C-21(9):1015–1017"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1975"
    ],
    "title": [
      "Probabilistic analysis of random test generation method for irredundant combinational logic networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-24(7):691–695"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1976"
    ],
    "title": [
      "On monte carlo testing of logic tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-25(6):664–667"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "When to Use Random Testing"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(11):1054–1055"
    ]
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1975"
    ],
    "title": [
      "Probabilistic treatment of general combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-24(6):668–670"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "265–272"
    ],
    "title": [
      "Random-pattern coverage enhancement and diagnosis for LSSD logic self-test"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley Interscience"
    ],
    "title": [
      "Digital logic testing and simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Seshu",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans Electron Comput"
    ],
    "date": [
      "1965"
    ],
    "title": [
      "On an improved diagnosis program"
    ],
    "type": "article-journal",
    "volume": [
      "EC-14(1):76–79"
    ]
  },
  {
    "author": [
      {
        "family": "Seshu",
        "given": "S."
      },
      {
        "family": "Freeman",
        "given": "D.N."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IRE Trans Electron Comput EC-11"
    ],
    "date": [
      "1962"
    ],
    "title": [
      "The diagnosis of asynchronous sequential switching systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Arabian",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Concurrent and comparative discrete event simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      },
      {
        "family": "Baker",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "39–44"
    ],
    "title": [
      "Concurrent simulation of nearly identical digital networks"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1972"
    ],
    "title": [
      "A deductive method for simulating faults in logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-21(5):464–471"
    ]
  },
  {
    "author": [
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Chappell",
        "given": "S.G."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "Deductive fault simulation with functional blocks"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(8):689–695"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "note": [
      "Revised printing"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Digital systems testing and testable design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "83–93"
    ],
    "title": [
      "Critical path tracing: an alternative to fault simulation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceeding of the international conference on computer-aided design"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "162–165"
    ],
    "title": [
      "Critical path tracing in sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans Comput-Aided Des"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "738–747"
    ],
    "title": [
      "SCRIPT: a critical path tracing algorithm for synchronous sequential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "W.-T."
      },
      {
        "family": "Yu",
        "given": "M.-L."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "J Electron Test Theory Appl"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Differential fault simulation for sequential circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sellers",
        "given": "F.F."
      },
      {
        "family": "Hsiao",
        "given": "M.Y."
      },
      {
        "family": "Bearnson",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1968"
    ],
    "title": [
      "Analyzing errors with the Boolean difference"
    ],
    "type": "article-journal",
    "volume": [
      "C-17(7):676–683"
    ]
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "J. SIAM"
    ],
    "date": [
      "1959"
    ],
    "title": [
      "On a theory of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "FF",
        "given": "Sellers",
        "suffix": "Jr."
      },
      {
        "family": "M-Y",
        "given": "Hsiao"
      },
      {
        "family": "LW",
        "given": "Bearnson"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Error detecting logic for digital computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1975"
    ],
    "title": [
      "Probabilistic analysis of random test generation method for Irredundant Combinational Logic Networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-24(7):691–695"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1976"
    ],
    "title": [
      "On Monte Carlo testing of logic tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-25(6):664–667"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "When to use random testing"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(11):1054–1055"
    ]
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1975"
    ],
    "title": [
      "Probabilistic treatment of general combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-24(6):668–670"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "265–272"
    ],
    "title": [
      "Random-pattern coverage enhancement and diagnosis for LSSD logic self-test"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst"
    ],
    "date": [
      "1979"
    ],
    "title": [
      "Controllability/observability analysis of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-26(9):685–693"
    ]
  },
  {
    "author": [
      {
        "family": "Rutman",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1972"
    ],
    "genre": [
      "Technical Report TP-72-11-4,"
    ],
    "location": [
      "Los Angeles, California"
    ],
    "publisher": [
      "U. of Southern California, Dept. of EESystems"
    ],
    "title": [
      "Fault-detection test generation for sequential logic by Heuristic Tree Search"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Test Conference"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "title": [
      "Testability measures – what do they tell us?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "1198–1200"
    ],
    "title": [
      "Good controllability and good observability do not guarantee good testability"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Design Test Comput"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "38–44"
    ],
    "title": [
      "Statistical fault analysis"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Brglez",
        "given": "F."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Circuits and Systems"
    ],
    "date": [
      "1984",
      "1984-05"
    ],
    "title": [
      "On testability analysis of combinational networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grason",
        "given": "J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Program. Proceedings 16th Design Automation Conference"
    ],
    "date": [
      "1979",
      "1979-06"
    ],
    "title": [
      "TMEAS – A testability measurement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      },
      {
        "family": "Thigpen",
        "given": "E.L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "in proceedings of the 17th Design Automation Conference"
    ],
    "date": [
      "1980",
      "1980-06"
    ],
    "title": [
      "SCOAP: Sandia controllability/observability analysis program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2006-07"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Wen X VLSI Test Principles and Architectures: Design for Testability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1966"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291"
    ],
    "title": [
      "Diagnosis of automata failures: a calculus and a method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "family": "Bouricius",
        "given": "W.G."
      },
      {
        "family": "Schneider",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans Electron Comput"
    ],
    "date": [
      "1967"
    ],
    "title": [
      "Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EC-16(5):567–580"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "An implicit enumeration algorithm to generate tests for combinational logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-30(3):215–222"
    ]
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the international symposium on circuits and systems"
    ],
    "date": [
      "1985",
      "1985-07"
    ],
    "pages": [
      "671–674,"
    ],
    "title": [
      "FAN: A Fanout-oriented test pattern generation algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the international fault-tolerant computing symposium"
    ],
    "date": [
      "1983",
      "1983-06"
    ],
    "pages": [
      "98–105,"
    ],
    "title": [
      "On the acceleration of test generation algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "On the acceleration of test generation algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "C-32(12):1137–1144"
    ]
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Auth",
        "given": "E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the international fault-tolerant computing symposium"
    ],
    "date": [
      "1988",
      "1988-06"
    ],
    "pages": [
      "30–35,"
    ],
    "title": [
      "Advanced automatic test pattern generation and redundancy identification techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Auth",
        "given": "E."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans Comput-Aided Des"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "811–816"
    ],
    "title": [
      "Improved deterministic test pattern generation with applications to redundancy identification"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Trischler",
        "given": "E."
      },
      {
        "family": "Serfert",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans Comput-Aid Des"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "SOCRATES: A highly efficient automatic test pattern generation system"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-7(1):126–137"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "note": [
      "Revised printing"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Digital systems testing and testable design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "83–93"
    ],
    "title": [
      "Critical path tracing: an alternative to fault simulation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the international conference on computer-aided design"
    ],
    "date": [
      "1988",
      "1988-11"
    ],
    "pages": [
      "162–165,"
    ],
    "title": [
      "Critical path tracing in sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans Comput-Aided Des"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "738–747"
    ],
    "title": [
      "SCRIPT: A critical path tracing algorithm for synchronous sequential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Dordecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Digital logic testing and simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N."
      },
      {
        "family": "Gupta",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of digital systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pomeranz",
        "given": "I."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of third design automation conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "215–220"
    ],
    "title": [
      "On static compaction of test sequences for synchronous sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nsiao",
        "given": "M.S."
      },
      {
        "family": "Rudnick",
        "given": "E.M."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of 15th IEEE VLSI test symposium"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "188–195"
    ],
    "title": [
      "Fast algorithms for static compaction of sequential circuit test vector"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamzaoglu",
        "given": "I."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "957–963"
    ],
    "title": [
      "Test set compaction algorithm for combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Rudnick",
        "given": "E.M."
      },
      {
        "family": "Patl",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE/ACM international conference on computer aided design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "67–73"
    ],
    "title": [
      "Simulation based techniques for dynamic test sequence compaction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Niermann",
        "given": "T.M."
      },
      {
        "family": "Roy",
        "given": "R.K."
      },
      {
        "family": "Patel",
        "given": "J.H."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circuits Syst"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "260–267"
    ],
    "title": [
      "Test compaction for sequential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      },
      {
        "family": "Rosales",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of test conference"
    ],
    "date": [
      "1979"
    ],
    "title": [
      "Test generation and dynamic compaction of tests"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "note": [
      "revised printing."
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Digital systems testing and testable design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wilkins",
        "given": "B.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Berkshire, UK"
    ],
    "publisher": [
      "Van Nostrand Reinhold"
    ],
    "title": [
      "Testing digital circuits, an introduction"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Structured logic testing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the International Test Conference"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "391–396"
    ],
    "title": [
      "Testability measures – What do they tell us?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Willaims",
        "given": "M.J.Y."
      },
      {
        "family": "Angell",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1973"
    ],
    "title": [
      "Enhancing testability of large-scale integrated circuits via test points and additional logic"
    ],
    "type": "article-journal",
    "volume": [
      "C-22(1):46–60"
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Digital logic testing and simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Lin",
        "given": "C.-J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the International Test Conference"
    ],
    "date": [
      "1995",
      "1995-10"
    ],
    "pages": [
      "506–514"
    ],
    "title": [
      "Timing-driven test point insertion for full-scan and partial-scan bist"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "544–548"
    ],
    "title": [
      "A partial scan method for sequential circuits with feedback"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1121–1131"
    ],
    "title": [
      "Optimal configuring of multiple scan chains"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Gupta",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "note": [
      "wwwwwwwwwwww"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of digital systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essintioals of electronic testing for digital, memory & mixed-signal VLSI circuits"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "1990"
    ],
    "note": [
      "IEEE standard Board, 345 East 74th St."
    ],
    "title": [
      "IEEE Standard Test Access Port and Boundary Scan Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Kime",
        "given": "C.R."
      },
      {
        "family": "Saluja",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "73–82"
    ],
    "title": [
      "A tutorial on built-in self-test, part 1: principles"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Kime",
        "given": "C.R."
      },
      {
        "family": "Saluja",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "69–77"
    ],
    "title": [
      "A tutorial on built-in self-test, part 2: applications"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "note": [
      "revised printing"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Digital systems testing and testable design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Logic design principles: with emphasis on testable semiconductor circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rajski",
        "given": "J."
      },
      {
        "family": "Tyszer",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Arithmetic built-in self-test for embedded systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Dauer",
        "given": "R."
      },
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Kalvonjian",
        "given": "H.A."
      },
      {
        "family": "Lee",
        "given": "C.F."
      },
      {
        "family": "McGregor",
        "given": "K.B."
      },
      {
        "family": "Pashan",
        "given": "M.A."
      },
      {
        "family": "Stroud",
        "given": "C.E."
      },
      {
        "family": "Suen",
        "given": "L.-C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "AT&T"
    ],
    "date": [
      "1987",
      "1987-06"
    ],
    "title": [
      "BIST at your fingertips handbook"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      },
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Built-in test for VLSI: pseudorandom techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dufaza",
        "given": "C."
      },
      {
        "family": "G",
        "given": "Cambon"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the European test conference"
    ],
    "date": [
      "1991",
      "1991-04"
    ],
    "pages": [
      "27–34,"
    ],
    "title": [
      "LFSR-based deterministic and pseudo-random test pattern generator structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Golomb",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Laguna Hills, CA"
    ],
    "publisher": [
      "Aegean Park Press"
    ],
    "title": [
      "Shift register sequences"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Forlenza",
        "given": "O.P."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "149–161"
    ],
    "title": [
      "WRP: A method for generating weighted random test patterns"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings international conference on computer-aided design"
    ],
    "date": [
      "1985",
      "1985-11"
    ],
    "pages": [
      "111–113,"
    ],
    "title": [
      "On the masking probability with ones count and transition count"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1976"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "613–620"
    ],
    "title": [
      "Transition count testing of combinational logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "Sudarma",
        "suffix": "SR"
      },
      {
        "family": "M",
        "given": "Assaf"
      },
      {
        "family": "MH",
        "given": "Petriu"
      },
      {
        "family": "EM",
        "given": "Jone"
      },
      {
        "family": "W-B",
        "given": "Chakrabarty"
      },
      {
        "family": "K",
        "given": "Sahinoglu"
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans Instrum Meas"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1363–1380"
    ],
    "title": [
      "Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Peterson",
        "given": "W.W."
      },
      {
        "family": "EJ",
        "given": "Weldon",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1972"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "note": [
      "344 9 Logic Built-in Self-test"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Error-correcting codes"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "S.Z."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Digest of Papers. Fault-Tolerant Computing Symposium"
    ],
    "date": [
      "1984",
      "1984-06"
    ],
    "pages": [
      "354–359,"
    ],
    "title": [
      "Increased fault coverage through multiple signatures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T.W."
      },
      {
        "family": "Daehn",
        "given": "W."
      },
      {
        "family": "Gruetzner",
        "given": "M."
      },
      {
        "family": "Starke",
        "given": "C.W."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "39–45"
    ],
    "title": [
      "Aliasing errors in signature analysis registers"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Perkins",
        "given": "C.C."
      },
      {
        "family": "Sangani",
        "given": "S."
      },
      {
        "family": "Stopper",
        "given": "H."
      },
      {
        "family": "Valitski",
        "given": "W."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of international test conference"
    ],
    "date": [
      "1980",
      "1980-11"
    ],
    "pages": [
      "29–41,"
    ],
    "title": [
      "Design for in-situ chip testing with a compact tester"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "1983",
      "1983-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "265–272"
    ],
    "title": [
      "Random-pattern coverage enhancement and diagnosis for LSSD logic self-test"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of international test conference"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "200–204,"
    ],
    "title": [
      "Self-testing of multiple logic modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "K ̈onemann B, Mucha J, Zwiehoff G"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of international test conference"
    ],
    "date": [
      "1979",
      "1979-10"
    ],
    "pages": [
      "37–41,"
    ],
    "title": [
      "Built-in logic block observation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "K ̈onemann B, Mucha J, Zwiehoff G"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "315–318"
    ],
    "title": [
      "Built-in test for complex digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "family": "Guner",
        "given": "G."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of international test conference"
    ],
    "date": [
      "2000",
      "2000-10"
    ],
    "pages": [
      "263–272,"
    ],
    "title": [
      "Efficient test mode selection and insertion for RTL-BIST"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "A."
      },
      {
        "family": "Chakrabarty",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc IEEE Trans Comput"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes"
    ],
    "type": "article-journal",
    "volume": [
      "52:(8):1076–1088"
    ]
  },
  {
    "author": [
      {
        "family": "Karimi",
        "given": "F."
      },
      {
        "family": "Meleis",
        "given": "W."
      },
      {
        "family": "Navabi",
        "given": "Z."
      },
      {
        "family": "Lombardi",
        "given": "F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 166"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "Data compression for System-on-Chip testing using ATE"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "A."
      },
      {
        "family": "Chakrabarty",
        "given": "K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc IEEE Trans Comput-Aided Des"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "355–368"
    ],
    "title": [
      "System-on-a-chip test-data compression and decompression architectures based on Golomb codes"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Jas",
        "given": "A."
      },
      {
        "family": "Ghosh-Dastidar",
        "given": "J."
      },
      {
        "family": "A",
        "given": "Touba N."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Scan vector compression/decompression using statistical coding"
    ],
    "type": null
  },
  {
    "container-title": [
      "Proceedings of 17th IEEE VLSI Test Symposium, 114"
    ],
    "date": [
      "1999"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Basu",
        "given": "K."
      },
      {
        "family": "Mishra",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of 18th ACM Great Lakes symposium on VLSI"
    ],
    "date": [
      "2008",
      "2008"
    ],
    "pages": [
      "83–88,"
    ],
    "title": [
      "A Novel Test-Data Compression Technique using Application-Aware Bitmask and Dictionary Selection Methods"
    ],
    "type": "paper-conference",
    "volume": [
      "GLSVLSI’08"
    ]
  },
  {
    "author": [
      {
        "family": "Jas",
        "given": "A."
      },
      {
        "family": "Ghosh-Dastidar",
        "given": "J."
      },
      {
        "family": "Ng",
        "given": "M."
      },
      {
        "family": "A",
        "given": "Touba N."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of IEEE Transaction on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "67"
    ],
    "pages": [
      "97–806"
    ],
    "title": [
      "An efficient test vector compression scheme using selective Huffman coding"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "L."
      },
      {
        "family": "Chakarbarty",
        "given": "K."
      },
      {
        "family": "A",
        "given": "Touba N."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc ACM Trans Des Automation Electron Syst"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "470–490"
    ],
    "title": [
      "Test data compression using dictionaries with selective entries and fixed-length indices"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "A."
      },
      {
        "family": "Chakrabarty",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of International Test Conference"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "80–91"
    ],
    "title": [
      "Test resource partitioning for SOCs"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Hamzaoglu",
        "given": "I."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of International Symposium on Fault-Tolerant Computing"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "pages": [
      "260–267,"
    ],
    "title": [
      "Reducing test application time for full scan embedded cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Miyase",
        "given": "K."
      },
      {
        "family": "Kajihara",
        "given": "S."
      },
      {
        "family": "Pomeranz",
        "given": "I."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of IEEE VLSI Test Symposium"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "103–108"
    ],
    "title": [
      "On test data volume reduction for multiple scan chain designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K.J."
      },
      {
        "family": "Chen",
        "given": "J.J."
      },
      {
        "family": "Huang",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "pages": [
      "74–78,"
    ],
    "title": [
      "Using a single input to support multiple scan chains"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shah",
        "given": "M.A."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of Annual Symposium on VLSI"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "167–172,"
    ],
    "title": [
      "Enhancement of the Illinois scan architecture for use with multiple scan inputs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Samaranayake",
        "given": "S."
      },
      {
        "family": "Gizdarski",
        "given": "E."
      },
      {
        "family": "Sitchinava",
        "given": "N."
      },
      {
        "family": "Neuveux",
        "given": "F."
      },
      {
        "family": "Kapur",
        "given": "R."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of IEEE VLSI Test Symosium"
    ],
    "date": [
      "2003",
      "2003"
    ],
    "pages": [
      "9–14,"
    ],
    "title": [
      "A reconfigurable shared scan-in architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "H."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Pomeranz",
        "given": "I."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of International Test Conference"
    ],
    "date": [
      "2003",
      "2003"
    ],
    "pages": [
      "1079–1088,"
    ],
    "title": [
      "On reducing test data volume and test application time for multiple scan chain designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "A."
      },
      {
        "family": "Yan",
        "given": "H."
      },
      {
        "family": "Kapur",
        "given": "R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of IEEE VLSI Test Symposium"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "84–92,"
    ],
    "title": [
      "Multimode Illinois scan architecture for test application time and test data volume reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishna",
        "given": "C.V."
      },
      {
        "family": "Jas",
        "given": "A."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of IEEE International Test conference"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "pages": [
      "321–330,"
    ],
    "title": [
      "Reducing test data volume using LFSR reseeding with seed compression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.T."
      },
      {
        "family": "Wu",
        "given": "C.W."
      },
      {
        "family": "Wen",
        "given": "X."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2006",
      "2006-07"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "VLSI Test Principles and Architectures: Design for Testability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Huffman",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc IRE"
    ],
    "date": [
      "1952"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1098–1101"
    ],
    "title": [
      "A method for the construction of minimum redundancy codes"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K.J."
      },
      {
        "family": "Chen",
        "given": "J.J."
      },
      {
        "family": "Huang",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of IEEE Transaction on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1793–1802"
    ],
    "title": [
      "Broadcasting test patterns to multiple circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Sitchinava",
        "given": "N."
      },
      {
        "family": "Samaranayake",
        "given": "S."
      },
      {
        "family": "Kapur",
        "given": "R."
      },
      {
        "family": "Gizdarski",
        "given": "E."
      },
      {
        "family": "Neuveux",
        "given": "F."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of IEEE VLSI Test Symposium"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "73–78,"
    ],
    "title": [
      "Changing the scan enable during shift"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jas",
        "given": "A."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of IEEE International Test Conference"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "pages": [
      "458–464,"
    ],
    "title": [
      "Test vector compression via cyclical scan chains and its application to testing core-based designs"
    ],
    "type": "paper-conference",
    "url": [
      "wwwwwwwwwwww"
    ]
  },
  {
    "author": [
      {
        "family": "J",
        "given": "Knaizuk]",
        "suffix": "Jr"
      },
      {
        "family": "CRP",
        "given": "Hartmann"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1977"
    ],
    "title": [
      "An optimal algorithm for testing stuck-at faults in Random Access Memories"
    ],
    "type": "article-journal",
    "volume": [
      "C-26(11):1141–1144"
    ]
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1979"
    ],
    "title": [
      "Comments on an optimal algorithm for testing stuck-at faults in Random-Access Memories"
    ],
    "type": "article-journal",
    "volume": [
      "C-28(3):258–261"
    ]
  },
  {
    "author": [
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "family": "Reghbati",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ACM Comput Surv"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "175–198"
    ],
    "title": [
      "Functional testing of Semiconductor Random Access Memories"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Winegarden",
        "given": "S."
      },
      {
        "family": "Pannell",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the International Test Conference"
    ],
    "date": [
      "1981",
      "1981-10"
    ],
    "pages": [
      "44–48"
    ],
    "title": [
      "Paragons for memory test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goor AJ",
        "particle": "van de"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Chichester, UK"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Testing semiconductor memories: theory and practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Marinescu",
        "given": "M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the International Test Conference"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "236–239"
    ],
    "title": [
      "Simple and efficient algorithms for functional RAM Testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Suk",
        "given": "D.S."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "A March test for functional faults in Semiconductor Random-Access Memories"
    ],
    "type": "article-journal",
    "volume": [
      "C-30(12):982–985"
    ]
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Norwell, MA"
    ],
    "note": [
      "wwwwwwwwwwww"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essentials of electronic testing for digital, memory & mixed-signal VLSI circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Molavi",
        "given": "S."
      },
      {
        "family": "Evans",
        "given": "A."
      },
      {
        "family": "Clancy",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of 17th IEEE Asian test symposium"
    ],
    "date": [
      "2008",
      "2008-11"
    ],
    "location": [
      "Sapporo, Japan"
    ],
    "title": [
      "Protocol Aware test methodologies using today’s ATE"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Evans",
        "given": "C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of 2007 IEEE International Test Conference"
    ],
    "date": [
      "2007",
      "2007-10"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "The New ATE:Protocol Aware"
    ],
    "type": "paper-conference"
  }
]
