D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis   -part MPF100T  -package FCG484  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\scratchproject.prs  -multisrs  -ovm  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top.vm   -freq 100.000   -tcl  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\designer\top\synthesis.fdc  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synwork\top_prem.srd  -sap  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top.sap  -otap  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top.tap  -omap  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top.map  -devicelib  D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v  -ologparam  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\syntmp\top.plg  -osyn  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\top.srm  -prjdir  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\  -prjname  top_syn  -log  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\synthesis\synlog\top_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF100T -package FCG484 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\top.vm -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_prem.srd -sap ..\top.sap -otap ..\top.tap -omap ..\top.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v -ologparam top.plg -osyn ..\top.srm -prjdir ..\ -prjname top_syn -log ..\synlog\top_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:171
file:..\scratchproject.prs|io:o|time:1672844596|size:51954|exec:0|csum:
file:..\top.vm|io:o|time:1672846167|size:16422705|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1672845848|size:7940|exec:0|csum:D77CEC15580F1693DD9A2495B6D14D67
file:..\synwork\top_prem.srd|io:i|time:1672845994|size:14996259|exec:0|csum:083C5E751BD08B102AAFDD01A276C0FC
file:..\top.sap|io:o|time:1672846002|size:66269|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1672846172|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v|io:i|time:1626183375|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:top.plg|io:o|time:1672846172|size:6954|exec:0|csum:
file:..\top.srm|io:o|time:1672846158|size:52357|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1672846172|size:340904|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1626183374|size:46232064|exec:1|csum:410C32F9F01D2C2C08FB0890F610FDCA
