<module name="MPU_MA_WP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DBG_HWWP_CAP" acronym="DBG_HWWP_CAP" offset="0x0" width="32" description="Debug Watchpoint Capabilities Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HWWP_MEM_CHAIN_REG_PRESENT" width="1" begin="15" end="15" resetval="0x1" description="Memory Barrier Chain Control Register implementation 0x0: Not present 0x1: Present" range="" rwaccess="R"/>
    <bitfield id="HWWP_TRANS_ATTR1_REG_PRESENT" width="1" begin="14" end="14" resetval="0x1" description="Transaction Attribute 1 Register implementation 0x0: Not present 0x1: Present" range="" rwaccess="R"/>
    <bitfield id="HWWP_TRANS_ATTR0_REG_PRESENT" width="1" begin="13" end="13" resetval="0x1" description="Transaction Attribute 0 Register implementation 0x0: Not present 0x1: Present" range="" rwaccess="R"/>
    <bitfield id="HWWP_AUX_CNTL_REG_PRESENT" width="1" begin="12" end="12" resetval="0x1" description="Auxillary Control Register implementation 0x0: Not present 0x1: Present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA_WIDTH" width="3" begin="10" end="8" resetval="0x4" description="Data Bus Width 0x0: 8 bits 0x1: 16 bits 0x2: 32 bits 0x3: 64 bits 0x4: 128 bits All other values: Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_WIDTH" width="3" begin="6" end="4" resetval="0x5" description="Address Bus Width 0x0: 8 bits 0x1: 16 bits 0x2: 24 bits 0x3: 32 bits 0x4: 36 bits 0x5: 40 bits 0x6: 64 bits 0x7: Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_WP" width="4" begin="3" end="0" resetval="0x1" description="Number of Watchpoints supported (0-15)" range="" rwaccess="R"/>
  </register>
  <register id="TRIG_CTRL" acronym="TRIG_CTRL" offset="0x4" width="32" description="Trigger Control Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIG_EN" width="1" begin="0" end="0" resetval="0x0" description="0x0: Trigger disabled. Trigger output (MA_WP_TRIGGER) will not fire 0x1: Trigger enabled. Trigger output (MA_WP_TRIGGER) will fire" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_LW_ADDR0" acronym="DBG_HWWP0_LW_ADDR0" offset="0x8" width="32" description="Debug Watchpoint Addr0 Register (lower order bits 31:0). This register should be written only when WP_EN=0.">
    <bitfield id="LOWER_ORDER_WP_ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="The byte-addressable lower order AXI-4 physical watchpoint address to monitor" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_HG_ADDR0" acronym="DBG_HWWP0_HG_ADDR0" offset="0xC" width="32" description="Debug Watchpoint Addr0 Register (higher order bits 39:32). This register should be written only when WP_EN=0.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIGHER_ORDER_WP_ADDR" width="8" begin="7" end="0" resetval="0x00" description="The byte-addressable higher order AXI-4 physical watchpoint address to monitor" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_MAIN_CNTL" acronym="DBG_HWWP0_MAIN_CNTL" offset="0x10" width="32" description="Debug Watchpoint Main Control Register">
    <bitfield id="TRIG" width="1" begin="31" end="31" resetval="0x0" description="Watchpoint trigger 0x0: Watchpoint not triggered 0x1: Watchpoint has triggered (Reset upon 0-&amp;amp;gt;1 transition of WP_EN)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BEAT_SEL" width="4" begin="23" end="20" resetval="0x0" description="Beat Select (This parameter decides upon for which beat of the burst the data byte lanes should be captured data)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUPERVISOR_USER_ACCESS" width="2" begin="15" end="14" resetval="0x3" description="Supervisor/User access 0x0: Reserved 0x1: User 0x2: Supervisor 0x3: No preference" range="" rwaccess="RW"/>
    <bitfield id="SECURE_ACCESS" width="2" begin="13" end="12" resetval="0x3" description="Secure/Non-secure access 0x0: Reserved 0x1: Non-secure 0x2: Secure. Not supported on GP device 0x3: No preference" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WP_ADDR_MASK" width="6" begin="10" end="5" resetval="0x00" description="Watchpoint address mask (bits to ignore) 0x0: Ignore address bit 0 ..... 0x27: Ignore address bit 39 0x28 &#8211; 0x3F: Reserved" range="" rwaccess="RW"/>
    <bitfield id="WP_MATCH_CRITERIA" width="1" begin="4" end="4" resetval="0x0" description="Watchpoint match criteria 0x0: Match if access within address range to include MIN and MAX 0x1: Match if access outside address range" range="" rwaccess="RW"/>
    <bitfield id="WP_LS_ACCESS" width="3" begin="3" end="1" resetval="0x7" description="Watchpoint Load/Store access 0x0: (Load) Load exclusive or swap 0x1: (Store) Store exclusive or swap (non-posted) 0x2: (Store) Store exclusive or swap (posted) 0x3: Any type of store 0x4, 0x5, 0x6: Reserved 0x7: No preference (valid only if CHAIN_WP_EN=0; otherwise, reserved) Note: In the case of CHAIN_WP_EN=1, both data and memory barrier watchpoints must have the same transaction type; that is, both must be read or both must be write" range="" rwaccess="RW"/>
    <bitfield id="WP_EN" width="1" begin="0" end="0" resetval="0x0" description="Watchpoint enable 0x0: Disable the watchpoint 0x1: Enable the watchpoint" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_AUX_CNTL" acronym="DBG_HWWP0_AUX_CNTL" offset="0x14" width="32" description="Debug Watchpoint Auxilliary Control Register. This register should be written only when WP_EN=0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MA_SPLIT_TARG" width="2" begin="15" end="14" resetval="0x3" description="MA splitter target 0x0: Reserved 0x1: AXI2OCP bridge 0x2: EMIF 0x3: No preference" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="13" end="7" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INITIATOR_ID" width="3" begin="6" end="4" resetval="0x7" description="Initiator ID 0x0: CPU_0 0x1: CPU_1 0x2: CPU_2. Not supported on this device 0x3: CPU_3. Not supported on this device 0x4: Unknown source (ACP, FEQ, etc) 0x5: CMU. Not supported on this device 0x6: Reserved 0x7: No preference" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACCESS_TYPE" width="2" begin="1" end="0" resetval="0x3" description="Access type 0x0: Reserved 0x1: Instructions 0x2: Data/others 0x3: No preference" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_MEM_CNTL" acronym="DBG_HWWP0_MEM_CNTL" offset="0x18" width="32" description="Debug Watchpoint Memory Barrier Control Register. This register should be written only when WP_EN=0.">
    <bitfield id="MEM_BAR_TRIG" width="1" begin="31" end="31" resetval="0x0" description="Memory barrier trigger 0x0: Memory Barrier Watchpoint not triggered 0x1: Memory Barrier Watchpoint has triggered (Reset upon 0-&amp;amp;gt;1 transition of MEM_BAR_WP_EN)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="26" begin="30" end="5" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_BAR_ACCESS_TYPE" width="2" begin="4" end="3" resetval="0x3" description="Type of memory barrier access 0x0: Reserved 0x1: Read 0x2: Write 0x3: Don't care (only if CHAIN_WP_EN=0; otherwise, reserved) Note: In the case of CHAIN_WP_EN=1, both memory barrier and data watchpoint must have the same transaction types; that is, both must be read or both must be write" range="" rwaccess="RW"/>
    <bitfield id="MEM_BAR_TYPE" width="2" begin="2" end="1" resetval="0x3" description="Memory barrier type 0x0: Reserved 0x1: DSB 0x2: DMB 0x3: No preference" range="" rwaccess="RW"/>
    <bitfield id="MEM_BAR_WP_EN" width="1" begin="0" end="0" resetval="0x0" description="Memory barrier watchpoint enable 0x0: Disable the watchpoint 0x1: Enable the watchpoint" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_CHAIN_CNTL" acronym="DBG_HWWP0_CHAIN_CNTL" offset="0x1C" width="32" description="Debug Watchpoint Data/Memory Barrier Chain Control Register. This register should be written only when WP_EN=0.">
    <bitfield id="CHAIN_WP_TRIG" width="1" begin="31" end="31" resetval="0x0" description="Chained watchpoints (memory barrier and data watchpoint) trigger 0x0: Chained Watchpoints not triggered 0x1: Chained Watchpoints have triggered (Reset upon 0-&amp;amp;gt;1 transition of CHAIN_WP_EN)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAIN_TYPE" width="1" begin="1" end="1" resetval="0x0" description="Chain type 0x0: Watchpoint match then memory barrier match 0x1: Memory barrier match then watchpoint match" range="" rwaccess="RW"/>
    <bitfield id="CHAIN_WP_EN" width="1" begin="0" end="0" resetval="0x0" description="Chained watchpoints (memory barrier and data watchpoint) enable 0x0: Disable the chained watchpoints 0x1: Enable the chained watchpoints Note: Both the memory barrier and data watchpoint should be enabled subsequent to this to avoid partial match/race conditions" range="" rwaccess="RW"/>
  </register>
  <register id="DBG_HWWP0_LW_ADDR0_LOG" acronym="DBG_HWWP0_LW_ADDR0_LOG" offset="0x20" width="32" description="Debug Watchpoint Addr0 Log Register (lower order bits 31:0). This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="WP_ADDR_LOWER_ORDER_BITS" width="32" begin="31" end="0" resetval="0x0000 0000" description="Watchpoint address lower order bits (bits 31:0) (The byte-addressable lower order AXI-4 physical watchpoint address bits which results in a match)" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_HG_ADDR0_LOG" acronym="DBG_HWWP0_HG_ADDR0_LOG" offset="0x24" width="32" description="Debug Watchpoint Addr0 Log Register (higher order bits 39:32). This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WP_ADDR_HIGHER_ORDER_BITS" width="8" begin="7" end="0" resetval="0x00" description="Watchpoint address higher order bits (bits 39:32) (The byte-addressable higher order AXI-4 physical watchpoint address bits which results in a match)" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_DATA0_LOG" acronym="DBG_HWWP0_DATA0_LOG" offset="0x28" width="32" description="Debug Watchpoint Data Log Register (bits 31:0). This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="DATA0_CAPTURE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Data capture (bits 31:0) (32-bit data associated with the access which results in a watchpoint match)" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_DATA1_LOG" acronym="DBG_HWWP0_DATA1_LOG" offset="0x2C" width="32" description="Debug Watchpoint Data Log Register (bits 63:32). This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="DATA1_CAPTURE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Data capture (bits 63:32) (32-bit data associated with the access which results in a watchpoint match)" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_DATA2_LOG" acronym="DBG_HWWP0_DATA2_LOG" offset="0x30" width="32" description="Debug Watchpoint Data Log Register (bits 95:64). This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="DATA2_CAPTURE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Data capture (bits 95:64) (32-bit data associated with the access which results in a watchpoint match)" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_DATA3_LOG" acronym="DBG_HWWP0_DATA3_LOG" offset="0x34" width="32" description="Debug Watchpoint Data Log Register (bits 127:96). This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="DATA3_CAPTURE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Data capture (bits 127:96) (32-bit data associated with the access which results in a watchpoint match)" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_TRANS_ATTR0_LOG" acronym="DBG_HWWP0_TRANS_ATTR0_LOG" offset="0x38" width="32" description="Debug Watchpoint Transaction Attributes 0 Log Register. This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESP_INFO" width="2" begin="25" end="24" resetval="0x0" description="Response info 0x0: Reserved 0x1: Okay 0x2: Request failed 0x3: Request error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INIT_INFO" width="3" begin="22" end="20" resetval="0x0" description="Initiator info 0x0: CPU_0 0x1: CPU_1 0x2: CPU_2. Not supported on this device 0x3: CPU_3. Not supported on this device 0x4: Unknown source (ACP, FEQ, etc) 0x5: CMU. Not supported on this device 0x6, 0x7: Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TARGET_INFO" width="3" begin="18" end="16" resetval="0x0" description="Target info 0x0: AXI2OCP 0x1: EMIF All other values: Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRANS_TYPE" width="3" begin="12" end="10" resetval="0x0" description="Transaction type (The type of transaction which results in a watchpoint match and is protocol independent. Not all protocols support all transaction types) 0x0: Reserved 0x1: Write posted 0x2: Read 0x3: Read exclusive 0x4: Read linked 0x5: Write non-posted 0x6: Write conditional 0x7: Broadcast" range="" rwaccess="R"/>
    <bitfield id="BURST_LENGTH" width="6" begin="9" end="4" resetval="0x00" description="Burst length (The length of the burst which results in a watchpoint match) 0x1: Burst length = 1 (min value) 0x2: Burst length = 2 ..... 0x3F: Burst length = 63 (max value)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BURST_TYPE" width="3" begin="2" end="0" resetval="0x0" description="Burst type 0x0: Incrementing 0x1: Wrapping 0x3: Fixed (streaming) All other values: Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_TRANS_ATTR1_LOG" acronym="DBG_HWWP0_TRANS_ATTR1_LOG" offset="0x3C" width="32" description="Debug Watchpoint Transaction Attributes 1 Log Register. This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA" width="1" begin="2" end="2" resetval="0x0" description="Data access/Instruction fetch 0x0: Other, data, PLE, eviction 0x1: Instruction" range="" rwaccess="R"/>
    <bitfield id="SUPERVISOR" width="1" begin="1" end="1" resetval="0x0" description="Supervisor/User access 0x0: User 0x1: Supervisor" range="" rwaccess="R"/>
    <bitfield id="SECURE" width="1" begin="0" end="0" resetval="0x0" description="Secure/Non-secure access 0x0: Non-secure 0x1: Secure. Not supported on GP device" range="" rwaccess="R"/>
  </register>
  <register id="DBG_HWWP0_DATA_TRANS_ATTR0_LOG" acronym="DBG_HWWP0_DATA_TRANS_ATTR0_LOG" offset="0x40" width="32" description="Debug Watchpoint Data Transaction Attributes 0 Log Register. This register should be read only when TRIG=1 or WP_EN=0. This register is reset upon 0-&amp;gt;1 transition of WP_EN.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYTE_EN" width="16" begin="15" end="0" resetval="0x0000" description="Byte enable (Byte enables for the 128-bit of data captured for the transaction match)" range="" rwaccess="R"/>
  </register>
</module>
