================================================================================ 
Commit: b19e91bc35ee16381d9ad62e1616c6e253bb5fb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:26:48 2020 -0800 
-------------------------------------------------------------------------------- 
EGS:  Cleanup IASL Warnings.

Minor PMEC non-coherency usage cleanup to eliminate warnings.

Hsd-es-id: 14012898495
Original commit date: Wed Nov 4 14:30:40 2020 -0600
Change-Id: I4b4e8082aa68c5c6216cc9470945faf4db0f848a
Original commit hash: 6db62f0e5473b3c03d8a9fcb5e76142ee06dd8cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoCommon.asl

================================================================================ 
Commit: 6f15b7a4721f431baea7a7bfc792952fdeefd8ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:26:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS

Added VMD RTD3 support for TBT platform configurations

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: 18012980284
Original commit date: Tue Nov 3 18:14:27 2020 -0800
Change-Id: I540172b1155ffaae22e8d3ad70e3d1439166224b
Original commit hash: f92ccc6895ccf7c0abb048da3b25fd5e1e130399

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: c4c00f2b4a7356d10d0b8f4ad3e5ad422aeffef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:26:25 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012891786][ADL-S | DDR5] ECT updates from ADL-P CTE Part 2

- AdlPMrcConfigInit: add support for hard-coded SPD table for ADL-P DDR5 board (1Rx8 16GB).
- ProgramDeswizzleRegisters: fix DESWIZZLE_HIGH encoding for LP4/5 second sub-channel. Should use +4 encoding.
- CTE DDR5: Program RL before DQ mapping in ECT, to avoid Denali error spBinInvalidAtMrr_CL
- CTE DDR5: Use MR3 in Roundtrip Match because it has all zeroes, to avoid MRR checker failure.

Hsd-es-id: 14012891786
Original commit date: Thu Oct 15 22:10:08 2020 -0700
Change-Id: Iea30e68226435e28b4790cc3c6979d22daa09803
Original commit hash: 36a84f9dacd85b6fe5a213629653ac6d9a2571d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/BoardConfigLib.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: de1bdb375f01251ef7ea1d06818909be753839b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:26:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: remove gFspApiModePpiGuid

gFspApiModePpiGuid was duplicate of gFspInApiModePpiGuid from
IntelFsp2Pkg, so remove its definition and replace its references with
gFspInApiModePpiGuid

Hsd-es-id: 1507754194
Original commit date: Mon Jul 20 17:11:16 2020 +0200
Change-Id: I8022faf8e9f939539343acdaceeb601e1352ce90
Original commit hash: 0a305f57762f6791d733e406d803db26435fae5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.inf

================================================================================ 
Commit: e46aa725c08164ed720f5ac07edfd73d2521b782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:26:03 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect SATAGC REGLOCK register value

32 bit Pci write during Parity Error handling set blocks SATAGC.REGLOCK
bit which is set on EndOfDxe

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: 18013652275
Original commit date: Wed Nov 4 09:54:25 2020 +0100
Change-Id: Idea5e4b3b2a6d7f64af885707f2ddad0284e12f2
Original commit hash: fc2ec3a0bacd3a4e9e7906ad43722bce43a731f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: a4a8d18f5aa9e0423f41f132a9bee2f77d4d9947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:26:00 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, ServerSiliconPkg: remove gPeiSmmControlPpiGuid

gPeiSmmControlPpiGuid in both Client and Server packages were duplicates of
gEfiPeiMmControlPpiGuid from MdePkg, so remove theirs definitions and replace
their references by gEfiPeiMmControlPpiGuid

Hsd-es-id: 1507754194
Original commit date: Mon Jul 20 17:39:15 2020 +0200
Change-Id: I09ce8d021b39a899f655499ddcaeb7e29330a070
Original commit hash: d03991fb9405f7acde417719778240122512da50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf

================================================================================ 
Commit: b3fe97d0e9485c9855608cd079ba44ef48a4c020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:57 2020 -0800 
-------------------------------------------------------------------------------- 
ClinetOneSiliconPkg: HdAudio IP cleanup.

Removed unused libraries: HdaLib, PeiHdaInitLib, DxeHdaNhlt
All PeiHdaInitLib functionality are covered by PeiCavsInitLib/PeiAceInitLib.
All DxeHdaNhlt functionality are covered by NhltFeaturePkg.
Hda Device number and Hda Function number values should be used from PchPciBdfLib.
Removed unused Dmic definitions.
Removed unused Sv settings.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 13:57:04 2020 +0100
Change-Id: Iba397b258761f9b560e968ba5737bbfb7d3a0509
Original commit hash: ee95bb38632bd30a2e2359da5139a68756c80d1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/DxeHdaNhlt.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/Library/DxeHdaNhltLib.h
ClientOneSiliconPkg/Include/Library/HdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.inf
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: 1cc2716433224eee35f35f2abce85307adb14b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:43 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg: ACPI v6.3 Support

Update FADT minor version and also related definitions

Hsd-es-id: 16011783213
Original commit date: Fri Sep 18 21:04:21 2020 +0800
Change-Id: I98c81acd516eb7cbb51d9dfdee474fa18aa42c1c
Original commit hash: 2bf11920af7f14b3f07aa722ef2496095874a453

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.act
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.h
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 335dc2c37525b53cdf6c5cf1319e089bf17826ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Wed Nov 4 01:41:41 2020 -0800
Change-Id: Ibe96ec36ce36cade3edaccb31b423a3996589406
Original commit hash: 886f7dc62e3ec80b220440dbd87e805281c874c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e3bdf7887bc5ee817401d5f9d6ad92ff134625cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:26 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Security: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable on SecureIntegratedGraphicsConfiguration.c
2. For array assign value, need to use static to prevent _memcpy error on PeiCpuPolicyUpdatePreMem.c
3. Remove unused variable on SecuritySetup.c

Hsd-es-id: 1508491131
Original commit date: Mon Nov 2 08:54:08 2020 +0800
Change-Id: I6e9ba42b5ffbc7a833835480159413442c664561
Original commit hash: c34b8123e52625e15597250dc77fdc6fb32f5227

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: 320bc610a24c4ca46c485d46506940b84a2434ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:21 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Tbt: Enable the GCC support in Fsp Wrapper - SA

Align VproTbtDockNvsEndOfDxeUpdate with EFI_CREATE_EVENT_EX on UefiSpec.h

Hsd-es-id: 1508491134
Original commit date: Wed Nov 4 11:04:23 2020 +0800
Change-Id: I1ec4462a88ffabd001e7cc3e60b44993bdbe0d9d
Original commit hash: d6bb06c2c5adc92f98482073ac0714b61a78b1ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c

================================================================================ 
Commit: d654d971001e2777cb5fe3281ada16bc3eaeed62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:07 2020 -0800 
-------------------------------------------------------------------------------- 
Force Power becoming obsolete for any functional flow

Removed force power policy
Moved force power gpio init can move to board init package

Hsd-es-id: 16011663741
Original commit date: Tue Nov 3 06:52:36 2020 -0800
Change-Id: Ie87f87d4052e4a84abe5e60cfec87bd8737b766c
Original commit hash: 59f2762fe0d33f79a770f3cd499c87d18d1a6b1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 89ded593e31382ac7a67f4a4a578d614524f94b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:25:00 2020 -0800 
-------------------------------------------------------------------------------- 
Added PD Spec for ADL P 682 15W PO SKU.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: NA
Original commit date: Mon Nov 2 12:03:46 2020 +0530
Change-Id: Id1aa30b5949620e0af9254b3776e6a3204f752e9
Original commit hash: af451f816eddd94cd8b685266871ec0479177c43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h

================================================================================ 
Commit: a958b400378ac419e0cf89e444d85d5a7ceb135f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:55 2020 -0800 
-------------------------------------------------------------------------------- 
BIOS doesn't support 601 SKU(DID isn't correct)
 - Added ADL S 601 DID to CPU identifier

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: 16012071898
Original commit date: Tue Nov 3 14:39:00 2020 +0530
Change-Id: Ib16e6a662b1c3ba3a387993c8e0e0d3a4fd8c847
Original commit hash: fa00aa3b0051a10d0124d6b4680126592f750c83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ddffb6c4a611bcceaafc69b84d95a0d025e3315c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:43 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TraceHub: Enable the GCC support in Fsp Wrapper - PCH

Align fuction implement with TraceHookLib.h

Hsd-es-id: 1508491115
Original commit date: Wed Nov 4 10:48:32 2020 +0800
Change-Id: Iedcf09ed45464c06eca5366427e58fb91ddab34e
Original commit hash: e42132c9cee7f4087ad30db47540e5e68df16e7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: 1d5df22b74bd0cadfee55d5d0ba57c8e264205b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:25 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Usb: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align correct enum with structure

Hsd-es-id: 1508491131
Original commit date: Wed Nov 4 09:04:26 2020 +0800
Change-Id: I6fc6199d4ef31337ec051fee029b9711430b40ae
Original commit hash: 9a19a5426a76f200d12b97c866d8b762b6e9c945

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciInterface.h
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciTable.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.c

================================================================================ 
Commit: da6ccf8e7dfa242b0a0597d8ce9d5f6278a460f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1452_00

Hsd-es-id: NA
Original commit date: Tue Nov 3 17:48:50 2020 -0800
Change-Id: Ifbd1b412d5e4796390880ca615df7e277272b893
Original commit hash: bf4d02ca661c6e37f5af4cbfe66afe543c434b16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0035fab2b16902426636f1548c2f14bdee391a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:15 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1307 (2.0.4871)

* Integrate BIOS Guard module 0x1307 (2.0.4871) - NPW Signed
* Increased BIOS SVN to 1451
* Module 0x1307 supports ADL-S/P/M CPU

Hsd-es-id: 16011853303
Original commit date: Tue Nov 3 09:59:54 2020 -0800
Change-Id: I32d39c66cad2a93671ff0cfdd04a98d6f92d217e
Original commit hash: 53d94fb819d6d86c50df8e7c0f00fce18f6867fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: c84c69f893ed8b50dff4ceb37c1bab876235417f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:03 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8fa8cce8e4df59f994ebfa753c0a8248ef99d7f8)

Tue Nov 3 20:00:10 2020 +0000
Original commit date: Tue Nov 3 20:00:10 2020 +0000
Original commit hash: 438ffbde46e22181097baeac77e5990a90b8bbda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6a8c28beaf287593d1f577bd5179fc5fc78c3f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:24:00 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1508378896][ADL MRC] Enable MARS feature only in symmetrical configurations

Enable MARS feature in CCF.
Copy MARS related registers from memory subsystem to CCF IDP registers:
 MAD_INTER_CHANNEL
 MAD_INTRA_CH0/1
 MAD_DIMM_CH0/1
 CHANNEL_HASH
 CHANNEL_EHASH
 CMI_MEMORY_SLICE_HASH
 CMI_MAD_SLICE
Only enable MARS in symmetrical population across controllers / channels / DIMMs.
Call MARS init in non-cold flows as well, because these registers are not in S/R table.

Hsd-es-id: 1508378896
Original commit date: Wed Sep 9 11:01:08 2020 +0800
Change-Id: I3032f004237f62f544255dcbc16d35435d79cc6e
Original commit hash: 286250c265a214b1066401efbf041fbc378683ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: 174a293e80aba56319df8f87d1fa32bfeafbd513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:49 2020 -0800 
-------------------------------------------------------------------------------- 
Fix DMI Replay Timer value mismatch as per BWG 1.4

Hsd-es-id: 16012067242
Original commit date: Mon Nov 2 19:40:20 2020 +0530
Change-Id: Iad62fd7a903efcf361e7afdf1888439e26f38f0e
Original commit hash: f5097639f828018466fc0be8f2592192321f35a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: e9845c17615d03090d8da7bc77a6f1673c5739cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Adding Debug Messages related to TCSS.

Hsd-es-id: NA
Original commit date: Fri Oct 23 15:56:27 2020 +0530
Change-Id: Iebd599d70d6877446d9404e448ff6422fab13a90
Original commit hash: 1827fd3bc40dbfabc1320d0c57564b1aefbc86f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c

================================================================================ 
Commit: b496754ea70150b7af159eff439d7df98ea31b0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:26 2020 -0800 
-------------------------------------------------------------------------------- 
AutoThermalReporting BIOS setup value is not passed from Setup to HOBs

Hsd-es-id: 16012066699
Original commit date: Mon Nov 2 20:12:34 2020 +0530
Change-Id: I49ad89a71908ad5a89beb4984782889cf749c7a4
Original commit hash: d538a139549caca6561cbf810e6888bb6e71855f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 058b3de621edd25dc179879d0756b1917f52f855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Adding PcdDTbtEnable PCD as Switch/Build flag to enable or disable Discrete TBT Feature of Platform Sample Package.

[
Hsd-es-id: 14012881651
Original commit date: Wed Oct 7 20:03:44 2020 +0530
Change-Id: Iade61e0af9cca195d2ed75b3ed1f2db5178a31ab
Original commit hash: 241f494ef8d591b42a1778b53228fcb3f694a76f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibrary.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibrary.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.h
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 049a605404043829a1017885c61973ffa56c2bc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:17 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove unused IpBlock code for PCH IPs

Removed verX files which are no longer required by any project.

Hsd-es-id: n/a
Original commit date: Tue Oct 27 12:18:36 2020 +0100
Change-Id: I7bf46c31e1109fe1935e344be46c75f2ac80784d
Original commit hash: e0781745a7c4c82c44e8d8a3d549de2894e2a349

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 5e53b14a8481234f1d43008d3a1324f27ee0a3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:08 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Bios to add Power meter support for ADL-M RVP-1(Lp4x based) Board

Add Power Meter support from the Microchip reference ASL code.
Six functions are implemented by DSM Rev.1
The PAC193X driver support for DSM Rev. 1 has been implemented starting with Driver Version 1.3.

Hsd-es-id: 16011885732
Original commit date: Tue Nov 3 12:19:50 2020 +0530
Change-Id: I76e1f460255c257a72dcdaee9eaa03fc0aa3795a
Original commit hash: 28b40e8f65f362262bb644bec7453117f147a86e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 17a893cd35b6e7b768a77c55bfb92c12ed07bbfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:23:03 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/HDA: Abstract PCR registers access

To make Hda IP Block initialization code real independent
from SoC integration the Register Access method shall be abstracted.
This change introduces PCR abstraction for Hda IP Block init driver.

Hsd-es-id: N/A
Original commit date: Mon Nov 2 14:48:43 2020 +0100
Change-Id: I2bbc3f11d7a1391bc86a9e941f2163f9e9f5fa2c
Original commit hash: be5a85db5ed7b42b608f01b0bfcc0199ca072935

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: d01c584978f299ff2022fa214b8477c68cb28ee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Tue Nov 3 01:28:29 2020 -0800
Change-Id: I3dd99cc6613e30af235ab73ddf573c3a1733732c
Original commit hash: d3ee1d5a3a50f0ba9b3c0c85c9a6c0f7e52b8740

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fac7226e3b49bf953cbc5047d4be37bec2ac41dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:40 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL S A0 Production Patch 0x18

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: NA
Original commit date: Tue Nov 3 12:22:46 2020 +0530
Change-Id: I4f9791ab8c987fc6fad0f3f34db722d841cecfe4
Original commit hash: 176d33537262e566142fb027dbdd750b8560bc00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 18f7fa25d743b9c8cc36fe97563cd0a337aaf29a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Clean up duplicated PlatformBoardId.h

Clean AlderLakePlatSamplePkg\Include\PlatformBoardId.h

Hsd-es-id: 1508496225
Original commit date: Mon Nov 2 18:19:49 2020 +0800
Change-Id: I6759586006aef75c007cb95d7d572cdc7f750e7d
Original commit hash: 19b8aaf5fce31150ed2fdfcc8183c7882898806f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 493fc256b47bd811ad4b12d7f556859ae8896a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:34 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 568efca763ed3a7d4525105e4c74472c8ef3962e)

Tue Nov 3 08:28:25 2020 +0000
Original commit date: Tue Nov 3 08:28:25 2020 +0000
Original commit hash: 6bf2e91ac535b70a564ac27b900456c791935f4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7a5269f351a34f68e7fa6dc7d42abf02619b12e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Hotplug driver is not getting dispatched if iTBT Policy is disable.

Hsd-es-id: 1508477974
Original commit date: Thu Oct 8 22:13:15 2020 +0530
Change-Id: Ifafd5549a79ebfcee84a99e83d5ea53ef887f817
Original commit hash: 61980f15f8228eaaebb74ba1c55faf8c18c06583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtDefinition.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugItbt.inf

================================================================================ 
Commit: f57d3d91bdc50943fa4865a80045b1f2fb24d1d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:25 2020 -0800 
-------------------------------------------------------------------------------- 
Crashlog - Add knob for re-arm action

1. Add setup option for re-arm.
2. Add re-arm to CPU crashlog flow.
3. Update data structure to align with crashlog HAS.

Affected platforms: ADL

Hsd-es-id: 16011782499
Original commit date: Tue Oct 20 15:59:47 2020 +0800
Change-Id: I6e0c4565d692130b4fb20e84775c1ecbf9e06d65
Original commit hash: 02eb6ae25fd9ab065f61ee3a34f29a6b7d324bc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c

================================================================================ 
Commit: 3fb92e4746a55d2329e3e5a8c07297625078ebb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP-5][integration_step_event] Enable Multichannel MRC for Lpddr5 on CTE

Changes:
-> Program MC_INIT_STATE register as per IpChannel

Hsd-es-id: 16011088146
Original commit date: Thu Oct 29 01:48:34 2020 +0530
Change-Id: I770717ca881188df95c0dec154c26c4bed4170ad
Original commit hash: cb9fde9562a6c950f104aa4630bd17462694093e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9c682b8c683db6df6e4bb1548d26c21b72ad0ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ACPI] CPU PCIE RP ACPI Device dynamic address support.

Dynamic PCI Address (Device and function number) detection of CPU PCIE RP
ACPI device's _ADR ACPI Method. CPU PCIE RP address may vary from SKU to SKU.
So based the SKU detection we will save the CPU PCIE RP address in NVS
variable and pass it to AML code to be used by _ADR method.

Hsd-es-id: 1508478065
Original commit date: Fri Oct 9 18:25:50 2020 +0530
Change-Id: Ib5c3f7bcec7432ce6e64ede8e3672b175f3272f1
Original commit hash: da3aac745f4a6563fb51f74b6ce3a482551d4a94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: ab4edfd8b7a84852c4a6ea2dae235ffee0587f80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:22:01 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"

This reverts commit 224c8eae9b75d220d5f5ee14fb02043f55698716.

Hsd-es-id: 1508473491
Original commit date: Mon Nov 2 22:35:20 2020 -0700
Change-Id: Ifd160d5c1746078d3e5959a3dacc82bd42161e6e
Original commit hash: df9f11270148f102f2e02a6d38f6d05b74a75956

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 0811e62ed0fde2cd60ae884ff1d9f62272c4881c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U][FMP] Microcode update fail, if support FMP microcode update.

This issue is appear when FIT table has been destroyed and boot guard disabled.
This issue is related two parts of root cause.

The first issue is the address of first microcode not correct, because the value
of 'PcdCpuMicrocodePatchAddress' was overridden in boardpkg.fdf, original implementation
is match to unsupported FMP microcode update feature.
The second issue is the offset of microcode(microcode size) incorrect when the
first microcode located and not matched with CPUID, next run of locating microcode
will add an offset that the value is from microcode binary's header parameter,
it's the older mechanism and not satisfied support FMP microcode update feature's
slot size that define in prep.bat.

The solution is to fix the microcode start address and size, and fix the search
algorithm in FSP.

Hsd-es-id: 1508419417
Original commit date: Mon Oct 26 12:12:09 2020 +0800
Change-Id: I62d3a40ea63551b20ded7a1fa6d5d8893dc3fe21
Original commit hash: 28b880979592cc68f3cbd0f6284a38125ce03800

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 147264644d63e9759551c3b8cf648e2f7893c637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:43 2020 -0800 
-------------------------------------------------------------------------------- 
Remove unnecessary FspHeader module build before FSP

Remove FspHeader module build from BuildFv.cmd and BuildFv.sh.

Hsd-es-id: 1508499792
Original commit date: Mon Nov 2 18:17:12 2020 +0800
Change-Id: Ia9f7a60aa87eff4f7fcf0ef5ad610457723ffc96
Original commit hash: 721af3c764c14b5961d8af23ee5a520fe9caedea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: f834d48a0d80a586bb248ab02cf76f76f103c61d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:40 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/VR: Add user menu for VCC Demotion

VCCIA Demotion can be configured in 3 states:
 * Enabled (default setting in PCODE)
 * Enabled with User Config
 * Disabled

The change adds the user menu for VCC Demotion control.

Hsd-es-id: 1508446497
Original commit date: Tue Oct 20 19:37:08 2020 +0800
Change-Id: I651d16ea956f785649e4b15c605fcd3fa6333504
Original commit hash: 9e6204022b2fee6d7672c4b43f140d63ee3e3cea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 50ea098a1d1a830670d75c25872ad266c73783fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Skip Opal Password Console When TDS is Enabled

Once Trusted Device Setup is enabled, skip the Opal Password console
prompt since the system disk is locked during manafacturing and
end-users has no idea of what the password is to unlock the system disk.

Hsd-es-id: 16011954260
Original commit date: Tue Oct 27 16:15:54 2020 +0530
Change-Id: Iec30655e60e01e620776f210190071c0917943c1
Original commit hash: 6b951deb50c6c31e03bbd8f4c06159a3e9e41298

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 5cd93e7f6c5579cb04e4ce6a5f44af27d6313408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction: TouchPad Irq

Corrected the PcdTouchpadIrqGpioPolarity PCD Value.

Hsd-es-id: 16012042017
Original commit date: Tue Nov 3 08:05:15 2020 +0530
Change-Id: Iff07451aa7b75c7a453039db6d4748d6e184fb54
Original commit hash: db87c0f59f15bc4c8e7b680ca0a8834b05f89dce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: dea7f8b2482f0c4862b3ecc7c2606fadbccf6cab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:24 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/UiApp: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable on BootOption.c, FileExplorer.c and UpdatePage.c
2. Correct code logic to prevent always return false on BmLib.c

Hsd-es-id: 1508491131
Original commit date: Tue Nov 3 09:12:10 2020 +0800
Change-Id: Icb1c2d6f68da4a04789118c8c3b738a642c9d3d7
Original commit hash: 550e80e4be94d190adf3d6178828188b99d8270b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BmLib.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c

================================================================================ 
Commit: 1de1fc757d7402ecf336d0547c28d71291206a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:19 2020 -0800 
-------------------------------------------------------------------------------- 
Remove AlderLakeSvRestrictedPkg\Pei\BiosApi\BiosApi.inf

1. Remove BiosApi PEIM.
2. Sync MerlinXPkg settings with TigerLake.

Hsd-es-id: 1508478176
Original commit date: Fri Oct 30 15:46:19 2020 +0800
Change-Id: Idf7e37e62170f57c1d562283777e23fbf4a47277
Original commit hash: 7732bec3a7c767ff94e380f5023ff649cc6e2269

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/ValidationFv.fdf

================================================================================ 
Commit: 451ab7178485deabecd7bd66b114e001c1ddbf1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:16 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component""
Reverting this change so that program branch and master are in sync

This reverts commit a6ef86e4f302862ac4cbd03e235ebdcb31840cf2.

cherry picked from commit a87b6c6b880ccb350bb6bc19129046faa4794fa9

Fri Nov 6 12:25:48 2020 +0530
Original commit date: Fri Nov 6 12:25:48 2020 +0530
Original commit hash: a70f15228e97c06c77ffe8a8fa8e499a8c006365

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: e47e53e4509c5d2d63a82458ec94629a96a80b4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 18 10:21:13 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"

This reverts commit 73b1d252eed6652f9b2daece3697c64d06497d28.

Reverted commit from Program Branch

Tue Nov 3 11:09:14 2020 +0530
Original commit date: Tue Nov 3 11:09:14 2020 +0530
Original commit hash: a6ef86e4f302862ac4cbd03e235ebdcb31840cf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf
