Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 21:32:05 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.912     -261.858                    176                  208        1.287        0.000                       0                   927  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.912     -261.858                    176                  208        1.287        0.000                       0                   439  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          176  Failing Endpoints,  Worst Slack       -1.912ns,  Total Violation     -261.858ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.615ns (32.859%)  route 3.300ns (67.141%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.651 - 3.125 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 1.014ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.926ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.936     3.077    shift_reg_tap_i/clk_c
    SLICE_X93Y499        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y499        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.174 r  shift_reg_tap_i/sr_p.sr_1[2]/Q
                         net (fo=7, routed)           0.211     3.385    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[2]
    SLICE_X93Y499        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.501 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=12, routed)          0.117     3.618    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0_0
    SLICE_X93Y500        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     3.734 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.111     3.845    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X94Y500        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.945 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.115     4.060    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X95Y500        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     4.099 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=22, routed)          0.307     4.406    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_48
    SLICE_X96Y500        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.505 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     4.549    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X96Y500        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.613 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.068     4.681    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X96Y500        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.745 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.132     4.877    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X96Y500        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     5.025 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.108     5.133    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X96Y500        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.233 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.167     5.400    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X97Y501        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.516 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.117     5.633    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X96Y501        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.672 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.260     5.932    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_14_0
    SLICE_X95Y501        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     6.045 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.388     6.433    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X96Y504        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     6.473 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     6.588    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_11_0
    SLICE_X96Y504        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.687 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=18, routed)          0.123     6.810    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X96Y504        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     6.848 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=6, routed)           0.231     7.079    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X97Y506        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     7.141 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     7.241    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_26
    SLICE_X98Y506        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.305 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=25, routed)          0.314     7.619    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_36
    SLICE_X99Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     7.681 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.212     7.893    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_52_0
    SLICE_X98Y504        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     7.932 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=1, routed)           0.060     7.992    shift_reg_tap_o/idx_2_0[5]
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.696     5.651    shift_reg_tap_o/clk_c
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/C
                         clock pessimism              0.438     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X98Y504        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.081    shift_reg_tap_o/sr_p.sr_1[113]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.615ns (32.859%)  route 3.300ns (67.141%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.651 - 3.125 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 1.014ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.926ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.936     3.077    shift_reg_tap_i/clk_c
    SLICE_X93Y499        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y499        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.174 f  shift_reg_tap_i/sr_p.sr_1[2]/Q
                         net (fo=7, routed)           0.211     3.385    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[2]
    SLICE_X93Y499        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.501 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=12, routed)          0.117     3.618    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0_0
    SLICE_X93Y500        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     3.734 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.111     3.845    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X94Y500        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.945 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.115     4.060    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X95Y500        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     4.099 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=22, routed)          0.307     4.406    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_48
    SLICE_X96Y500        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.505 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     4.549    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X96Y500        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.613 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.068     4.681    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X96Y500        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.745 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.132     4.877    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X96Y500        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     5.025 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.108     5.133    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X96Y500        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.233 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.167     5.400    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X97Y501        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.516 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.117     5.633    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X96Y501        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.672 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.260     5.932    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_14_0
    SLICE_X95Y501        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     6.045 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.388     6.433    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X96Y504        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     6.473 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     6.588    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_11_0
    SLICE_X96Y504        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.687 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=18, routed)          0.123     6.810    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X96Y504        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     6.848 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=6, routed)           0.231     7.079    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X97Y506        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     7.141 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     7.241    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_26
    SLICE_X98Y506        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.305 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=25, routed)          0.314     7.619    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_36
    SLICE_X99Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     7.681 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.212     7.893    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_52_0
    SLICE_X98Y504        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     7.932 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=1, routed)           0.060     7.992    shift_reg_tap_o/idx_2_0[5]
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.696     5.651    shift_reg_tap_o/clk_c
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/C
                         clock pessimism              0.438     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X98Y504        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.081    shift_reg_tap_o/sr_p.sr_1[113]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.615ns (32.859%)  route 3.300ns (67.141%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.651 - 3.125 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 1.014ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.926ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.936     3.077    shift_reg_tap_i/clk_c
    SLICE_X93Y499        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y499        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.174 r  shift_reg_tap_i/sr_p.sr_1[2]/Q
                         net (fo=7, routed)           0.211     3.385    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[2]
    SLICE_X93Y499        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.501 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=12, routed)          0.117     3.618    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0_0
    SLICE_X93Y500        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     3.734 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.111     3.845    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X94Y500        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.945 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.115     4.060    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X95Y500        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     4.099 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=22, routed)          0.307     4.406    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_48
    SLICE_X96Y500        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.505 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     4.549    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X96Y500        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.613 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.068     4.681    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X96Y500        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.745 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.132     4.877    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X96Y500        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     5.025 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.108     5.133    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X96Y500        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.233 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.167     5.400    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X97Y501        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.516 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.117     5.633    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X96Y501        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.672 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.260     5.932    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_14_0
    SLICE_X95Y501        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     6.045 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.388     6.433    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X96Y504        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     6.473 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     6.588    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_11_0
    SLICE_X96Y504        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.687 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=18, routed)          0.123     6.810    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X96Y504        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     6.848 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=6, routed)           0.231     7.079    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X97Y506        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     7.141 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     7.241    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_26
    SLICE_X98Y506        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.305 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=25, routed)          0.314     7.619    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_36
    SLICE_X99Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     7.681 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.212     7.893    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_52_0
    SLICE_X98Y504        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     7.932 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=1, routed)           0.060     7.992    shift_reg_tap_o/idx_2_0[5]
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.696     5.651    shift_reg_tap_o/clk_c
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/C
                         clock pessimism              0.438     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X98Y504        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.081    shift_reg_tap_o/sr_p.sr_1[113]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.615ns (32.859%)  route 3.300ns (67.141%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.651 - 3.125 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 1.014ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.926ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.936     3.077    shift_reg_tap_i/clk_c
    SLICE_X93Y499        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y499        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.174 f  shift_reg_tap_i/sr_p.sr_1[2]/Q
                         net (fo=7, routed)           0.211     3.385    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[2]
    SLICE_X93Y499        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.501 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=12, routed)          0.117     3.618    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0_0
    SLICE_X93Y500        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     3.734 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.111     3.845    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X94Y500        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.945 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.115     4.060    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X95Y500        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     4.099 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=22, routed)          0.307     4.406    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_48
    SLICE_X96Y500        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.505 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     4.549    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X96Y500        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.613 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.068     4.681    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X96Y500        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.745 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.132     4.877    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X96Y500        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     5.025 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.108     5.133    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X96Y500        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.233 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.167     5.400    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X97Y501        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.516 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.117     5.633    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X96Y501        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.672 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.260     5.932    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_14_0
    SLICE_X95Y501        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     6.045 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.388     6.433    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X96Y504        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     6.473 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     6.588    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_11_0
    SLICE_X96Y504        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.687 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=18, routed)          0.123     6.810    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X96Y504        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     6.848 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=6, routed)           0.231     7.079    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X97Y506        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     7.141 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     7.241    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_26
    SLICE_X98Y506        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.305 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=25, routed)          0.314     7.619    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_36
    SLICE_X99Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     7.681 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.212     7.893    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_52_0
    SLICE_X98Y504        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     7.932 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=1, routed)           0.060     7.992    shift_reg_tap_o/idx_2_0[5]
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.696     5.651    shift_reg_tap_o/clk_c
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/C
                         clock pessimism              0.438     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X98Y504        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.081    shift_reg_tap_o/sr_p.sr_1[113]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.615ns (32.859%)  route 3.300ns (67.141%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.651 - 3.125 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 1.014ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.926ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.936     3.077    shift_reg_tap_i/clk_c
    SLICE_X93Y499        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y499        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.174 r  shift_reg_tap_i/sr_p.sr_1[2]/Q
                         net (fo=7, routed)           0.211     3.385    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[2]
    SLICE_X93Y499        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.501 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=12, routed)          0.117     3.618    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0_0
    SLICE_X93Y500        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     3.734 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.111     3.845    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X94Y500        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.945 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.115     4.060    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X95Y500        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     4.099 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=22, routed)          0.307     4.406    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_48
    SLICE_X96Y500        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.505 f  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     4.549    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X96Y500        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.613 f  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.068     4.681    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X96Y500        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.745 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.132     4.877    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X96Y500        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     5.025 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.108     5.133    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X96Y500        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.233 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.167     5.400    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X97Y501        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.516 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.117     5.633    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X96Y501        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.672 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.260     5.932    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_14_0
    SLICE_X95Y501        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     6.045 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.388     6.433    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X96Y504        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     6.473 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     6.588    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_11_0
    SLICE_X96Y504        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.687 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=18, routed)          0.123     6.810    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X96Y504        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     6.848 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=6, routed)           0.231     7.079    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X97Y506        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     7.141 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     7.241    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_26
    SLICE_X98Y506        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.305 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=25, routed)          0.314     7.619    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_36
    SLICE_X99Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     7.681 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=2, routed)           0.212     7.893    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_52_0
    SLICE_X98Y504        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     7.932 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=1, routed)           0.060     7.992    shift_reg_tap_o/idx_2_0[5]
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=438, routed)         1.696     5.651    shift_reg_tap_o/clk_c
    SLICE_X98Y504        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[113]/C
                         clock pessimism              0.438     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X98Y504        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.081    shift_reg_tap_o/sr_p.sr_1[113]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 -1.912    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.125       1.626      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X101Y492  shift_reg_tap_i/sr_p.sr_1[160]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X103Y494  shift_reg_tap_i/sr_p.sr_1[161]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[162]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X103Y494  shift_reg_tap_i/sr_p.sr_1[163]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X94Y500   shift_reg_tap_i/sr_p.sr_1[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X94Y497   shift_reg_tap_i/sr_p.sr_1[92]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X94Y497   shift_reg_tap_i/sr_p.sr_1[93]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X95Y492   shift_reg_tap_i/sr_p.sr_1[95]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X95Y492   shift_reg_tap_i/sr_p.sr_1[96]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X93Y493   shift_reg_tap_i/sr_p.sr_1[88]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X93Y493   shift_reg_tap_i/sr_p.sr_1[89]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X93Y493   shift_reg_tap_i/sr_p.sr_1[90]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X94Y497   shift_reg_tap_i/sr_p.sr_1[91]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X94Y494   shift_reg_tap_i/sr_p.sr_1[99]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y494         lsfr_1/shiftreg_vector[172]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y494         lsfr_1/shiftreg_vector[173]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y494         lsfr_1/shiftreg_vector[174]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[172]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[173]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[174]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[172]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[173]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[174]/C



