// Seed: 3515336074
module module_0;
  supply0 id_1;
  assign id_2 = id_1 != "";
endmodule
program module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    output wire id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input wor id_9,
    output uwire id_10,
    output tri0 id_11
);
  assign id_10 = id_8;
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = 1;
  always
    if (id_2 - -1) id_11 = id_10;
    else id_9 = -1;
  module_0 modCall_1 ();
endmodule
