
*** Running vivado
    with args -log Casino_Driver.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Casino_Driver.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Casino_Driver.tcl -notrace
Command: synth_design -top Casino_Driver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 315.195 ; gain = 107.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Casino_Driver' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v:23]
	Parameter win_msg1 bound to: 8'b10000011 
	Parameter win_msg2 bound to: 8'b10011111 
	Parameter loss_msg1 bound to: 8'b11100011 
	Parameter loss_msg2 bound to: 8'b11000101 
	Parameter roll_msg1 bound to: 8'b11110101 
	Parameter roll_msg2 bound to: 8'b11000101 
	Parameter default_msg bound to: 8'b11111111 
	Parameter idle bound to: 4'b0000 
	Parameter roll_1 bound to: 4'b0001 
	Parameter roll_2 bound to: 4'b0010 
	Parameter lose bound to: 4'b0011 
	Parameter win bound to: 4'b0100 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/clock_divider.v:23]
	Parameter timeconst bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/clock_divider.v:23]
	Parameter timeconst bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'Die_Simulator' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Die_Simulator.v:23]
INFO: [Synth 8-638] synthesizing module 'lsfr' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lsfr.v:23]
INFO: [Synth 8-256] done synthesizing module 'lsfr' (2#1) [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lsfr.v:23]
INFO: [Synth 8-256] done synthesizing module 'Die_Simulator' (3#1) [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Die_Simulator.v:23]
INFO: [Synth 8-638] synthesizing module 'lookup' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lookup.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lookup.v:29]
INFO: [Synth 8-256] done synthesizing module 'lookup' (4#1) [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lookup.v:23]
WARNING: [Synth 8-567] referenced signal 'msg1' should be on the sensitivity list [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v:167]
WARNING: [Synth 8-567] referenced signal 'msg2' should be on the sensitivity list [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v:167]
WARNING: [Synth 8-567] referenced signal 'decoder_s1' should be on the sensitivity list [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v:167]
WARNING: [Synth 8-567] referenced signal 'decoder_s2' should be on the sensitivity list [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v:167]
INFO: [Synth 8-256] done synthesizing module 'Casino_Driver' (5#1) [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.555 ; gain = 145.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.555 ; gain = 145.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/constrs_1/new/Casino_Driver.xdc]
Finished Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/constrs_1/new/Casino_Driver.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/constrs_1/new/Casino_Driver.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Casino_Driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Casino_Driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 638.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Casino_Driver'
INFO: [Synth 8-5546] ROM "msg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nexstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nexstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Die_Simulator.v:36]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                  roll_1 |                            00010 |                              001
                  roll_2 |                            00100 |                              010
                     win |                            01000 |                              100
                    lose |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Casino_Driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Casino_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lsfr 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Die_Simulator 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
Module lookup 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "msg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Roll/p_2_out2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Roll/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Roll/q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Roll/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "msg1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.105 ; gain = 430.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'msg2_reg[0]' (FDSE) to 'msg2_reg[2]'
INFO: [Synth 8-3886] merging instance 'msg1_reg[0]' (FDSE) to 'msg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'msg2_reg[1]' (FDSE) to 'msg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'msg2_reg[2]' (FDSE) to 'msg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'msg1_reg[2]' (FDSE) to 'msg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'msg2_reg[3]' (FDSE) to 'msg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'msg1_reg[3]' (FDSE) to 'msg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'msg1_reg[5]' (FDSE) to 'msg1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Roll/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Roll/q_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Roll/q_reg[7]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (Roll/q_reg[3]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (saved_reg[4]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg2_reg[3]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg2_reg[2]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg2_reg[1]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg2_reg[0]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg1_reg[5]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg1_reg[2]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg1_reg[0]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg1_reg[3]) is unused and will be removed from module Casino_Driver.
INFO: [Synth 8-3886] merging instance 'msg2_reg[6]' (FDSE) to 'msg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'msg2_reg[7]' (FDSE) to 'msg1_reg[7]'
WARNING: [Synth 8-3332] Sequential element (msg2_reg[6]) is unused and will be removed from module Casino_Driver.
WARNING: [Synth 8-3332] Sequential element (msg2_reg[7]) is unused and will be removed from module Casino_Driver.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 638.105 ; gain = 430.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 638.105 ; gain = 430.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    88|
|3     |LUT1   |   258|
|4     |LUT2   |    22|
|5     |LUT3   |    92|
|6     |LUT4   |    12|
|7     |LUT5   |    18|
|8     |LUT6   |    22|
|9     |MUXF7  |     8|
|10    |FDRE   |   283|
|11    |FDSE   |     8|
|12    |LDCP   |     6|
|13    |IBUF   |    11|
|14    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------------------------+------+
|      |Instance  |Module                        |Cells |
+------+----------+------------------------------+------+
|1     |top       |                              |   849|
|2     |  Roll    |Die_Simulator                 |    77|
|3     |    LSFR  |lsfr                          |    21|
|4     |  digits  |clock_divider                 |   350|
|5     |  rolling |clock_divider__parameterized0 |   350|
+------+----------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 638.105 ; gain = 113.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.105 ; gain = 430.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 638.105 ; gain = 399.430
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 638.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 15:47:20 2018...
