Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d727b40769d342bd8a20b33bc249b6f2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_lvl_sim_behav xil_defaultlib.top_lvl_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/lab 3/lab 3.srcs/sources_1/imports/lab2.srcs/sources_1/imports/Downloads/single_pulser.v" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/lab 3/lab 3.srcs/sources_1/imports/Downloads/mxtest.sv" Line 29. Module mxtest_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/lab 3/lab 3.srcs/sources_1/imports/lab2.srcs/sources_1/imports/Downloads/single_pulser.v" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/lab 3/lab 3.srcs/sources_1/imports/Downloads/mxtest.sv" Line 29. Module mxtest_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.clkenb(DIVFREQ=10000)
Compiling module xil_defaultlib.reg_parm(W=8)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3,CARRY_VAL=4'b01...
Compiling module xil_defaultlib.counter_parm(W=2,CARRY_VAL=2)
Compiling module xil_defaultlib.clkenb(DIVFREQ=20000)
Compiling module xil_defaultlib.transmitter(EOF_WIDTH=2,BAUD_RAT...
Compiling module xil_defaultlib.manchester_tx
Compiling module xil_defaultlib.mxtest_default
Compiling module xil_defaultlib.nexys4DDR
Compiling module xil_defaultlib.top_lvl_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_lvl_sim_behav
