{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636187008546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636187008549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 06 12:23:27 2021 " "Processing started: Sat Nov 06 12:23:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636187008549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187008549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187008549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636187010964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636187010965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636187050617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187050617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.v 1 1 " "Found 1 design units, including 1 entities, in source file gcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 GCD " "Found entity 1: GCD" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636187050625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187050625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636187050632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187050632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636187050821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCD GCD:gcd " "Elaborating entity \"GCD\" for hierarchy \"GCD:gcd\"" {  } { { "de0_nano_soc_baseline.v" "gcd" { Text "C:/Users/user/Desktop/Verilog/lab3/de0_nano_soc_baseline.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636187050828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GCD.v(52) " "Verilog HDL assignment warning at GCD.v(52): truncated value with size 32 to match size of target (8)" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636187050835 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(59) " "Verilog HDL Function Declaration warning at GCD.v(59): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 59 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050835 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GCD.v(59) " "Verilog HDL assignment warning at GCD.v(59): truncated value with size 32 to match size of target (8)" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636187050836 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(65) " "Verilog HDL Function Declaration warning at GCD.v(65): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 65 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050836 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(65) " "Verilog HDL Function Declaration warning at GCD.v(65): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 65 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050836 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(66) " "Verilog HDL Function Declaration warning at GCD.v(66): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 66 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050837 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(66) " "Verilog HDL Function Declaration warning at GCD.v(66): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 66 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050837 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(67) " "Verilog HDL Function Declaration warning at GCD.v(67): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 67 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050838 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(67) " "Verilog HDL Function Declaration warning at GCD.v(67): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 67 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050838 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(68) " "Verilog HDL Function Declaration warning at GCD.v(68): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 68 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050839 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(68) " "Verilog HDL Function Declaration warning at GCD.v(68): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 68 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636187050839 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twoscomplement.c 0 GCD.v(48) " "Net \"twoscomplement.c\" at GCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636187050846 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twoscomplement.d 0 GCD.v(48) " "Net \"twoscomplement.d\" at GCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636187050846 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GCD:gcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GCD:gcd\|Mod0\"" {  } { { "GCD.v" "Mod0" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636187052252 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1636187052252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GCD:gcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"GCD:gcd\|lpm_divide:Mod0\"" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636187052470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GCD:gcd\|lpm_divide:Mod0 " "Instantiated megafunction \"GCD:gcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636187052470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636187052470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636187052470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636187052470 ""}  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636187052470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/user/Desktop/Verilog/lab3/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636187052701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187052701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/user/Desktop/Verilog/lab3/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636187052759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187052759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/user/Desktop/Verilog/lab3/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636187052832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187052832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636187054213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636187056224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636187056224 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/de0_nano_soc_baseline.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636187056398 "|de0_nano_soc_baseline|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/de0_nano_soc_baseline.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636187056398 "|de0_nano_soc_baseline|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636187056398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636187056402 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636187056402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636187056402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636187056402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636187056458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 06 12:24:16 2021 " "Processing ended: Sat Nov 06 12:24:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636187056458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636187056458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636187056458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636187056458 ""}
