#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 18 17:31:14 2024
# Process ID: 2460
# Current directory: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 777.742 ; gain = 177.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_CORTEXM3_AXI_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_CORTEXM3_AXI_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CORTEXM3_AXI_0_0' (1#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_CORTEXM3_AXI_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'CORTEXM3_AXI_0' of module 'design_1_CORTEXM3_AXI_0_0' has 85 connections declared, but only 77 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:188]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (2#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (3#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:314]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (4#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:537]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1687]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (5#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (6#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1687]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1967]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (7#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 56 connections declared, but only 54 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2190]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (8#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1967]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2247]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (9#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2247]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2477]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (10#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 74 connections declared, but only 72 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2764]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (11#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2477]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2839]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (12#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_3' has 74 connections declared, but only 72 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:3126]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (13#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:2839]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_arqos' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1619]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_arregion' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1621]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_awqos' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1630]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_awregion' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1632]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 74 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:1610]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (15#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:537]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (16#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:494]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (17#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (18#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/.Xil/Vivado-2460-DESKTOP-1PFU4II/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:521]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (19#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (20#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (21#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_2' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/synth/design_1_xlconstant_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (21#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_2' (22#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/synth/design_1_xlconstant_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (23#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (24#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 847.770 ; gain = 247.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 847.770 ; gain = 247.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 847.770 ; gain = 247.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_CORTEXM3_AXI_0_0/design_1_CORTEXM3_AXI_0_0/design_1_CORTEXM3_AXI_0_0_in_context.xdc] for cell 'design_1_i/CORTEXM3_AXI_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_CORTEXM3_AXI_0_0/design_1_CORTEXM3_AXI_0_0/design_1_CORTEXM3_AXI_0_0_in_context.xdc] for cell 'design_1_i/CORTEXM3_AXI_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 925.160 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CORTEXM3_AXI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 937.406 ; gain = 336.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_auto_pc_1              |         1|
|4     |design_1_auto_pc_2              |         1|
|5     |design_1_auto_pc_3              |         1|
|6     |design_1_CORTEXM3_AXI_0_0       |         1|
|7     |design_1_axi_bram_ctrl_0_0      |         1|
|8     |design_1_axi_bram_ctrl_0_bram_0 |         1|
|9     |design_1_axi_gpio_0_0           |         1|
|10    |design_1_axi_uartlite_0_0       |         1|
|11    |design_1_clk_wiz_0_0            |         1|
|12    |design_1_proc_sys_reset_0_0     |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_CORTEXM3_AXI_0_0       |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_auto_pc_1              |     1|
|4     |design_1_auto_pc_2              |     1|
|5     |design_1_auto_pc_3              |     1|
|6     |design_1_axi_bram_ctrl_0_0      |     1|
|7     |design_1_axi_bram_ctrl_0_bram_0 |     1|
|8     |design_1_axi_gpio_0_0           |     1|
|9     |design_1_axi_uartlite_0_0       |     1|
|10    |design_1_clk_wiz_0_0            |     1|
|11    |design_1_proc_sys_reset_0_0     |     1|
|12    |design_1_xbar_0                 |     1|
|13    |IBUF                            |     6|
|14    |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  1914|
|2     |  design_1_i           |design_1                      |  1907|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |  1308|
|4     |      m00_couplers     |m00_couplers_imp_1CA5Z32      |   153|
|5     |      m01_couplers     |m01_couplers_imp_I4GRPB       |   153|
|6     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   208|
|7     |      s01_couplers     |s01_couplers_imp_1F69D31      |   208|
|8     |    xlconstant_0       |design_1_xlconstant_0_0       |     0|
|9     |    xlconstant_1       |design_1_xlconstant_0_1       |     0|
|10    |    xlconstant_2       |design_1_xlconstant_0_2       |     0|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 953.066 ; gain = 262.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 953.066 ; gain = 352.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 970.785 ; gain = 623.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 970.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/impm3/Scratch/Scratch.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 17:32:00 2024...
