        Lattice Mapping Report File for Design Module 'testled_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Tue Nov 19 21:41:04 2019

Design Information
------------------

Command line:   map testled_impl_1_syn.udb
     C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/test.pdc
     -o testled_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers: 214 out of  5280 (4%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           1308 out of  5280 (25%)
      Number of logic LUT4s:             876
      Number of inserted feedthru LUT4s:   4
      Number of replicated LUT4s:          2
      Number of ripple logic:            213 (426 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIOs: 12
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 12 out of 36 (33%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk: 153 loads, 153 rising, 0 falling (Driver: Pin
     mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_in)
   Number of Clock Enables:  21
      Net game_en: 15 loads, 15 SLICEs
      Pin j13: 23 loads, 23 SLICEs (Net: pause_N_1207_c)
      Net col_ctrl/n749: 3 loads, 3 SLICEs
      Net col_ctrl/n4390: 2 loads, 2 SLICEs
      Net col_ctrl/n751: 3 loads, 3 SLICEs
      Net col_ctrl/n4365: 8 loads, 8 SLICEs
      Net col_ctrl/n4383: 6 loads, 6 SLICEs
      Net n4368: 8 loads, 8 SLICEs
      Net col_ctrl/n1913: 2 loads, 2 SLICEs
      Net col_ctrl/n4370: 9 loads, 9 SLICEs
      Net col_ctrl/n4386: 7 loads, 7 SLICEs
      Net col_ctrl/n4371: 9 loads, 9 SLICEs
      Net col_ctrl/n4379: 2 loads, 2 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net col_ctrl/n1911: 2 loads, 2 SLICEs
      Net col_ctrl/n1915: 2 loads, 2 SLICEs
      Net col_ctrl/n1917: 2 loads, 2 SLICEs
      Net col_ctrl/n20013: 1 loads, 1 SLICEs
      Net n1933: 14 loads, 14 SLICEs
      Net vga_ctrl/n4394: 6 loads, 6 SLICEs
      Net vga_ctrl/n20123: 1 loads, 1 SLICEs
      Net vga_ctrl/n20936: 1 loads, 1 SLICEs
   Number of LSRs:  30
      Net enable_gen/n4448: 12 loads, 12 SLICEs
      Net enable_gen/n4510: 10 loads, 10 SLICEs
      Net n1961: 4 loads, 4 SLICEs
      Net n4439: 3 loads, 3 SLICEs
      Net col_ctrl/n4587: 3 loads, 3 SLICEs
      Net n4464: 8 loads, 8 SLICEs
      Net col_ctrl/n4588: 3 loads, 3 SLICEs
      Net col_ctrl/n4438: 5 loads, 5 SLICEs
      Net col_ctrl/n4498: 5 loads, 5 SLICEs
      Net col_ctrl/n10211: 6 loads, 6 SLICEs
      Net col_ctrl/n19928: 1 loads, 1 SLICEs
      Net col_ctrl/n4569: 6 loads, 6 SLICEs
      Net col_ctrl/n4480: 7 loads, 7 SLICEs
      Net col_ctrl/n4459: 2 loads, 2 SLICEs
      Net col_ctrl/n4563: 6 loads, 6 SLICEs
      Net col_ctrl/n4441: 6 loads, 6 SLICEs
      Net col_ctrl/n19927: 1 loads, 1 SLICEs
      Net col_ctrl/n19939: 1 loads, 1 SLICEs
      Net col_ctrl/n19940: 1 loads, 1 SLICEs
      Net col_ctrl/n9885: 1 loads, 1 SLICEs
      Net col_ctrl/n9887: 1 loads, 1 SLICEs
      Net col_ctrl/n9889: 1 loads, 1 SLICEs
      Net col_ctrl/n9891: 1 loads, 1 SLICEs
      Net rst_cnt_25__N_58: 14 loads, 14 SLICEs
      Net vga_ctrl/n4530: 6 loads, 6 SLICEs
      Net vga_ctrl/n4476: 6 loads, 6 SLICEs
      Net vga_ctrl/n3495: 2 loads, 2 SLICEs
      Net vga_ctrl/n9929: 1 loads, 1 SLICEs
      Net vga_ctrl/hsync_N_120: 1 loads, 1 SLICEs
      Net vga_ctrl/n3496: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net j06_pad.vcc: 127 loads
      Net game_en: 59 loads
      Net ypix[4]: 46 loads
      Net ypix[3]: 44 loads
      Net xpix[3]: 43 loads
      Net xpix[4]: 43 loads
      Net ypix[6]: 42 loads
      Net ypix[7]: 41 loads
      Net ypix[5]: 40 loads
      Net rst_cnt[25]: 38 loads




   Number of warnings:  0
   Number of errors:    0


                                    Page 2





Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| j01                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j02                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j03                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j04                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j05                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j06                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j13                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j14                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j15                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j16                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| j17                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_in              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            mypll.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               PIN      clk_in_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     mypll/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE     mypll/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                         NODE     NULL/sig_000/FeedThruLUT

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: mypll.lscc_pll_inst.u_PLL_B
         Type: PLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 90 MB




























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
