// Seed: 1599372082
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    output tri id_6,
    output wire id_7,
    input uwire id_8,
    id_11,
    input wand id_9
);
  id_12(
      .id_0(1 >= -1)
  );
  tri0 id_13 = -1;
  assign id_3 = 1;
  tri0 id_14, id_15;
  initial if (id_15) @(negedge -1 or negedge -1) id_11 <= -1;
  wire id_16;
  wire id_17;
  assign module_1.id_9 = 0;
endmodule
program module_1 (
    output tri0 id_0,
    input tri id_1,
    input wire id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    output wand id_7,
    input tri id_8,
    input tri id_9,
    output wire id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_4,
      id_9,
      id_2,
      id_7,
      id_4,
      id_1,
      id_12
  );
  wire id_16;
endmodule
