Classic Timing Analyzer report for LTM_DE270
Tue Feb 25 17:39:12 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'XTAL_50MHZ_Y1'
  7. Clock Hold: 'XTAL_50MHZ_Y1'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------+---------------+---------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                  ; To                                    ; From Clock    ; To Clock      ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------+---------------+---------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.100 ns                         ; KEY0_LY                               ; PULSE_EXT:inst1|NEXT_STATE            ; --            ; XTAL_50MHZ_Y1 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.590 ns                        ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 ; LTM_LCD_DCLK_Z                        ; XTAL_50MHZ_Y1 ; --            ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -4.271 ns                        ; KEY0_LY                               ; PULSE_EXT:inst1|NEXT_STATE            ; --            ; XTAL_50MHZ_Y1 ; 0            ;
; Clock Setup: 'XTAL_50MHZ_Y1' ; N/A                                      ; None          ; 172.03 MHz ( period = 5.813 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] ; PULSE_EXT:inst1|NEXT_STATE            ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; 0            ;
; Clock Hold: 'XTAL_50MHZ_Y1'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; 13           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                       ;                                       ;               ;               ; 13           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------+---------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; XTAL_50MHZ_Y1   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'XTAL_50MHZ_Y1'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                                     ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 172.03 MHz ( period = 5.813 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|NEXT_STATE             ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 172.24 MHz ( period = 5.806 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; 174.25 MHz ( period = 5.739 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 174.70 MHz ( period = 5.724 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|NEXT_STATE             ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 176.62 MHz ( period = 5.662 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; 178.28 MHz ( period = 5.609 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 179.37 MHz ( period = 5.575 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|NEXT_STATE             ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 179.44 MHz ( period = 5.573 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 179.53 MHz ( period = 5.570 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; 180.44 MHz ( period = 5.542 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 181.55 MHz ( period = 5.508 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; 184.30 MHz ( period = 5.426 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 184.37 MHz ( period = 5.424 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 267.88 MHz ( period = 3.733 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.887 ns                ;
; N/A   ; 274.42 MHz ( period = 3.644 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.797 ns                ;
; N/A   ; 280.98 MHz ( period = 3.559 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.713 ns                ;
; N/A   ; 281.29 MHz ( period = 3.555 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 286.12 MHz ( period = 3.495 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 286.12 MHz ( period = 3.495 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 286.29 MHz ( period = 3.493 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; 288.52 MHz ( period = 3.466 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 289.60 MHz ( period = 3.453 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.754 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.736 ns                ;
; N/A   ; 291.89 MHz ( period = 3.426 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 301.11 MHz ( period = 3.321 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 301.20 MHz ( period = 3.320 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 301.48 MHz ( period = 3.317 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; 305.90 MHz ( period = 3.269 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 306.65 MHz ( period = 3.261 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|NEXT_STATE             ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.400 ns                ;
; N/A   ; 312.99 MHz ( period = 3.195 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.364 ns                ;
; N/A   ; 315.26 MHz ( period = 3.172 ns )               ; PULSE_EXT:inst1|NEXT_STATE             ; PULSE_EXT:inst1|CURRENT_STATE          ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.490 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; 322.58 MHz ( period = 3.100 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.255 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|NEXT_STATE             ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; 382.26 MHz ( period = 2.616 ns )               ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 390.93 MHz ( period = 2.558 ns )               ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; 399.84 MHz ( period = 2.501 ns )               ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 416.49 MHz ( period = 2.401 ns )               ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.083 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.893 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|CURRENT_STATE          ; PULSE_EXT:inst1|NEXT_STATE             ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.632 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[7]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.354 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[0]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[5]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[4]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[6]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[3]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[1]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_13 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_14 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.083 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_11 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_12 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_12 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_13 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_14 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_15 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_4  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_5  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.949 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_0  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_1  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_0  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_1  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.936 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_6  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_7  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_8  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_9  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_13 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_14 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_7  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_8  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; CLK_GEN:inst8|CLK_1HZ_CNT_BFR[2]       ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_14 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_15 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_9  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_10 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_10 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_11 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_7  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.START  ; LTM_FSM_MCU:inst5|CURRENT_STATE.C_SSX  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_5  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_6  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_15 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_0  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_8  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_9  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_15 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_0  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_1  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_2  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_7  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_8  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_9  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_10 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_3  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_4  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_11 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_12 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_8  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_9  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.555 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.REC    ; LTM_FSM_MCU:inst5|CURRENT_STATE.START  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.IDLE   ; LTM_FSM_MCU:inst5|CURRENT_STATE.REC    ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_5  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_4  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_5  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_0  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_1  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_2  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_3  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_4  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_5  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_6  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_7  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_12 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_13 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_10 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_11 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_10 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_11 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_2  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_3  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.C_SSX  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_0  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_2  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_3  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_12 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_13 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_3  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_4  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_14 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_15 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_1  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_2  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_3  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_4  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_9  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_10 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_11 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_12 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_7  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_8  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_13 ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_14 ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_5  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_6  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_1  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_2  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK_GEN:inst8|CLK_1HZ_BFR              ; CLK_GEN:inst8|CLK_1HZ_BFR              ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.REC    ; LTM_FSM_MCU:inst5|CURRENT_STATE.REC    ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LTM_FSM_MCU:inst5|CURRENT_STATE.IDLE   ; LTM_FSM_MCU:inst5|CURRENT_STATE.IDLE   ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.860 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]  ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                        ; None                      ; 1.727 ns                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'XTAL_50MHZ_Y1'                                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------------+---------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                  ; To                                    ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------+---------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[4] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|CURRENT_STATE         ; LTM_FSM_MCU:inst5|CURRENT_STATE.IDLE  ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 3.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[3] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[5] ; PULSE_EXT:inst1|\STATE_TABLE:COUNT[1] ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|CURRENT_STATE         ; LTM_FSM_MCU:inst5|CURRENT_STATE.START ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 3.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; PULSE_EXT:inst1|CURRENT_STATE         ; LTM_FSM_MCU:inst5|CURRENT_STATE.REC   ; XTAL_50MHZ_Y1 ; XTAL_50MHZ_Y1 ; None                       ; None                       ; 3.341 ns                 ;
+------------------------------------------+---------------------------------------+---------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+---------+----------------------------+---------------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                         ; To Clock      ;
+-------+--------------+------------+---------+----------------------------+---------------+
; N/A   ; None         ; 5.100 ns   ; KEY0_LY ; PULSE_EXT:inst1|NEXT_STATE ; XTAL_50MHZ_Y1 ;
+-------+--------------+------------+---------+----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+----------------------------------------+----------------+---------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To             ; From Clock    ;
+-------+--------------+------------+----------------------------------------+----------------+---------------+
; N/A   ; None         ; 13.590 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 13.331 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_0  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 13.177 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_2  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 13.148 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_10 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 13.128 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_4  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 13.082 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_2  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 13.059 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6  ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.865 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_6  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.825 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_4  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.800 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_0  ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.781 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_12 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.681 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_10 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.664 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_4  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.622 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_2  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.617 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_10 ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.541 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_8  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.516 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_8  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.409 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_5  ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.402 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_10 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.379 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_12 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.364 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_14 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.350 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_8  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.252 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_14 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.250 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_12 ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.231 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_0  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.165 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.C_SSX  ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 12.090 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX1_12 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.989 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_13 ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.890 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_9  ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.826 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_14 ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.811 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_6  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.560 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_11 ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.536 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CX2_0  ; LTM_LCD_DCLK_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 11.161 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_14 ; LTM_ADC_DIN_Z  ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 10.304 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.IDLE   ; LTM_LCD_SCEN_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 10.122 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.START  ; LTM_LCD_SCEN_Z ; XTAL_50MHZ_Y1 ;
; N/A   ; None         ; 10.029 ns  ; LTM_FSM_MCU:inst5|CURRENT_STATE.REC    ; LTM_LCD_SCEN_Z ; XTAL_50MHZ_Y1 ;
+-------+--------------+------------+----------------------------------------+----------------+---------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+---------+----------------------------+---------------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                         ; To Clock      ;
+---------------+-------------+-----------+---------+----------------------------+---------------+
; N/A           ; None        ; -4.271 ns ; KEY0_LY ; PULSE_EXT:inst1|NEXT_STATE ; XTAL_50MHZ_Y1 ;
+---------------+-------------+-----------+---------+----------------------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 25 17:39:12 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]" is a latch
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]" is a latch
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]" is a latch
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]" is a latch
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]" is a latch
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]" is a latch
    Warning: Node "PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]" is a latch
    Warning: Node "PULSE_EXT:inst1|NEXT_STATE" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "XTAL_50MHZ_Y1" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[3]" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[4]" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[5]" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]" as buffer
    Info: Detected ripple clock "CLK_GEN:inst8|CLK_1HZ_BFR" as buffer
    Info: Detected gated clock "PULSE_EXT:inst1|NEXT_STATE~1" as buffer
    Info: Detected ripple clock "PULSE_EXT:inst1|CURRENT_STATE" as buffer
    Info: Detected gated clock "PULSE_EXT:inst1|Equal0~0" as buffer
    Info: Detected gated clock "PULSE_EXT:inst1|NEXT_STATE~2" as buffer
    Info: Detected gated clock "PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3" as buffer
    Info: Detected gated clock "PULSE_EXT:inst1|LessThan0~0" as buffer
Info: Clock "XTAL_50MHZ_Y1" has Internal fmax of 172.03 MHz between source register "PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]" and destination register "PULSE_EXT:inst1|NEXT_STATE" (period= 5.813 ns)
    Info: + Longest register to register delay is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X51_Y10_N8; Fanout = 3; REG Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]'
        Info: 2: + IC(0.453 ns) + CELL(0.376 ns) = 0.829 ns; Loc. = LCCOMB_X50_Y10_N12; Fanout = 10; COMB Node = 'PULSE_EXT:inst1|LessThan0~0'
        Info: 3: + IC(0.695 ns) + CELL(0.271 ns) = 1.795 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|NEXT_STATE~3'
        Info: 4: + IC(0.247 ns) + CELL(0.271 ns) = 2.313 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1|NEXT_STATE'
        Info: Total cell delay = 0.918 ns ( 39.69 % )
        Info: Total interconnect delay = 1.395 ns ( 60.31 % )
    Info: - Smallest clock skew is -2.671 ns
        Info: + Shortest clock path from clock "XTAL_50MHZ_Y1" to destination register is 3.616 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
            Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1|CURRENT_STATE'
            Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 3.202 ns; Loc. = LCCOMB_X50_Y10_N0; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|NEXT_STATE~1'
            Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1|NEXT_STATE'
            Info: Total cell delay = 2.046 ns ( 56.58 % )
            Info: Total interconnect delay = 1.570 ns ( 43.42 % )
        Info: - Longest clock path from clock "XTAL_50MHZ_Y1" to source register is 6.287 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
            Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1|CURRENT_STATE'
            Info: 3: + IC(0.320 ns) + CELL(0.150 ns) = 3.204 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 3; COMB Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3'
            Info: 4: + IC(1.380 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl'
            Info: 5: + IC(1.553 ns) + CELL(0.150 ns) = 6.287 ns; Loc. = LCCOMB_X51_Y10_N8; Fanout = 3; REG Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[2]'
            Info: Total cell delay = 2.046 ns ( 32.54 % )
            Info: Total interconnect delay = 4.241 ns ( 67.46 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.829 ns
Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock "XTAL_50MHZ_Y1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]" and destination pin or register "PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]" for clock "XTAL_50MHZ_Y1" (Hold time is 814 ps)
    Info: + Largest clock skew is 2.391 ns
        Info: + Longest clock path from clock "XTAL_50MHZ_Y1" to destination register is 6.286 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
            Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1|CURRENT_STATE'
            Info: 3: + IC(0.320 ns) + CELL(0.150 ns) = 3.204 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 3; COMB Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3'
            Info: 4: + IC(1.380 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl'
            Info: 5: + IC(1.552 ns) + CELL(0.150 ns) = 6.286 ns; Loc. = LCCOMB_X51_Y10_N28; Fanout = 3; REG Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]'
            Info: Total cell delay = 2.046 ns ( 32.55 % )
            Info: Total interconnect delay = 4.240 ns ( 67.45 % )
        Info: - Shortest clock path from clock "XTAL_50MHZ_Y1" to source register is 3.895 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
            Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1|CURRENT_STATE'
            Info: 3: + IC(0.320 ns) + CELL(0.150 ns) = 3.204 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 3; COMB Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3'
            Info: 4: + IC(0.420 ns) + CELL(0.271 ns) = 3.895 ns; Loc. = LCCOMB_X51_Y10_N10; Fanout = 9; REG Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]'
            Info: Total cell delay = 2.167 ns ( 55.64 % )
            Info: Total interconnect delay = 1.728 ns ( 44.36 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X51_Y10_N10; Fanout = 9; REG Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[6]'
        Info: 2: + IC(0.725 ns) + CELL(0.150 ns) = 0.875 ns; Loc. = LCCOMB_X50_Y10_N20; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|Add0~23'
        Info: 3: + IC(0.431 ns) + CELL(0.271 ns) = 1.577 ns; Loc. = LCCOMB_X51_Y10_N28; Fanout = 3; REG Node = 'PULSE_EXT:inst1|\STATE_TABLE:COUNT[0]'
        Info: Total cell delay = 0.421 ns ( 26.70 % )
        Info: Total interconnect delay = 1.156 ns ( 73.30 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "PULSE_EXT:inst1|NEXT_STATE" (data pin = "KEY0_LY", clock pin = "XTAL_50MHZ_Y1") is 5.100 ns
    Info: + Longest pin to register delay is 7.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; PIN Node = 'KEY0_LY'
        Info: 2: + IC(6.134 ns) + CELL(0.393 ns) = 7.369 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|NEXT_STATE~3'
        Info: 3: + IC(0.247 ns) + CELL(0.271 ns) = 7.887 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1|NEXT_STATE'
        Info: Total cell delay = 1.506 ns ( 19.09 % )
        Info: Total interconnect delay = 6.381 ns ( 80.91 % )
    Info: + Micro setup delay of destination is 0.829 ns
    Info: - Shortest clock path from clock "XTAL_50MHZ_Y1" to destination register is 3.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
        Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1|CURRENT_STATE'
        Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 3.202 ns; Loc. = LCCOMB_X50_Y10_N0; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|NEXT_STATE~1'
        Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1|NEXT_STATE'
        Info: Total cell delay = 2.046 ns ( 56.58 % )
        Info: Total interconnect delay = 1.570 ns ( 43.42 % )
Info: tco from clock "XTAL_50MHZ_Y1" to destination pin "LTM_LCD_DCLK_Z" through register "LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6" is 13.590 ns
    Info: + Longest clock path from clock "XTAL_50MHZ_Y1" to source register is 6.061 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
        Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X50_Y1_N15; Fanout = 2; REG Node = 'CLK_GEN:inst8|CLK_1HZ_BFR'
        Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 4.282 ns; Loc. = CLKCTRL_G12; Fanout = 51; COMB Node = 'CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl'
        Info: 4: + IC(1.242 ns) + CELL(0.537 ns) = 6.061 ns; Loc. = LCFF_X92_Y28_N25; Fanout = 2; REG Node = 'LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6'
        Info: Total cell delay = 2.283 ns ( 37.67 % )
        Info: Total interconnect delay = 3.778 ns ( 62.33 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.279 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y28_N25; Fanout = 2; REG Node = 'LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6'
        Info: 2: + IC(0.733 ns) + CELL(0.398 ns) = 1.131 ns; Loc. = LCCOMB_X91_Y28_N26; Fanout = 2; COMB Node = 'LTM_FSM_MCU:inst5|WideOr3~5'
        Info: 3: + IC(0.671 ns) + CELL(0.271 ns) = 2.073 ns; Loc. = LCCOMB_X91_Y28_N12; Fanout = 1; COMB Node = 'LTM_FSM_MCU:inst5|WideOr2~4'
        Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 2.774 ns; Loc. = LCCOMB_X91_Y28_N30; Fanout = 1; COMB Node = 'LTM_FSM_MCU:inst5|WideOr2'
        Info: 5: + IC(1.873 ns) + CELL(2.632 ns) = 7.279 ns; Loc. = PIN_H27; Fanout = 0; PIN Node = 'LTM_LCD_DCLK_Z'
        Info: Total cell delay = 3.739 ns ( 51.37 % )
        Info: Total interconnect delay = 3.540 ns ( 48.63 % )
Info: th for register "PULSE_EXT:inst1|NEXT_STATE" (data pin = "KEY0_LY", clock pin = "XTAL_50MHZ_Y1") is -4.271 ns
    Info: + Longest clock path from clock "XTAL_50MHZ_Y1" to destination register is 3.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'
        Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1|CURRENT_STATE'
        Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 3.202 ns; Loc. = LCCOMB_X50_Y10_N0; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|NEXT_STATE~1'
        Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1|NEXT_STATE'
        Info: Total cell delay = 2.046 ns ( 56.58 % )
        Info: Total interconnect delay = 1.570 ns ( 43.42 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; PIN Node = 'KEY0_LY'
        Info: 2: + IC(6.134 ns) + CELL(0.393 ns) = 7.369 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 1; COMB Node = 'PULSE_EXT:inst1|NEXT_STATE~3'
        Info: 3: + IC(0.247 ns) + CELL(0.271 ns) = 7.887 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1|NEXT_STATE'
        Info: Total cell delay = 1.506 ns ( 19.09 % )
        Info: Total interconnect delay = 6.381 ns ( 80.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Tue Feb 25 17:39:12 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


