{"index": 58, "svad": "This property verifies that when signal wBLE is 0 at the rising edge of clock gclk, signal wBGT must be 1. The assertion is disabled when reset signal grst is 1.", "reference_sva": "property p_wBGT_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        wBLE == 0 |-> wBGT == 1;\nendproperty\nassert_p_wBGT_assignment_logic: assert property (p_wBGT_assignment_logic) else $error(\"Assertion failed: wBGT should be 1 when wBLE is 0 at the rising edge of gclk\");", "generated_sva": "property wBLE_wBGT_check;\n    @(posedge gclk) disable iff (grst)\n    (wBLE == 0) |-> (wBGT == 1);\nendproperty\n\nassert property (wBLE_wBGT_check);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wBGT_assignment_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `wBGT`, `wBLE`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `wBLE == 0`\n    * Response condition: `wBGT == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `wBLE == 0`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `wBGT == 1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) wBLE == 0 |-> wBGT == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wBGT_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        wBLE == 0 |-> wBGT == 1;\nendproperty\nassert_p_wBGT_assignment_logic: assert property (p_wBGT_assignment_logic) else $error(\"Assertion failed: wBGT should be 1 when wBLE is 0 at the rising edge of gclk\");\n```\n\n**Summary:**\nProperty `p_wBGT_assignment_logic` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 2.2278389930725098, "verification_time": 0.018803119659423828, "from_cache": false}