#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 17 22:56:02 2023
# Process ID: 1220
# Current directory: c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex
# Command line: vivado.exe -notrace -source c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/TEST_RFSoC_2/.Xil/usp_rf_data_converter_0/tmp_usp_rf_data_converter_0.gen/sources_1/ip/usp_rf_data_converter_0/usp_rf_data_converter_0_ex.tcl
# Log file: c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/vivado.log
# Journal file: c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/TEST_RFSoC_2/.Xil/usp_rf_data_converter_0/tmp_usp_rf_data_converter_0.gen/sources_1/ip/usp_rf_data_converter_0/usp_rf_data_converter_0_ex.tcl -notrace
update_compile_order -fileset sources_1
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
set_property -name {xsim.simulate.runtime} -value {100s} -objects [get_filesets sim_1]
launch_simulation
source demo_tb.tcl
relaunch_sim
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
open_bd_design {c:/Jeonghyun/Lab/TaehyunKim/RFSoC/TEST/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd}
close_sim
