Analysis & Synthesis report for DE2_115
Wed Feb 11 14:08:14 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state
 12. State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state
 13. State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state
 14. State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
 22. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated
 23. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
 24. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
 25. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
 26. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated
 27. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated
 28. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
 29. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 30. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 31. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
 32. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 33. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO
 38. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated
 39. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p
 40. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 41. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp
 42. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram
 43. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp
 44. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15
 45. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp
 46. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp
 47. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp
 48. Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19
 49. Source assignments for the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated
 50. Source assignments for the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram
 51. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0
 52. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 53. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_bit_pipe:endofpacket_bit_pipe
 57. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch
 58. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch
 59. Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch
 60. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0
 61. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System
 62. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 63. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 65. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
 67. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 69. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 71. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
 73. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
 75. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
 77. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
 79. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
 80. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 81. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 83. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 85. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 86. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 87. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 88. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 89. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo
 90. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO
 91. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram
 92. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma
 94. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer
 95. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler
 96. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 97. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 98. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 99. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
100. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller
101. Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
102. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
103. Parameter Settings for Inferred Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|lpm_add_sub:Add17
104. altpll Parameter Settings by Entity Instance
105. altsyncram Parameter Settings by Entity Instance
106. altmult_add Parameter Settings by Entity Instance
107. dcfifo Parameter Settings by Entity Instance
108. scfifo Parameter Settings by Entity Instance
109. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch"
110. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch"
111. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch"
112. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
113. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller"
114. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0"
115. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0_in_arbitrator:the_the_whole_shit_clock_0_in"
116. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler"
117. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma"
118. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave"
119. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave"
120. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave"
121. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo"
122. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|cpu:the_cpu"
123. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0"
124. Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst"
125. Elapsed Time Per Partition
126. Analysis & Synthesis Messages
127. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 11 14:08:13 2015     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_115                                   ;
; Top-level Entity Name              ; DE2_115                                   ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 3,977                                     ;
;     Total combinational functions  ; 3,333                                     ;
;     Dedicated logic registers      ; 2,174                                     ;
; Total registers                    ; 2174                                      ;
; Total pins                         ; 168                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 2,548,672                                 ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+--------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                             ;
+--------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+
; the_whole_shit.v                                 ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/the_whole_shit.v                               ;
; clocks_0.v                                       ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/clocks_0.v                                     ;
; pixel_buffer.v                                   ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/pixel_buffer.v                                 ;
; dual_clock_fifo.v                                ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/dual_clock_fifo.v                              ;
; pixel_buffer_dma.v                               ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/pixel_buffer_dma.v                             ;
; vga_controller.v                                 ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/vga_controller.v                               ;
; rgb_resampler.v                                  ; yes             ; User Verilog HDL File                  ; C:/ECE5760Projects/lander/rgb_resampler.v                                ;
; de2_115.v                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/de2_115.v                                      ;
; altpll.tdf                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                ;
; aglobal110.inc                                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc            ;
; stratix_pll.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc           ;
; stratixii_pll.inc                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc         ;
; db/altpll_6rb2.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altpll_6rb2.tdf                             ;
; cpu.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/ECE5760Projects/lander/cpu.v                                          ;
; cpu_test_bench.v                                 ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/cpu_test_bench.v                               ;
; altsyncram.tdf                                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf            ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc     ;
; lpm_mux.inc                                      ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc               ;
; lpm_decode.inc                                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc            ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc             ;
; altrom.inc                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                ;
; altram.inc                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                ;
; altdpram.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc              ;
; db/altsyncram_cjd1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_cjd1.tdf                         ;
; db/altsyncram_s5g1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_s5g1.tdf                         ;
; cpu_ic_tag_ram.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/cpu_ic_tag_ram.mif                             ;
; db/altsyncram_bpf1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_bpf1.tdf                         ;
; cpu_bht_ram.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/cpu_bht_ram.mif                                ;
; db/altsyncram_b7f1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_b7f1.tdf                         ;
; cpu_rf_ram_a.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/cpu_rf_ram_a.mif                               ;
; db/altsyncram_c7f1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_c7f1.tdf                         ;
; cpu_rf_ram_b.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/cpu_rf_ram_b.mif                               ;
; db/altsyncram_vdf1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_vdf1.tdf                         ;
; cpu_dc_tag_ram.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/cpu_dc_tag_ram.mif                             ;
; db/altsyncram_kdf1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_kdf1.tdf                         ;
; db/altsyncram_r3d1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_r3d1.tdf                         ;
; cpu_mult_cell.v                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/cpu_mult_cell.v                                ;
; altmult_add.tdf                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf           ;
; stratix_mac_mult.inc                             ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;
; stratix_mac_out.inc                              ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_mac_out.inc       ;
; db/mult_add_mgr2.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/mult_add_mgr2.tdf                           ;
; db/ded_mult_ks81.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/ded_mult_ks81.tdf                           ;
; db/dffpipe_93c.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/dffpipe_93c.tdf                             ;
; db/mult_add_ogr2.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/mult_add_ogr2.tdf                           ;
; db/altsyncram_f572.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_f572.tdf                         ;
; cpu_ociram_default_contents.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/cpu_ociram_default_contents.mif                ;
; cpu_oci_test_bench.v                             ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/cpu_oci_test_bench.v                           ;
; db/altsyncram_0a02.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_0a02.tdf                         ;
; cpu_jtag_debug_module_wrapper.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/cpu_jtag_debug_module_wrapper.v                ;
; cpu_jtag_debug_module_tck.v                      ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/cpu_jtag_debug_module_tck.v                    ;
; altera_std_synchronizer.v                        ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altera_std_synchronizer.v ;
; cpu_jtag_debug_module_sysclk.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/cpu_jtag_debug_module_sysclk.v                 ;
; sld_virtual_jtag_basic.v                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;
; dcfifo.tdf                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                ;
; lpm_counter.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc           ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; a_graycounter.inc                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc         ;
; a_fefifo.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc              ;
; a_gray2bin.inc                                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc            ;
; dffpipe.inc                                      ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc               ;
; alt_sync_fifo.inc                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;
; lpm_compare.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc           ;
; altsyncram_fifo.inc                              ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;
; db/dcfifo_3uj1.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/dcfifo_3uj1.tdf                             ;
; db/a_gray2bin_tgb.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/a_gray2bin_tgb.tdf                          ;
; db/a_graycounter_qn6.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/a_graycounter_qn6.tdf                       ;
; db/a_graycounter_m5c.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/a_graycounter_m5c.tdf                       ;
; db/a_graycounter_l5c.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/a_graycounter_l5c.tdf                       ;
; db/altsyncram_pou.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_pou.tdf                          ;
; db/alt_synch_pipe_26d.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/alt_synch_pipe_26d.tdf                      ;
; db/dffpipe_1v8.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/dffpipe_1v8.tdf                             ;
; db/dffpipe_0v8.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/dffpipe_0v8.tdf                             ;
; db/alt_synch_pipe_36d.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/alt_synch_pipe_36d.tdf                      ;
; db/dffpipe_2v8.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/dffpipe_2v8.tdf                             ;
; db/cmpr_a66.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/cmpr_a66.tdf                                ;
; db/mux_j28.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/mux_j28.tdf                                 ;
; onchip_ram.v                                     ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/onchip_ram.v                                   ;
; db/altsyncram_6rb1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_6rb1.tdf                         ;
; onchip_ram.hex                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/ECE5760Projects/lander/onchip_ram.hex                                 ;
; db/decode_5ua.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/decode_5ua.tdf                              ;
; db/mux_2qb.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/mux_2qb.tdf                                 ;
; scfifo.tdf                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf                ;
; a_regfifo.inc                                    ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_regfifo.inc             ;
; a_dpfifo.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_dpfifo.inc              ;
; a_i2fifo.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_i2fifo.inc              ;
; a_fffifo.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.inc              ;
; a_f2fifo.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_f2fifo.inc              ;
; db/scfifo_p4a1.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/scfifo_p4a1.tdf                             ;
; db/a_dpfifo_es31.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/a_dpfifo_es31.tdf                           ;
; db/altsyncram_lh81.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_lh81.tdf                         ;
; db/cmpr_ks8.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/cmpr_ks8.tdf                                ;
; db/cntr_v9b.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/cntr_v9b.tdf                                ;
; db/cntr_ca7.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/cntr_ca7.tdf                                ;
; db/cntr_0ab.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/cntr_0ab.tdf                                ;
; the_whole_shit_clock_0.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/the_whole_shit_clock_0.v                       ;
; altera_up_avalon_video_vga_timing.v              ; yes             ; Auto-Found Verilog HDL File            ; C:/ECE5760Projects/lander/altera_up_avalon_video_vga_timing.v            ;
; sld_hub.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd               ;
; sld_rom_sr.vhd                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;
; lpm_add_sub.tdf                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;
; addcore.inc                                      ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/addcore.inc               ;
; look_add.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/look_add.inc              ;
; bypassff.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc              ;
; altshift.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc              ;
; alt_stratix_add_sub.inc                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;
; db/add_sub_qvi.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/add_sub_qvi.tdf                             ;
; C:/ECE5760Projects/lander/db/altsyncram_u5g1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_u5g1.tdf                         ;
; C:/ECE5760Projects/lander/db/altsyncram_1ef1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_1ef1.tdf                         ;
; C:/ECE5760Projects/lander/db/scfifo_l4a1.tdf     ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/scfifo_l4a1.tdf                             ;
; C:/ECE5760Projects/lander/db/a_dpfifo_as31.tdf   ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/a_dpfifo_as31.tdf                           ;
; C:/ECE5760Projects/lander/db/altsyncram_dh81.tdf ; yes             ; Auto-Generated Megafunction            ; C:/ECE5760Projects/lander/db/altsyncram_dh81.tdf                         ;
+--------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,977                                                                                                                       ;
;                                             ;                                                                                                                             ;
; Total combinational functions               ; 3333                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                             ;
;     -- 4 input functions                    ; 1628                                                                                                                        ;
;     -- 3 input functions                    ; 1315                                                                                                                        ;
;     -- <=2 input functions                  ; 390                                                                                                                         ;
;                                             ;                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                             ;
;     -- normal mode                          ; 3111                                                                                                                        ;
;     -- arithmetic mode                      ; 222                                                                                                                         ;
;                                             ;                                                                                                                             ;
; Total registers                             ; 2174                                                                                                                        ;
;     -- Dedicated logic registers            ; 2174                                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                                           ;
;                                             ;                                                                                                                             ;
; I/O pins                                    ; 168                                                                                                                         ;
; Total memory bits                           ; 2548672                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                                           ;
; Total PLLs                                  ; 1                                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                                           ;
;                                             ;                                                                                                                             ;
; Maximum fan-out node                        ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 2641                                                                                                                        ;
; Total fan-out                               ; 29712                                                                                                                       ;
; Average fan-out                             ; 4.58                                                                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                                                                                                                                          ; 3333 (2)          ; 2174 (0)     ; 2548672     ; 4            ; 0       ; 2         ; 168  ; 0            ; |DE2_115                                                                                                                                                                                                                                                                                                        ;              ;
;    |sld_hub:auto_hub|                                                                                                                                                                             ; 92 (54)           ; 61 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                                                   ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                               ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                                                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                             ;              ;
;    |the_whole_shit:the_whole_shit_inst|                                                                                                                                                           ; 3239 (1)          ; 2113 (0)     ; 2548672     ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst                                                                                                                                                                                                                                                                     ;              ;
;       |clocks_0:the_clocks_0|                                                                                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0                                                                                                                                                                                                                                               ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System                                                                                                                                                                                                              ;              ;
;             |altpll_6rb2:auto_generated|                                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated                                                                                                                                                                                   ;              ;
;       |clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|                                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave                                                                                                                                                                                            ;              ;
;       |cpu:the_cpu|                                                                                                                                                                               ; 2045 (1736)       ; 1559 (1377)  ; 63296       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu                                                                                                                                                                                                                                                         ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                        ;              ;
;                |altsyncram_bpf1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated                                                                                                                                                                         ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                ;              ;
;                |altsyncram_kdf1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                 ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 832         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 832         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                  ;              ;
;                |altsyncram_vdf1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 832         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated                                                                                                                                                                   ;              ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                      ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                            ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                             ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                                                         ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                                                                                                   ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                 ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                  ;              ;
;                |altsyncram_s5g1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated                                                                                                                                                                   ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                         ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                      ;              ;
;                |mult_add_mgr2:auto_generated|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                                                         ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                 ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                      ;              ;
;                |mult_add_ogr2:auto_generated|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                                                         ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                 ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                                                        ; 232 (39)          ; 181 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                         ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                                                     ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                         ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                                                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                      ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                                                          ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                             ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                        ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                                                       ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                           ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                             ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                                                         ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                             ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                                                               ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                   ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                        ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                              ;              ;
;                      |altsyncram_f572:auto_generated|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                               ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;                |altsyncram_b7f1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                                                                 ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;                |altsyncram_c7f1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated                                                                                                                                                 ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                       ;              ;
;          |lpm_add_sub:Add17|                                                                                                                                                                      ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|lpm_add_sub:Add17                                                                                                                                                                                                                                       ;              ;
;             |add_sub_qvi:auto_generated|                                                                                                                                                          ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                            ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                                                            ; 155 (155)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                      ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                                                              ; 79 (79)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                        ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                                                ; 48 (48)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                          ;              ;
;       |dual_clock_fifo:the_dual_clock_fifo|                                                                                                                                                       ; 68 (2)            ; 94 (0)       ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo                                                                                                                                                                                                                                 ;              ;
;          |dcfifo:Data_FIFO|                                                                                                                                                                       ; 66 (0)            ; 94 (0)       ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                                ;              ;
;             |dcfifo_3uj1:auto_generated|                                                                                                                                                          ; 66 (9)            ; 94 (26)      ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated                                                                                                                                                                                     ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                     ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                     ;              ;
;                |a_graycounter_l5c:wrptr_gp|                                                                                                                                                       ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp                                                                                                                                                          ;              ;
;                |a_graycounter_qn6:rdptr_g1p|                                                                                                                                                      ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                         ;              ;
;                |alt_synch_pipe_26d:rs_dgwp|                                                                                                                                                       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp                                                                                                                                                          ;              ;
;                   |dffpipe_1v8:dffpipe15|                                                                                                                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15                                                                                                                                    ;              ;
;                |alt_synch_pipe_36d:ws_dgrp|                                                                                                                                                       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp                                                                                                                                                          ;              ;
;                   |dffpipe_2v8:dffpipe19|                                                                                                                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19                                                                                                                                    ;              ;
;                |altsyncram_pou:fifo_ram|                                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram                                                                                                                                                             ;              ;
;                |cmpr_a66:rdempty_eq_comp1_lsb|                                                                                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb                                                                                                                                                       ;              ;
;                |dffpipe_0v8:ws_brp|                                                                                                                                                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                  ;              ;
;                |dffpipe_0v8:ws_bwp|                                                                                                                                                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                  ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                       ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                                                                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                       ;              ;
;       |onchip_ram:the_onchip_ram|                                                                                                                                                                 ; 270 (0)           ; 4 (0)        ; 2480000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram                                                                                                                                                                                                                                           ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                                                              ; 270 (0)           ; 4 (0)        ; 2480000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                 ;              ;
;             |altsyncram_6rb1:auto_generated|                                                                                                                                                      ; 270 (0)           ; 4 (4)        ; 2480000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated                                                                                                                                                                                  ;              ;
;                |decode_5ua:decode3|                                                                                                                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|decode_5ua:decode3                                                                                                                                                               ;              ;
;                |mux_2qb:mux2|                                                                                                                                                                     ; 256 (256)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|mux_2qb:mux2                                                                                                                                                                     ;              ;
;       |onchip_ram_s1_arbitrator:the_onchip_ram_s1|                                                                                                                                                ; 46 (46)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1                                                                                                                                                                                                                          ;              ;
;       |pixel_buffer:the_pixel_buffer|                                                                                                                                                             ; 25 (25)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer:the_pixel_buffer                                                                                                                                                                                                                                       ;              ;
;       |pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|                                                                                                              ; 93 (64)           ; 34 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave                                                                                                                                                                                        ;              ;
;          |rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|                                                   ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave                                                   ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|                                     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave                                     ;              ;
;          |rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave| ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave ;              ;
;       |pixel_buffer_dma:the_pixel_buffer_dma|                                                                                                                                                     ; 274 (216)         ; 160 (125)    ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma                                                                                                                                                                                                                               ;              ;
;          |scfifo:Image_Buffer|                                                                                                                                                                    ; 58 (0)            ; 35 (0)       ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer                                                                                                                                                                                                           ;              ;
;             |scfifo_p4a1:auto_generated|                                                                                                                                                          ; 58 (6)            ; 35 (2)       ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated                                                                                                                                                                                ;              ;
;                |a_dpfifo_es31:dpfifo|                                                                                                                                                             ; 52 (29)           ; 33 (13)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo                                                                                                                                                           ;              ;
;                   |altsyncram_lh81:FIFOram|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram                                                                                                                                   ;              ;
;                   |cntr_0ab:wr_ptr|                                                                                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                           ;              ;
;                   |cntr_ca7:usedw_counter|                                                                                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                    ;              ;
;                   |cntr_v9b:rd_ptr_msb|                                                                                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                       ;              ;
;       |pixel_buffer_dma_avalon_control_slave_arbitrator:the_pixel_buffer_dma_avalon_control_slave|                                                                                                ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma_avalon_control_slave_arbitrator:the_pixel_buffer_dma_avalon_control_slave                                                                                                                                                                          ;              ;
;       |rgb_resampler:the_rgb_resampler|                                                                                                                                                           ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler                                                                                                                                                                                                                                     ;              ;
;       |the_whole_shit_clock_0:the_the_whole_shit_clock_0|                                                                                                                                         ; 23 (1)            ; 26 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0                                                                                                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                               ;              ;
;          |the_whole_shit_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                      ;              ;
;          |the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                   ;              ;
;          |the_whole_shit_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                     ;              ;
;          |the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                  ;              ;
;          |the_whole_shit_clock_0_master_FSM:master_FSM|                                                                                                                                           ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM                                                                                                                                                                      ;              ;
;          |the_whole_shit_clock_0_slave_FSM:slave_FSM|                                                                                                                                             ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM                                                                                                                                                                        ;              ;
;       |the_whole_shit_clock_0_in_arbitrator:the_the_whole_shit_clock_0_in|                                                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0_in_arbitrator:the_the_whole_shit_clock_0_in                                                                                                                                                                                                  ;              ;
;       |the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|                                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch                                                                                                                                                                              ;              ;
;       |the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|                                                                      ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch                                                                                                                                                ;              ;
;       |the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch                                                                                                                                                ;              ;
;       |vga_controller:the_vga_controller|                                                                                                                                                         ; 73 (1)            ; 83 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller                                                                                                                                                                                                                                   ;              ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                                                                           ; 72 (72)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                      ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; cpu_bht_ram.mif                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 13           ; 64           ; 13           ; 832     ; cpu_dc_tag_ram.mif              ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304    ; cpu_ic_tag_ram.mif              ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; cpu_ociram_default_contents.mif ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_a.mif                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_b.mif                ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 77500        ; 32           ; --           ; --           ; 2480000 ; onchip_ram.hex                  ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304    ; None                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                 ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------+---------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu ; C:/ECE5760Projects/lander/cpu.v ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                               ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                              ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                              ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                              ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                              ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                              ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                              ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; Name                                          ; present_state.STATE_3_MAX_PENDING_READS_STALL ; present_state.STATE_2_READ_BUFFER ; present_state.STATE_1_WAIT_FOR_LAST_PIXEL ; present_state.STATE_0_IDLE ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; present_state.STATE_0_IDLE                    ; 0                                             ; 0                                 ; 0                                         ; 0                          ;
; present_state.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                             ; 0                                 ; 1                                         ; 1                          ;
; present_state.STATE_2_READ_BUFFER             ; 0                                             ; 1                                 ; 0                                         ; 1                          ;
; present_state.STATE_3_MAX_PENDING_READS_STALL ; 1                                             ; 0                                 ; 0                                         ; 1                          ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out                                                                                                          ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                          ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1                                                                                                        ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                        ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                                                                                        ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                                                                                                      ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_address_d1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_SYNC                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|d1_reasons_to_wait                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|d1_reasons_to_wait                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_valid_wrctl_ienable                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[1..7]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[1..7]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[1..7]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[1..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_endofpacket                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp|dffe18a[7]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp|dffe18a[7]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_pixel_buffer_dma_avalon_pixel_dma_master|pixel_buffer_dma_avalon_pixel_dma_master_latency_counter                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                                  ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                   ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[7]                                                                                                                                                                                                                         ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[2]                                                                                                                                                                       ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[8]                                                                                                                                                                                                                         ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[3]                                                                                                                                                                       ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[9]                                                                                                                                                                                                                         ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[4]                                                                                                                                                                       ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[18]                                                                                                                                                                                                                        ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[12]                                                                                                                                                                      ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[19]                                                                                                                                                                                                                        ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[13]                                                                                                                                                                      ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[27]                                                                                                                                                                                                                        ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[22]                                                                                                                                                                      ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[28]                                                                                                                                                                                                                        ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[23]                                                                                                                                                                      ;
; the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[29]                                                                                                                                                                                                                        ; Merged with the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[24]                                                                                                                                                                      ;
; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[0]                                                                                                                                                                                                     ; Merged with the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                   ;
; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                                                                                               ; Merged with the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                                                            ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|full_1                                     ; Merged with the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_1 ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|full_1 ; Merged with the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_1 ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|full_0                                     ; Merged with the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_0 ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|full_0 ; Merged with the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_0 ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                              ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                               ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                                                              ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[0]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_pixel_buffer_dma_avalon_pixel_dma_master|pixel_buffer_dma_avalon_pixel_dma_master_read_but_no_slave_selected                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[2]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state~2                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state~3                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3                                                                                               ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4                                                                                               ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5                                                                                               ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101                                                                                             ; Lost fanout                                                                                                                                                                                                                                                             ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011                                                                                             ; Merged with the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                           ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.010                                                                                                                                                            ; Merged with the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                                                                               ;
; Total Number of Removed Registers = 255                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                           ;
+--------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[7]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[7],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[7],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[7],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[7],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[7]         ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[1]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[1],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[1],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[1]         ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[2]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[2],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[2],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[2],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[2],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[2]         ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[3]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[3],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[3],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[3],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[3],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[3]         ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[4]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[4],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[4],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[4],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[4],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[4]         ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[5]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[5],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[5],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[5],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[5],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[5]         ;
; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[6]                             ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[6],       ;
;                                                                                                  ; due to stuck port data_in ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata[6],          ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[6],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[6],        ;
;                                                                                                  ;                           ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[6]         ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[25]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[25]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[24]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[24]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[23]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[23]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[22]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[22]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[21]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[21]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[20]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[20]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[19]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[19]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[18]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[18]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[17]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[17]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[16]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[16]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[15]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[15]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[14]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[14]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[13]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[13]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|d1_reasons_to_wait ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[2] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[11]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[11]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[10]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[10]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[9]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[9]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[8]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[8]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[7]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[7]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[6]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[6]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[5]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[5]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[4]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[4]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[3]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[3]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[2]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[2]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[1]                           ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[1]                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                       ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                       ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[31]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[31]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[30]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[30]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[29]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[29]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[28]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[28]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[27]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[27]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[26]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[26]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_control_reg_rddata[12]                          ; Stuck at GND              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_control_reg_rddata[12]                                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2174  ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 328   ;
; Number of registers using Asynchronous Clear ; 1543  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1399  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_addend[0]                                                                                                                                                                ; 3       ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                                   ; 8       ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                     ; 5       ;
; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                           ; 6       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                 ; 47      ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                            ; 1       ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                    ; 1       ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                    ; 1       ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                                                                   ; 8       ;
; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                       ; 2       ;
; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                               ; 1       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                               ; 43      ;
; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n ; 2       ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                                                                                                      ; 4       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                        ; 1       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                                       ; 1       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[19]                                                                                                                                                                                                                                                       ; 1       ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|sub_parity12a0                                                                                                                                                                ; 1       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                                                               ; 5       ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                          ; 66      ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                        ; 2       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                                                                        ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer:the_pixel_buffer|SRAM_ADDR[15]                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[1]                                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[23]                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[25]                                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                                                                                                                                      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pixel_address[5]                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|line_address[0]                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[7]                                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[3]                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_start_address[26]                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                         ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[20]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                                                                                                                                        ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[31]                                                                                                                                                                                                                                                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                                                                            ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                                                                            ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                                                                             ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                                                                            ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                 ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|back_buf_start_address[0]                                                                                                                                                                                                                       ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|back_buf_start_address[15]                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|back_buf_start_address[16]                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|back_buf_start_address[28]                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[31]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                          ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                          ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                                              ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|F_pc[15]                                                                                                                                                                                                                                                                  ;                            ;
; 6:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[3]                                                                                                                                                                                                                                                     ;                            ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|slave_readdata[29]                                                                                                                                                                                                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter_next_value[1]                                                                                                                                           ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                                                                      ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter_next_value[2]                                                                                                                                                                                              ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_logic_result[1]                                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                               ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|dc_data_rd_port_addr[1]                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|dc_data_wr_port_addr[7]                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|updated_one_count                                                   ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|updated_one_count                                     ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|updated_one_count ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|dc_data_wr_port_byte_en[2]                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|Selector3                                                                                                                                                                                ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_src2_reg[3]                                                                                                                                                                                                                                                             ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_wr_data_unfiltered[25]                                                                                                                                                                                                                                                  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                  ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                   ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |DE2_115|the_whole_shit:the_whole_shit_inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                       ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                                               ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                               ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                            ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                                            ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                            ;
; M                             ; 0                 ; Untyped                                                                            ;
; N                             ; 1                 ; Untyped                                                                            ;
; M2                            ; 1                 ; Untyped                                                                            ;
; N2                            ; 1                 ; Untyped                                                                            ;
; SS                            ; 1                 ; Untyped                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                            ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; CBXI_PARAMETER                ; altpll_6rb2       ; Untyped                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                     ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_cjd1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                               ;
+----------------+--------------------+------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                             ;
+----------------+--------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_s5g1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                            ;
+----------------+-----------------+---------------------------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_bpf1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                                 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_b7f1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                                 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_c7f1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                               ;
+----------------+--------------------+------------------------------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                                             ;
+----------------+--------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_vdf1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_kdf1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_r3d1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                               ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                            ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_mgr2     ; Untyped                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                                            ;
; WIDTH_C                               ; 22                ; Untyped                                                                                            ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                            ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                            ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                            ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                            ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                            ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                            ;
; COEF0_0                               ; 0                 ; Untyped                                                                                            ;
; COEF0_1                               ; 0                 ; Untyped                                                                                            ;
; COEF0_2                               ; 0                 ; Untyped                                                                                            ;
; COEF0_3                               ; 0                 ; Untyped                                                                                            ;
; COEF0_4                               ; 0                 ; Untyped                                                                                            ;
; COEF0_5                               ; 0                 ; Untyped                                                                                            ;
; COEF0_6                               ; 0                 ; Untyped                                                                                            ;
; COEF0_7                               ; 0                 ; Untyped                                                                                            ;
; COEF1_0                               ; 0                 ; Untyped                                                                                            ;
; COEF1_1                               ; 0                 ; Untyped                                                                                            ;
; COEF1_2                               ; 0                 ; Untyped                                                                                            ;
; COEF1_3                               ; 0                 ; Untyped                                                                                            ;
; COEF1_4                               ; 0                 ; Untyped                                                                                            ;
; COEF1_5                               ; 0                 ; Untyped                                                                                            ;
; COEF1_6                               ; 0                 ; Untyped                                                                                            ;
; COEF1_7                               ; 0                 ; Untyped                                                                                            ;
; COEF2_0                               ; 0                 ; Untyped                                                                                            ;
; COEF2_1                               ; 0                 ; Untyped                                                                                            ;
; COEF2_2                               ; 0                 ; Untyped                                                                                            ;
; COEF2_3                               ; 0                 ; Untyped                                                                                            ;
; COEF2_4                               ; 0                 ; Untyped                                                                                            ;
; COEF2_5                               ; 0                 ; Untyped                                                                                            ;
; COEF2_6                               ; 0                 ; Untyped                                                                                            ;
; COEF2_7                               ; 0                 ; Untyped                                                                                            ;
; COEF3_0                               ; 0                 ; Untyped                                                                                            ;
; COEF3_1                               ; 0                 ; Untyped                                                                                            ;
; COEF3_2                               ; 0                 ; Untyped                                                                                            ;
; COEF3_3                               ; 0                 ; Untyped                                                                                            ;
; COEF3_4                               ; 0                 ; Untyped                                                                                            ;
; COEF3_5                               ; 0                 ; Untyped                                                                                            ;
; COEF3_6                               ; 0                 ; Untyped                                                                                            ;
; COEF3_7                               ; 0                 ; Untyped                                                                                            ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                            ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                               ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                            ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_ogr2     ; Untyped                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                                            ;
; WIDTH_C                               ; 22                ; Untyped                                                                                            ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                            ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                            ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                            ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                            ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                            ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                            ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                            ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                            ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                            ;
; COEF0_0                               ; 0                 ; Untyped                                                                                            ;
; COEF0_1                               ; 0                 ; Untyped                                                                                            ;
; COEF0_2                               ; 0                 ; Untyped                                                                                            ;
; COEF0_3                               ; 0                 ; Untyped                                                                                            ;
; COEF0_4                               ; 0                 ; Untyped                                                                                            ;
; COEF0_5                               ; 0                 ; Untyped                                                                                            ;
; COEF0_6                               ; 0                 ; Untyped                                                                                            ;
; COEF0_7                               ; 0                 ; Untyped                                                                                            ;
; COEF1_0                               ; 0                 ; Untyped                                                                                            ;
; COEF1_1                               ; 0                 ; Untyped                                                                                            ;
; COEF1_2                               ; 0                 ; Untyped                                                                                            ;
; COEF1_3                               ; 0                 ; Untyped                                                                                            ;
; COEF1_4                               ; 0                 ; Untyped                                                                                            ;
; COEF1_5                               ; 0                 ; Untyped                                                                                            ;
; COEF1_6                               ; 0                 ; Untyped                                                                                            ;
; COEF1_7                               ; 0                 ; Untyped                                                                                            ;
; COEF2_0                               ; 0                 ; Untyped                                                                                            ;
; COEF2_1                               ; 0                 ; Untyped                                                                                            ;
; COEF2_2                               ; 0                 ; Untyped                                                                                            ;
; COEF2_3                               ; 0                 ; Untyped                                                                                            ;
; COEF2_4                               ; 0                 ; Untyped                                                                                            ;
; COEF2_5                               ; 0                 ; Untyped                                                                                            ;
; COEF2_6                               ; 0                 ; Untyped                                                                                            ;
; COEF2_7                               ; 0                 ; Untyped                                                                                            ;
; COEF3_0                               ; 0                 ; Untyped                                                                                            ;
; COEF3_1                               ; 0                 ; Untyped                                                                                            ;
; COEF3_2                               ; 0                 ; Untyped                                                                                            ;
; COEF3_3                               ; 0                 ; Untyped                                                                                            ;
; COEF3_4                               ; 0                 ; Untyped                                                                                            ;
; COEF3_5                               ; 0                 ; Untyped                                                                                            ;
; COEF3_6                               ; 0                 ; Untyped                                                                                            ;
; COEF3_7                               ; 0                 ; Untyped                                                                                            ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                            ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                      ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                                    ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                            ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                         ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                         ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f572                 ; Untyped                                                                                                                                                                                         ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 1                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                             ;
; EW             ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_3uj1  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram ;
+----------------+-------------------+----------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                 ;
+----------------+-------------------+----------------------------------------------------------------------+
; INIT_FILE      ; ../onchip_ram.hex ; String                                                               ;
+----------------+-------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 77500                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; onchip_ram.hex       ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 77500                ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6rb1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma ;
+--------------------------+----------------------------------+---------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                    ;
+--------------------------+----------------------------------+---------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                         ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                         ;
; WW                       ; 9                                ; Signed Integer                                          ;
; HW                       ; 8                                ; Signed Integer                                          ;
; MW                       ; 15                               ; Signed Integer                                          ;
; DW                       ; 15                               ; Signed Integer                                          ;
; EW                       ; 0                                ; Signed Integer                                          ;
; PIXELS                   ; 640                              ; Signed Integer                                          ;
; LINES                    ; 480                              ; Signed Integer                                          ;
+--------------------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; lpm_width               ; 18           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; ALMOST_FULL_VALUE       ; 96           ; Signed Integer                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 32           ; Signed Integer                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; scfifo_p4a1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler ;
+----------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                              ;
+----------------+------------+-----------------------------------------------------------------------------------+
; IDW            ; 15         ; Signed Integer                                                                    ;
; ODW            ; 29         ; Signed Integer                                                                    ;
; IEW            ; 0          ; Signed Integer                                                                    ;
; OEW            ; 1          ; Signed Integer                                                                    ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                                   ;
+----------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller ;
+---------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                     ;
+---------------------------+------------+--------------------------------------------------------------------------+
; CW                        ; 7          ; Signed Integer                                                           ;
; DW                        ; 29         ; Signed Integer                                                           ;
; R_UI                      ; 29         ; Signed Integer                                                           ;
; R_LI                      ; 22         ; Signed Integer                                                           ;
; G_UI                      ; 19         ; Signed Integer                                                           ;
; G_LI                      ; 12         ; Signed Integer                                                           ;
; B_UI                      ; 9          ; Signed Integer                                                           ;
; B_LI                      ; 2          ; Signed Integer                                                           ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                           ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                           ;
; H_SYNC                    ; 96         ; Signed Integer                                                           ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                           ;
; H_TOTAL                   ; 800        ; Signed Integer                                                           ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                           ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                           ;
; V_SYNC                    ; 2          ; Signed Integer                                                           ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                           ;
; V_TOTAL                   ; 525        ; Signed Integer                                                           ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                           ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                          ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                           ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                          ;
+---------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                                                                  ;
+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; CW                        ; 7          ; Signed Integer                                                                                                        ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                                                                        ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                                                                        ;
; H_SYNC                    ; 96         ; Signed Integer                                                                                                        ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                                                                        ;
; H_TOTAL                   ; 800        ; Signed Integer                                                                                                        ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                                                                        ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                                                                        ;
; V_SYNC                    ; 2          ; Signed Integer                                                                                                        ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                                                                        ;
; V_TOTAL                   ; 525        ; Signed Integer                                                                                                        ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                                                                        ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                                                                       ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                                                                        ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                                                                       ;
+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 4                                ; Untyped         ;
; node_info                ; 00011001000100000100011000000001 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: the_whole_shit:the_whole_shit_inst|cpu:the_cpu|lpm_add_sub:Add17 ;
+------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------+
; LPM_WIDTH              ; 33           ; Untyped                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                   ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                   ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                   ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                   ;
; USE_WYS                ; OFF          ; Untyped                                                                   ;
; STYLE                  ; FAST         ; Untyped                                                                   ;
; CBXI_PARAMETER         ; add_sub_qvi  ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                         ;
; Entity Instance               ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                            ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 18                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 18                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 77500                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                         ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                             ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                 ;
; Entity Instance                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                                ;
;     -- WIDTH_RESULT                   ; 32                                                                                                                ;
; Entity Instance                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                                ;
;     -- WIDTH_RESULT                   ; 16                                                                                                                ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                       ;
; Entity Instance            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 32                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                      ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                            ;
; Entity Instance            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer ;
;     -- FIFO Type           ; Single Clock                                                                                 ;
;     -- lpm_width           ; 18                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                           ;
;     -- USE_EAB             ; ON                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; end_of_frame ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; vga_c_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; vga_data_en  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; vga_color    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller"                                                                        ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0"               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0_in_arbitrator:the_the_whole_shit_clock_0_in"                       ;
+-----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                          ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; the_whole_shit_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler"                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma"                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo"                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|cpu:the_cpu" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; d_irq ; Input ; Info     ; Stuck at GND                                    ;
+-------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "the_whole_shit:the_whole_shit_inst"    ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; clocks_0_VGA_CLK_out ; Output ; Info     ; Explicitly unconnected ;
; clocks_0_sys_clk_out ; Output ; Info     ; Explicitly unconnected ;
+----------------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Feb 11 14:07:32 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 23 design units, including 23 entities, in source file the_whole_shit.v
    Info: Found entity 1: clocks_0_avalon_clocks_slave_arbitrator
    Info: Found entity 2: cpu_jtag_debug_module_arbitrator
    Info: Found entity 3: cpu_data_master_arbitrator
    Info: Found entity 4: cpu_instruction_master_arbitrator
    Info: Found entity 5: dual_clock_fifo_avalon_dc_buffer_sink_arbitrator
    Info: Found entity 6: dual_clock_fifo_avalon_dc_buffer_source_arbitrator
    Info: Found entity 7: onchip_ram_s1_arbitrator
    Info: Found entity 8: rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module
    Info: Found entity 9: rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module
    Info: Found entity 10: rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module
    Info: Found entity 11: pixel_buffer_avalon_sram_slave_arbitrator
    Info: Found entity 12: pixel_buffer_dma_avalon_control_slave_arbitrator
    Info: Found entity 13: pixel_buffer_dma_avalon_pixel_dma_master_arbitrator
    Info: Found entity 14: pixel_buffer_dma_avalon_pixel_source_arbitrator
    Info: Found entity 15: rgb_resampler_avalon_rgb_sink_arbitrator
    Info: Found entity 16: rgb_resampler_avalon_rgb_source_arbitrator
    Info: Found entity 17: the_whole_shit_clock_0_in_arbitrator
    Info: Found entity 18: the_whole_shit_clock_0_out_arbitrator
    Info: Found entity 19: vga_controller_avalon_vga_sink_arbitrator
    Info: Found entity 20: the_whole_shit_reset_clk_0_domain_synch_module
    Info: Found entity 21: the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module
    Info: Found entity 22: the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module
    Info: Found entity 23: the_whole_shit
Info: Found 1 design units, including 1 entities, in source file clocks_0.v
    Info: Found entity 1: clocks_0
Info: Found 1 design units, including 1 entities, in source file pixel_buffer.v
    Info: Found entity 1: pixel_buffer
Info: Found 1 design units, including 1 entities, in source file dual_clock_fifo.v
    Info: Found entity 1: dual_clock_fifo
Info: Found 1 design units, including 1 entities, in source file video_pixel_buffer_dma_0.v
    Info: Found entity 1: video_pixel_buffer_dma_0
Info: Found 1 design units, including 1 entities, in source file pixel_buffer_dma.v
    Info: Found entity 1: pixel_buffer_dma
Info: Found 1 design units, including 1 entities, in source file video_vga_controller_0.v
    Info: Found entity 1: video_vga_controller_0
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: vga_controller
Info: Found 1 design units, including 1 entities, in source file rgb_resampler.v
    Info: Found entity 1: rgb_resampler
Warning: Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DE2_115
Info: Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115.v(14) has no driver
Warning (10034): Output port "LEDR" at de2_115.v(15) has no driver
Warning (10034): Output port "OTG_ADDR" at de2_115.v(58) has no driver
Warning (10034): Output port "LCD_BLON" at de2_115.v(24) has no driver
Warning (10034): Output port "LCD_EN" at de2_115.v(26) has no driver
Warning (10034): Output port "LCD_ON" at de2_115.v(27) has no driver
Warning (10034): Output port "LCD_RS" at de2_115.v(28) has no driver
Warning (10034): Output port "LCD_RW" at de2_115.v(29) has no driver
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(45) has no driver
Warning (10034): Output port "AUD_XCK" at de2_115.v(47) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(50) has no driver
Warning (10034): Output port "I2C_SCLK" at de2_115.v(54) has no driver
Warning (10034): Output port "OTG_CS_N" at de2_115.v(59) has no driver
Warning (10034): Output port "OTG_RD_N" at de2_115.v(62) has no driver
Warning (10034): Output port "OTG_RST_N" at de2_115.v(63) has no driver
Warning (10034): Output port "OTG_WE_N" at de2_115.v(64) has no driver
Info: Elaborating entity "the_whole_shit" for hierarchy "the_whole_shit:the_whole_shit_inst"
Info: Elaborating entity "clocks_0_avalon_clocks_slave_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave"
Info: Elaborating entity "clocks_0" for hierarchy "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0"
Warning (10858): Verilog HDL warning at clocks_0.v(99): object audio_clk_locked used but never assigned
Warning (10030): Net "audio_clk_locked" at clocks_0.v(99) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "altpll" for hierarchy "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "20000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf
    Info: Found entity 1: altpll_6rb2
Info: Elaborating entity "altpll_6rb2" for hierarchy "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 28 design units, including 28 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_dbrk
    Info: Found entity 16: cpu_nios2_oci_itrace
    Info: Found entity 17: cpu_nios2_oci_td_mode
    Info: Found entity 18: cpu_nios2_oci_dtrace
    Info: Found entity 19: cpu_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_nios2_oci_fifo
    Info: Found entity 23: cpu_nios2_oci_pib
    Info: Found entity 24: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_nios2_oci_im
    Info: Found entity 26: cpu_nios2_performance_monitors
    Info: Found entity 27: cpu_nios2_oci
    Info: Found entity 28: cpu
Info: Elaborating entity "cpu" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info: Found entity 1: altsyncram_cjd1
Info: Elaborating entity "altsyncram_cjd1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_b" = "18"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s5g1.tdf
    Info: Found entity 1: altsyncram_s5g1
Info: Elaborating entity "altsyncram_s5g1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info: Found entity 1: altsyncram_bpf1
Info: Elaborating entity "altsyncram_bpf1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info: Found entity 1: altsyncram_b7f1
Info: Elaborating entity "altsyncram_b7f1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info: Found entity 1: altsyncram_c7f1
Info: Elaborating entity "altsyncram_c7f1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "13"
    Info: Parameter "width_b" = "13"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vdf1.tdf
    Info: Found entity 1: altsyncram_vdf1
Info: Elaborating entity "altsyncram_vdf1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info: Found entity 1: altsyncram_kdf1
Info: Elaborating entity "altsyncram_kdf1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info: Found entity 1: altsyncram_r3d1
Info: Elaborating entity "altsyncram_r3d1" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info: Found entity 1: mult_add_mgr2
Info: Elaborating entity "mult_add_mgr2" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info: Found entity 1: ded_mult_ks81
Info: Elaborating entity "ded_mult_ks81" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info: Found entity 1: mult_add_ogr2
Info: Elaborating entity "mult_add_ogr2" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info: Found entity 1: altsyncram_f572
Info: Elaborating entity "altsyncram_f572" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info: Found entity 1: altsyncram_0a02
Info: Elaborating entity "altsyncram_0a02" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "1"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "dual_clock_fifo_avalon_dc_buffer_sink_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo_avalon_dc_buffer_sink_arbitrator:the_dual_clock_fifo_avalon_dc_buffer_sink"
Info: Elaborating entity "dual_clock_fifo_avalon_dc_buffer_source_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo_avalon_dc_buffer_source_arbitrator:the_dual_clock_fifo_avalon_dc_buffer_source"
Info: Elaborating entity "dual_clock_fifo" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3uj1.tdf
    Info: Found entity 1: dcfifo_3uj1
Info: Elaborating entity "dcfifo_3uj1" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info: Found entity 1: a_gray2bin_tgb
Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info: Found entity 1: a_graycounter_qn6
Info: Elaborating entity "a_graycounter_qn6" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info: Found entity 1: a_graycounter_m5c
Info: Elaborating entity "a_graycounter_m5c" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_m5c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf
    Info: Found entity 1: a_graycounter_l5c
Info: Elaborating entity "a_graycounter_l5c" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pou.tdf
    Info: Found entity 1: altsyncram_pou
Info: Elaborating entity "altsyncram_pou" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info: Found entity 1: alt_synch_pipe_26d
Info: Elaborating entity "alt_synch_pipe_26d" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info: Found entity 1: dffpipe_1v8
Info: Elaborating entity "dffpipe_1v8" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info: Found entity 1: dffpipe_0v8
Info: Elaborating entity "dffpipe_0v8" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf
    Info: Found entity 1: alt_synch_pipe_36d
Info: Elaborating entity "alt_synch_pipe_36d" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info: Found entity 1: dffpipe_2v8
Info: Elaborating entity "dffpipe_2v8" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info: Found entity 1: cmpr_a66
Info: Elaborating entity "cmpr_a66" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "onchip_ram_s1_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1"
Warning: Using design file onchip_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_ram
Info: Elaborating entity "onchip_ram" for hierarchy "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram"
Info: Elaborating entity "altsyncram" for hierarchy "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_ram.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "77500"
    Info: Parameter "numwords_a" = "77500"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "17"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6rb1.tdf
    Info: Found entity 1: altsyncram_6rb1
Info: Elaborating entity "altsyncram_6rb1" for hierarchy "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info: Found entity 1: decode_5ua
Info: Elaborating entity "decode_5ua" for hierarchy "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|decode_5ua:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_2qb.tdf
    Info: Found entity 1: mux_2qb
Info: Elaborating entity "mux_2qb" for hierarchy "the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|mux_2qb:mux2"
Info: Elaborating entity "pixel_buffer_avalon_sram_slave_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave"
Info: Elaborating entity "pixel_buffer" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer:the_pixel_buffer"
Info: Elaborating entity "pixel_buffer_dma_avalon_control_slave_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma_avalon_control_slave_arbitrator:the_pixel_buffer_dma_avalon_control_slave"
Info: Elaborating entity "pixel_buffer_dma_avalon_pixel_dma_master_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_pixel_buffer_dma_avalon_pixel_dma_master"
Info: Elaborating entity "pixel_buffer_dma_avalon_pixel_source_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma_avalon_pixel_source_arbitrator:the_pixel_buffer_dma_avalon_pixel_source"
Info: Elaborating entity "pixel_buffer_dma" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma"
Warning (10230): Verilog HDL assignment warning at pixel_buffer_dma.v(256): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_dma.v(257): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_dma.v(262): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_dma.v(263): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_dma.v(343): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_dma.v(357): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "scfifo" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "almost_empty_value" = "32"
    Info: Parameter "almost_full_value" = "96"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "18"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf
    Info: Found entity 1: scfifo_p4a1
Info: Elaborating entity "scfifo_p4a1" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf
    Info: Found entity 1: a_dpfifo_es31
Info: Elaborating entity "a_dpfifo_es31" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf
    Info: Found entity 1: altsyncram_lh81
Info: Elaborating entity "altsyncram_lh81" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info: Found entity 1: cmpr_ks8
Info: Elaborating entity "cmpr_ks8" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:almost_full_comparer"
Info: Elaborating entity "cmpr_ks8" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info: Found entity 1: cntr_v9b
Info: Elaborating entity "cntr_v9b" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info: Found entity 1: cntr_ca7
Info: Elaborating entity "cntr_ca7" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info: Found entity 1: cntr_0ab
Info: Elaborating entity "cntr_0ab" for hierarchy "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr"
Info: Elaborating entity "rgb_resampler_avalon_rgb_sink_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|rgb_resampler_avalon_rgb_sink_arbitrator:the_rgb_resampler_avalon_rgb_sink"
Info: Elaborating entity "rgb_resampler_avalon_rgb_source_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|rgb_resampler_avalon_rgb_source_arbitrator:the_rgb_resampler_avalon_rgb_source"
Info: Elaborating entity "rgb_resampler" for hierarchy "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler"
Warning (10036): Verilog HDL or VHDL warning at rgb_resampler.v(125): object "a" assigned a value but never read
Info: Elaborating entity "the_whole_shit_clock_0_in_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0_in_arbitrator:the_the_whole_shit_clock_0_in"
Info: Elaborating entity "the_whole_shit_clock_0_out_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0_out_arbitrator:the_the_whole_shit_clock_0_out"
Warning: Using design file the_whole_shit_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: the_whole_shit_clock_0_edge_to_pulse
    Info: Found entity 2: the_whole_shit_clock_0_slave_FSM
    Info: Found entity 3: the_whole_shit_clock_0_master_FSM
    Info: Found entity 4: the_whole_shit_clock_0_bit_pipe
    Info: Found entity 5: the_whole_shit_clock_0
Info: Elaborating entity "the_whole_shit_clock_0" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0"
Info: Elaborating entity "the_whole_shit_clock_0_edge_to_pulse" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "the_whole_shit_clock_0_slave_FSM" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "the_whole_shit_clock_0_master_FSM" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "the_whole_shit_clock_0_bit_pipe" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "vga_controller_avalon_vga_sink_arbitrator" for hierarchy "the_whole_shit:the_whole_shit_inst|vga_controller_avalon_vga_sink_arbitrator:the_vga_controller_avalon_vga_sink"
Info: Elaborating entity "vga_controller" for hierarchy "the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller"
Warning: Using design file altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_avalon_video_vga_timing
Info: Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "the_whole_shit_reset_clk_0_domain_synch_module" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch"
Info: Elaborating entity "the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch"
Info: Elaborating entity "the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module" for hierarchy "the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|q_b[17]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Add17"
Info: Elaborated megafunction instantiation "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|lpm_add_sub:Add17"
Info: Instantiated megafunction "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|lpm_add_sub:Add17" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "33"
    Info: Parameter "LPM_DIRECTION" = "DEFAULT"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info: Found entity 1: add_sub_qvi
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "AUD_ADCLRCK" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[0]" to the node "SRAM_DQ[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[1]" to the node "SRAM_DQ[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[2]" to the node "SRAM_DQ[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[3]" to the node "SRAM_DQ[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[4]" to the node "SRAM_DQ[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[5]" to the node "SRAM_DQ[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[6]" to the node "SRAM_DQ[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[7]" to the node "SRAM_DQ[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[8]" to the node "SRAM_DQ[8]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[9]" to the node "SRAM_DQ[9]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[10]" to the node "SRAM_DQ[10]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[11]" to the node "SRAM_DQ[11]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[12]" to the node "SRAM_DQ[12]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[13]" to the node "SRAM_DQ[13]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[14]" to the node "SRAM_DQ[14]"
    Warning: Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[15]" to the node "SRAM_DQ[15]"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 69 registers lost all their fanouts during netlist optimizations. The first 69 are displayed below.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[11]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[20]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|rgb_resampler:the_rgb_resampler|stream_out_data[21]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/ECE5760Projects/lander/DE2_115.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|pll1"
Warning: PLL "the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning: Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "OTG_INT"
Info: Implemented 5041 device resources after synthesis - the final resource count might be different
    Info: Implemented 30 input pins
    Info: Implemented 97 output pins
    Info: Implemented 45 bidirectional pins
    Info: Implemented 4276 logic cells
    Info: Implemented 587 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Wed Feb 11 14:08:14 2015
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE5760Projects/lander/DE2_115.map.smsg.


