
407board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c10  0800a370  0800a370  0001a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf80  0800cf80  00020188  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf80  0800cf80  0001cf80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf88  0800cf88  00020188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf88  0800cf88  0001cf88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf8c  0800cf8c  0001cf8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000188  20000000  0800cf90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020188  2**0
                  CONTENTS
 10 .bss          00001f80  20000188  20000188  00020188  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002108  20002108  00020188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b703  00000000  00000000  000201fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004c8c  00000000  00000000  0003b8fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000015e8  00000000  00000000  00040590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001063  00000000  00000000  00041b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002858d  00000000  00000000  00042bdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f877  00000000  00000000  0006b168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d6bed  00000000  00000000  0008a9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005cc4  00000000  00000000  001615cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  00167290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000188 	.word	0x20000188
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a358 	.word	0x0800a358

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000018c 	.word	0x2000018c
 80001cc:	0800a358 	.word	0x0800a358

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_ZL7TP_Readv>:
volatile float X_MAGNITUDE = 0x433F;
volatile float Y_MAGNITUDE = 0x436E00F;

//Internal Touch pad command, do not call directly
static uint16_t TP_Read(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 8000572:	2310      	movs	r3, #16
 8000574:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	80bb      	strh	r3, [r7, #4]

    while(i)
 800057a:	e021      	b.n	80005c0 <_ZL7TP_Readv+0x54>
    {
        value <<= 1;
 800057c:	88bb      	ldrh	r3, [r7, #4]
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	80bb      	strh	r3, [r7, #4]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8000582:	2201      	movs	r2, #1
 8000584:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000588:	4811      	ldr	r0, [pc, #68]	; (80005d0 <_ZL7TP_Readv+0x64>)
 800058a:	f001 ff43 	bl	8002414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000594:	480e      	ldr	r0, [pc, #56]	; (80005d0 <_ZL7TP_Readv+0x64>)
 8000596:	f001 ff3d 	bl	8002414 <HAL_GPIO_WritePin>
			
        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN))
 800059a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800059e:	480c      	ldr	r0, [pc, #48]	; (80005d0 <_ZL7TP_Readv+0x64>)
 80005a0:	f001 ff20 	bl	80023e4 <HAL_GPIO_ReadPin>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	bf14      	ite	ne
 80005aa:	2301      	movne	r3, #1
 80005ac:	2300      	moveq	r3, #0
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d002      	beq.n	80005ba <_ZL7TP_Readv+0x4e>
        {
            ++value;
 80005b4:	88bb      	ldrh	r3, [r7, #4]
 80005b6:	3301      	adds	r3, #1
 80005b8:	80bb      	strh	r3, [r7, #4]
        }

        --i;
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	3b01      	subs	r3, #1
 80005be:	71fb      	strb	r3, [r7, #7]
    while(i)
 80005c0:	79fb      	ldrb	r3, [r7, #7]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d1da      	bne.n	800057c <_ZL7TP_Readv+0x10>
    }

    return value;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40020400 	.word	0x40020400

080005d4 <_ZL8TP_Writeh>:

//Internal Touch pad command, do not call directly
static void TP_Write(uint8_t value)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 80005de:	2308      	movs	r3, #8
 80005e0:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);	
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005e8:	4813      	ldr	r0, [pc, #76]	; (8000638 <_ZL8TP_Writeh+0x64>)
 80005ea:	f001 ff13 	bl	8002414 <HAL_GPIO_WritePin>
	
    while(i)
 80005ee:	e01a      	b.n	8000626 <_ZL8TP_Writeh+0x52>
    {

		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, (value & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET ); // prepare bit of data
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	09db      	lsrs	r3, r3, #7
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	461a      	mov	r2, r3
 80005f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005fc:	480e      	ldr	r0, [pc, #56]	; (8000638 <_ZL8TP_Writeh+0x64>)
 80005fe:	f001 ff09 	bl	8002414 <HAL_GPIO_WritePin>

        value <<= 1;
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET); 	//  CLK pulse
 8000608:	2201      	movs	r2, #1
 800060a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800060e:	480a      	ldr	r0, [pc, #40]	; (8000638 <_ZL8TP_Writeh+0x64>)
 8000610:	f001 ff00 	bl	8002414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800061a:	4807      	ldr	r0, [pc, #28]	; (8000638 <_ZL8TP_Writeh+0x64>)
 800061c:	f001 fefa 	bl	8002414 <HAL_GPIO_WritePin>
        --i;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	3b01      	subs	r3, #1
 8000624:	73fb      	strb	r3, [r7, #15]
    while(i)
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d1e1      	bne.n	80005f0 <_ZL8TP_Writeh+0x1c>
    }
}
 800062c:	bf00      	nop
 800062e:	bf00      	nop
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40020400 	.word	0x40020400

0800063c <_Z19TP_Read_CoordinatesPt>:



//Read coordinates of touchscreen press. [0] = X, [1] = Y, [2] = RawX, [3] = RawY
uint8_t TP_Read_Coordinates(uint16_t Coordinates[])
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
    uint32_t samples = N_OF_POSITION_SAMPLES;
 8000644:	2380      	movs	r3, #128	; 0x80
 8000646:	61fb      	str	r3, [r7, #28]
    uint16_t rawx, rawy = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	81fb      	strh	r3, [r7, #14]
    uint32_t calculating_x, calculating_y = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	613b      	str	r3, [r7, #16]
											// Prepare T-pad controller
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);			// CS - High (inactively)
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800065a:	4852      	ldr	r0, [pc, #328]	; (80007a4 <_Z19TP_Read_CoordinatesPt+0x168>)
 800065c:	f001 feda 	bl	8002414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);		// CLK   - High
 8000660:	2201      	movs	r2, #1
 8000662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000666:	484f      	ldr	r0, [pc, #316]	; (80007a4 <_Z19TP_Read_CoordinatesPt+0x168>)
 8000668:	f001 fed4 	bl	8002414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);		// MOSI  - High
 800066c:	2201      	movs	r2, #1
 800066e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000672:	484c      	ldr	r0, [pc, #304]	; (80007a4 <_Z19TP_Read_CoordinatesPt+0x168>)
 8000674:	f001 fece 	bl	8002414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET); 		// CS - active
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800067e:	4849      	ldr	r0, [pc, #292]	; (80007a4 <_Z19TP_Read_CoordinatesPt+0x168>)
 8000680:	f001 fec8 	bl	8002414 <HAL_GPIO_WritePin>

	
    while((samples)&&( ! HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN)))
 8000684:	e01b      	b.n	80006be <_Z19TP_Read_CoordinatesPt+0x82>
    {			
        TP_Write(CMD_RDY);
 8000686:	20d0      	movs	r0, #208	; 0xd0
 8000688:	f7ff ffa4 	bl	80005d4 <_ZL8TP_Writeh>
		rawy = TP_Read();
 800068c:	f7ff ff6e 	bl	800056c <_ZL7TP_Readv>
 8000690:	4603      	mov	r3, r0
 8000692:	81fb      	strh	r3, [r7, #14]
		calculating_y += rawy;
 8000694:	89fb      	ldrh	r3, [r7, #14]
 8000696:	697a      	ldr	r2, [r7, #20]
 8000698:	4413      	add	r3, r2
 800069a:	617b      	str	r3, [r7, #20]

        TP_Write(CMD_RDX);
 800069c:	2090      	movs	r0, #144	; 0x90
 800069e:	f7ff ff99 	bl	80005d4 <_ZL8TP_Writeh>
		rawx = TP_Read();
 80006a2:	f7ff ff63 	bl	800056c <_ZL7TP_Readv>
 80006a6:	4603      	mov	r3, r0
 80006a8:	81bb      	strh	r3, [r7, #12]
		calculating_x += rawx;
 80006aa:	89bb      	ldrh	r3, [r7, #12]
 80006ac:	69ba      	ldr	r2, [r7, #24]
 80006ae:	4413      	add	r3, r2
 80006b0:	61bb      	str	r3, [r7, #24]
        samples--;
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	3b01      	subs	r3, #1
 80006b6:	61fb      	str	r3, [r7, #28]
	counted_samples++;
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	3301      	adds	r3, #1
 80006bc:	613b      	str	r3, [r7, #16]
    while((samples)&&( ! HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN)))
 80006be:	69fb      	ldr	r3, [r7, #28]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d008      	beq.n	80006d6 <_Z19TP_Read_CoordinatesPt+0x9a>
 80006c4:	2120      	movs	r1, #32
 80006c6:	4838      	ldr	r0, [pc, #224]	; (80007a8 <_Z19TP_Read_CoordinatesPt+0x16c>)
 80006c8:	f001 fe8c 	bl	80023e4 <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d101      	bne.n	80006d6 <_Z19TP_Read_CoordinatesPt+0x9a>
 80006d2:	2301      	movs	r3, #1
 80006d4:	e000      	b.n	80006d8 <_Z19TP_Read_CoordinatesPt+0x9c>
 80006d6:	2300      	movs	r3, #0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d1d4      	bne.n	8000686 <_Z19TP_Read_CoordinatesPt+0x4a>
    }
		
	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);   			//T-pad controller inactive
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006e2:	4830      	ldr	r0, [pc, #192]	; (80007a4 <_Z19TP_Read_CoordinatesPt+0x168>)
 80006e4:	f001 fe96 	bl	8002414 <HAL_GPIO_WritePin>
		
	if((counted_samples == N_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	2b80      	cmp	r3, #128	; 0x80
 80006ec:	d108      	bne.n	8000700 <_Z19TP_Read_CoordinatesPt+0xc4>
 80006ee:	2120      	movs	r1, #32
 80006f0:	482d      	ldr	r0, [pc, #180]	; (80007a8 <_Z19TP_Read_CoordinatesPt+0x16c>)
 80006f2:	f001 fe77 	bl	80023e4 <HAL_GPIO_ReadPin>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d101      	bne.n	8000700 <_Z19TP_Read_CoordinatesPt+0xc4>
 80006fc:	2301      	movs	r3, #1
 80006fe:	e000      	b.n	8000702 <_Z19TP_Read_CoordinatesPt+0xc6>
 8000700:	2300      	movs	r3, #0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d042      	beq.n	800078c <_Z19TP_Read_CoordinatesPt+0x150>
	{
	    calculating_x /= counted_samples;
 8000706:	69ba      	ldr	r2, [r7, #24]
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	fbb2 f3f3 	udiv	r3, r2, r3
 800070e:	61bb      	str	r3, [r7, #24]
	    calculating_y /= counted_samples;
 8000710:	697a      	ldr	r2, [r7, #20]
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	fbb2 f3f3 	udiv	r3, r2, r3
 8000718:	617b      	str	r3, [r7, #20]
	    rawx = calculating_x;
 800071a:	69bb      	ldr	r3, [r7, #24]
 800071c:	81bb      	strh	r3, [r7, #12]
	    Coordinates[2] = rawx;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	3304      	adds	r3, #4
 8000722:	89ba      	ldrh	r2, [r7, #12]
 8000724:	801a      	strh	r2, [r3, #0]
	    rawy = calculating_y;
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	81fb      	strh	r3, [r7, #14]
	    Coordinates[3] = rawy;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	3306      	adds	r3, #6
 800072e:	89fa      	ldrh	r2, [r7, #14]
 8000730:	801a      	strh	r2, [r3, #0]
		
	    Coordinates[0] = (rawx - X_OFFSET) / X_MAGNITUDE;
 8000732:	89bb      	ldrh	r3, [r7, #12]
 8000734:	4a1d      	ldr	r2, [pc, #116]	; (80007ac <_Z19TP_Read_CoordinatesPt+0x170>)
 8000736:	8812      	ldrh	r2, [r2, #0]
 8000738:	b292      	uxth	r2, r2
 800073a:	1a9b      	subs	r3, r3, r2
 800073c:	ee07 3a90 	vmov	s15, r3
 8000740:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000744:	4b1a      	ldr	r3, [pc, #104]	; (80007b0 <_Z19TP_Read_CoordinatesPt+0x174>)
 8000746:	ed93 7a00 	vldr	s14, [r3]
 800074a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800074e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000752:	ee17 3a90 	vmov	r3, s15
 8000756:	b29a      	uxth	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	801a      	strh	r2, [r3, #0]
	    Coordinates[1] = (rawy - Y_OFFSET) / Y_MAGNITUDE;
 800075c:	89fb      	ldrh	r3, [r7, #14]
 800075e:	4a15      	ldr	r2, [pc, #84]	; (80007b4 <_Z19TP_Read_CoordinatesPt+0x178>)
 8000760:	8812      	ldrh	r2, [r2, #0]
 8000762:	b292      	uxth	r2, r2
 8000764:	1a9b      	subs	r3, r3, r2
 8000766:	ee07 3a90 	vmov	s15, r3
 800076a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800076e:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <_Z19TP_Read_CoordinatesPt+0x17c>)
 8000770:	ed93 7a00 	vldr	s14, [r3]
 8000774:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	3302      	adds	r3, #2
 800077c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000780:	ee17 2a90 	vmov	r2, s15
 8000784:	b292      	uxth	r2, r2
 8000786:	801a      	strh	r2, [r3, #0]
		
		return TOUCHPAD_DATA_OK;			
 8000788:	2301      	movs	r3, #1
 800078a:	e007      	b.n	800079c <_Z19TP_Read_CoordinatesPt+0x160>
		}

			Coordinates[0] = 0;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2200      	movs	r2, #0
 8000790:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	3302      	adds	r3, #2
 8000796:	2200      	movs	r2, #0
 8000798:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 800079a:	2300      	movs	r3, #0

}
 800079c:	4618      	mov	r0, r3
 800079e:	3720      	adds	r7, #32
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40020400 	.word	0x40020400
 80007a8:	40020800 	.word	0x40020800
 80007ac:	20000000 	.word	0x20000000
 80007b0:	20000004 	.word	0x20000004
 80007b4:	20000002 	.word	0x20000002
 80007b8:	20000008 	.word	0x20000008

080007bc <_Z19TP_Touchpad_Pressedv>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed()
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 80007c0:	2120      	movs	r1, #32
 80007c2:	4808      	ldr	r0, [pc, #32]	; (80007e4 <_Z19TP_Touchpad_Pressedv+0x28>)
 80007c4:	f001 fe0e 	bl	80023e4 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	bf0c      	ite	eq
 80007ce:	2301      	moveq	r3, #1
 80007d0:	2300      	movne	r3, #0
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <_Z19TP_Touchpad_Pressedv+0x20>
	{
		return TOUCHPAD_PRESSED;
 80007d8:	2301      	movs	r3, #1
 80007da:	e000      	b.n	80007de <_Z19TP_Touchpad_Pressedv+0x22>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 80007dc:	2300      	movs	r3, #0
	}
}
 80007de:	4618      	mov	r0, r3
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40020800 	.word	0x40020800

080007e8 <_Z14TP_calibrationv>:

// Touch pad calibration. Lets move stilus from upper left corner of screen to down right corner few time. You have CALIBRATION_TIME millisecond)).
uint8_t TP_calibration()
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
  uint16_t rawCoord[4];
  uint16_t Xmin = 0xFFFF;
 80007ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007f2:	82fb      	strh	r3, [r7, #22]
  uint16_t Ymin = 0xFFFF;
 80007f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007f8:	82bb      	strh	r3, [r7, #20]
  uint16_t Xmax = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	827b      	strh	r3, [r7, #18]
  uint16_t Ymax = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	823b      	strh	r3, [r7, #16]

  uint32_t end_time = HAL_GetTick() + CALIBRATION_TIME;
 8000802:	f001 fa7f 	bl	8001d04 <HAL_GetTick>
 8000806:	4603      	mov	r3, r0
 8000808:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800080c:	3308      	adds	r3, #8
 800080e:	60fb      	str	r3, [r7, #12]
  while (end_time > HAL_GetTick())
 8000810:	e023      	b.n	800085a <_Z14TP_calibrationv+0x72>
    {
      if (TP_Read_Coordinates(rawCoord))
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff ff11 	bl	800063c <_Z19TP_Read_CoordinatesPt>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	bf14      	ite	ne
 8000820:	2301      	movne	r3, #1
 8000822:	2300      	moveq	r3, #0
 8000824:	b2db      	uxtb	r3, r3
 8000826:	2b00      	cmp	r3, #0
 8000828:	d017      	beq.n	800085a <_Z14TP_calibrationv+0x72>
	{
	  if (rawCoord[2] < Xmin) { Xmin = rawCoord[2]; }
 800082a:	893b      	ldrh	r3, [r7, #8]
 800082c:	8afa      	ldrh	r2, [r7, #22]
 800082e:	429a      	cmp	r2, r3
 8000830:	d901      	bls.n	8000836 <_Z14TP_calibrationv+0x4e>
 8000832:	893b      	ldrh	r3, [r7, #8]
 8000834:	82fb      	strh	r3, [r7, #22]
	  if (rawCoord[2] > Xmax) { Xmax = rawCoord[2]; }
 8000836:	893b      	ldrh	r3, [r7, #8]
 8000838:	8a7a      	ldrh	r2, [r7, #18]
 800083a:	429a      	cmp	r2, r3
 800083c:	d201      	bcs.n	8000842 <_Z14TP_calibrationv+0x5a>
 800083e:	893b      	ldrh	r3, [r7, #8]
 8000840:	827b      	strh	r3, [r7, #18]
	  if (rawCoord[3] < Ymin) { Ymin = rawCoord[3]; }
 8000842:	897b      	ldrh	r3, [r7, #10]
 8000844:	8aba      	ldrh	r2, [r7, #20]
 8000846:	429a      	cmp	r2, r3
 8000848:	d901      	bls.n	800084e <_Z14TP_calibrationv+0x66>
 800084a:	897b      	ldrh	r3, [r7, #10]
 800084c:	82bb      	strh	r3, [r7, #20]
	  if (rawCoord[3] > Ymax) { Ymax = rawCoord[3]; }
 800084e:	897b      	ldrh	r3, [r7, #10]
 8000850:	8a3a      	ldrh	r2, [r7, #16]
 8000852:	429a      	cmp	r2, r3
 8000854:	d201      	bcs.n	800085a <_Z14TP_calibrationv+0x72>
 8000856:	897b      	ldrh	r3, [r7, #10]
 8000858:	823b      	strh	r3, [r7, #16]
  while (end_time > HAL_GetTick())
 800085a:	f001 fa53 	bl	8001d04 <HAL_GetTick>
 800085e:	4602      	mov	r2, r0
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	4293      	cmp	r3, r2
 8000864:	bf8c      	ite	hi
 8000866:	2301      	movhi	r3, #1
 8000868:	2300      	movls	r3, #0
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b00      	cmp	r3, #0
 800086e:	d1d0      	bne.n	8000812 <_Z14TP_calibrationv+0x2a>
	}
    }
  if ((Xmin < Xmax) && (Ymin < Ymax))
 8000870:	8afa      	ldrh	r2, [r7, #22]
 8000872:	8a7b      	ldrh	r3, [r7, #18]
 8000874:	429a      	cmp	r2, r3
 8000876:	d22c      	bcs.n	80008d2 <_Z14TP_calibrationv+0xea>
 8000878:	8aba      	ldrh	r2, [r7, #20]
 800087a:	8a3b      	ldrh	r3, [r7, #16]
 800087c:	429a      	cmp	r2, r3
 800087e:	d228      	bcs.n	80008d2 <_Z14TP_calibrationv+0xea>
  {
      X_OFFSET = Xmin;
 8000880:	4a16      	ldr	r2, [pc, #88]	; (80008dc <_Z14TP_calibrationv+0xf4>)
 8000882:	8afb      	ldrh	r3, [r7, #22]
 8000884:	8013      	strh	r3, [r2, #0]
      Y_OFFSET = Ymin;
 8000886:	4a16      	ldr	r2, [pc, #88]	; (80008e0 <_Z14TP_calibrationv+0xf8>)
 8000888:	8abb      	ldrh	r3, [r7, #20]
 800088a:	8013      	strh	r3, [r2, #0]
      X_MAGNITUDE = (Xmax - Xmin) / X_SIZE;
 800088c:	8a7a      	ldrh	r2, [r7, #18]
 800088e:	8afb      	ldrh	r3, [r7, #22]
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	4a14      	ldr	r2, [pc, #80]	; (80008e4 <_Z14TP_calibrationv+0xfc>)
 8000894:	fb82 1203 	smull	r1, r2, r2, r3
 8000898:	11d2      	asrs	r2, r2, #7
 800089a:	17db      	asrs	r3, r3, #31
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	ee07 3a90 	vmov	s15, r3
 80008a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008a6:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <_Z14TP_calibrationv+0x100>)
 80008a8:	edc3 7a00 	vstr	s15, [r3]
      Y_MAGNITUDE = (Ymax- Ymin) /  Y_SIZE;
 80008ac:	8a3a      	ldrh	r2, [r7, #16]
 80008ae:	8abb      	ldrh	r3, [r7, #20]
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	4a0e      	ldr	r2, [pc, #56]	; (80008ec <_Z14TP_calibrationv+0x104>)
 80008b4:	fb82 1203 	smull	r1, r2, r2, r3
 80008b8:	441a      	add	r2, r3
 80008ba:	11d2      	asrs	r2, r2, #7
 80008bc:	17db      	asrs	r3, r3, #31
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	ee07 3a90 	vmov	s15, r3
 80008c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <_Z14TP_calibrationv+0x108>)
 80008ca:	edc3 7a00 	vstr	s15, [r3]

      return CALIBRATION_OK;
 80008ce:	2301      	movs	r3, #1
 80008d0:	e000      	b.n	80008d4 <_Z14TP_calibrationv+0xec>
  }
  return CALIBRATION_FAILS;
 80008d2:	2300      	movs	r3, #0
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3718      	adds	r7, #24
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000000 	.word	0x20000000
 80008e0:	20000002 	.word	0x20000002
 80008e4:	66666667 	.word	0x66666667
 80008e8:	20000004 	.word	0x20000004
 80008ec:	88888889 	.word	0x88888889
 80008f0:	20000008 	.word	0x20000008

080008f4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
 8000908:	615a      	str	r2, [r3, #20]
 800090a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800090c:	4b27      	ldr	r3, [pc, #156]	; (80009ac <MX_FSMC_Init+0xb8>)
 800090e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000912:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000914:	4b25      	ldr	r3, [pc, #148]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000916:	4a26      	ldr	r2, [pc, #152]	; (80009b0 <MX_FSMC_Init+0xbc>)
 8000918:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800091a:	4b24      	ldr	r3, [pc, #144]	; (80009ac <MX_FSMC_Init+0xb8>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000920:	4b22      	ldr	r3, [pc, #136]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000926:	4b21      	ldr	r3, [pc, #132]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800092c:	4b1f      	ldr	r3, [pc, #124]	; (80009ac <MX_FSMC_Init+0xb8>)
 800092e:	2210      	movs	r2, #16
 8000930:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000932:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000938:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <MX_FSMC_Init+0xb8>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800093e:	4b1b      	ldr	r3, [pc, #108]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000944:	4b19      	ldr	r3, [pc, #100]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000946:	2200      	movs	r2, #0
 8000948:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800094a:	4b18      	ldr	r3, [pc, #96]	; (80009ac <MX_FSMC_Init+0xb8>)
 800094c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000950:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000952:	4b16      	ldr	r3, [pc, #88]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000954:	2200      	movs	r2, #0
 8000956:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000958:	4b14      	ldr	r3, [pc, #80]	; (80009ac <MX_FSMC_Init+0xb8>)
 800095a:	2200      	movs	r2, #0
 800095c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800095e:	4b13      	ldr	r3, [pc, #76]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000960:	2200      	movs	r2, #0
 8000962:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000964:	4b11      	ldr	r3, [pc, #68]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000966:	2200      	movs	r2, #0
 8000968:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800096a:	4b10      	ldr	r3, [pc, #64]	; (80009ac <MX_FSMC_Init+0xb8>)
 800096c:	2200      	movs	r2, #0
 800096e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8000970:	2301      	movs	r3, #1
 8000972:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000974:	230f      	movs	r3, #15
 8000976:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8000978:	2305      	movs	r3, #5
 800097a:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000980:	2310      	movs	r3, #16
 8000982:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000984:	2311      	movs	r3, #17
 8000986:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	2200      	movs	r2, #0
 8000990:	4619      	mov	r1, r3
 8000992:	4806      	ldr	r0, [pc, #24]	; (80009ac <MX_FSMC_Init+0xb8>)
 8000994:	f004 f840 	bl	8004a18 <HAL_SRAM_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 800099e:	f000 ff13 	bl	80017c8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80009a2:	bf00      	nop
 80009a4:	3720      	adds	r7, #32
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	200001a4 	.word	0x200001a4
 80009b0:	a0000104 	.word	0xa0000104

080009b4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80009c8:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <HAL_FSMC_MspInit+0xa8>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d141      	bne.n	8000a54 <HAL_FSMC_MspInit+0xa0>
    return;
  }
  FSMC_Initialized = 1;
 80009d0:	4b22      	ldr	r3, [pc, #136]	; (8000a5c <HAL_FSMC_MspInit+0xa8>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	603b      	str	r3, [r7, #0]
 80009da:	4b21      	ldr	r3, [pc, #132]	; (8000a60 <HAL_FSMC_MspInit+0xac>)
 80009dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009de:	4a20      	ldr	r2, [pc, #128]	; (8000a60 <HAL_FSMC_MspInit+0xac>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6393      	str	r3, [r2, #56]	; 0x38
 80009e6:	4b1e      	ldr	r3, [pc, #120]	; (8000a60 <HAL_FSMC_MspInit+0xac>)
 80009e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80009f2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80009f6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a00:	2303      	movs	r3, #3
 8000a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a04:	230c      	movs	r3, #12
 8000a06:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4815      	ldr	r0, [pc, #84]	; (8000a64 <HAL_FSMC_MspInit+0xb0>)
 8000a0e:	f001 fb4d 	bl	80020ac <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000a12:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000a16:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a20:	2303      	movs	r3, #3
 8000a22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a24:	230c      	movs	r3, #12
 8000a26:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	480e      	ldr	r0, [pc, #56]	; (8000a68 <HAL_FSMC_MspInit+0xb4>)
 8000a2e:	f001 fb3d 	bl	80020ac <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000a32:	f242 03b0 	movw	r3, #8368	; 0x20b0
 8000a36:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a40:	2303      	movs	r3, #3
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a44:	230c      	movs	r3, #12
 8000a46:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4806      	ldr	r0, [pc, #24]	; (8000a68 <HAL_FSMC_MspInit+0xb4>)
 8000a4e:	f001 fb2d 	bl	80020ac <HAL_GPIO_Init>
 8000a52:	e000      	b.n	8000a56 <HAL_FSMC_MspInit+0xa2>
    return;
 8000a54:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000a56:	3718      	adds	r7, #24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	200001f4 	.word	0x200001f4
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40020c00 	.word	0x40020c00

08000a6c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000a74:	f7ff ff9e 	bl	80009b4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08c      	sub	sp, #48	; 0x30
 8000a84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a86:	f107 031c 	add.w	r3, r7, #28
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]
 8000a92:	60da      	str	r2, [r3, #12]
 8000a94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	61bb      	str	r3, [r7, #24]
 8000a9a:	4b62      	ldr	r3, [pc, #392]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	4a61      	ldr	r2, [pc, #388]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000aa0:	f043 0310 	orr.w	r3, r3, #16
 8000aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa6:	4b5f      	ldr	r3, [pc, #380]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	f003 0310 	and.w	r3, r3, #16
 8000aae:	61bb      	str	r3, [r7, #24]
 8000ab0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	4b5b      	ldr	r3, [pc, #364]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a5a      	ldr	r2, [pc, #360]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b58      	ldr	r3, [pc, #352]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
 8000ad2:	4b54      	ldr	r3, [pc, #336]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	4a53      	ldr	r2, [pc, #332]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000adc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ade:	4b51      	ldr	r3, [pc, #324]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae6:	613b      	str	r3, [r7, #16]
 8000ae8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	4b4d      	ldr	r3, [pc, #308]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	4a4c      	ldr	r2, [pc, #304]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	; 0x30
 8000afa:	4b4a      	ldr	r3, [pc, #296]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	60bb      	str	r3, [r7, #8]
 8000b0a:	4b46      	ldr	r3, [pc, #280]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	4a45      	ldr	r2, [pc, #276]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000b10:	f043 0302 	orr.w	r3, r3, #2
 8000b14:	6313      	str	r3, [r2, #48]	; 0x30
 8000b16:	4b43      	ldr	r3, [pc, #268]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	f003 0302 	and.w	r3, r3, #2
 8000b1e:	60bb      	str	r3, [r7, #8]
 8000b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	607b      	str	r3, [r7, #4]
 8000b26:	4b3f      	ldr	r3, [pc, #252]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a3e      	ldr	r2, [pc, #248]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000b2c:	f043 0308 	orr.w	r3, r3, #8
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b3c      	ldr	r3, [pc, #240]	; (8000c24 <MX_GPIO_Init+0x1a4>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0308 	and.w	r3, r3, #8
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	21c0      	movs	r1, #192	; 0xc0
 8000b42:	4839      	ldr	r0, [pc, #228]	; (8000c28 <MX_GPIO_Init+0x1a8>)
 8000b44:	f001 fc66 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	4837      	ldr	r0, [pc, #220]	; (8000c2c <MX_GPIO_Init+0x1ac>)
 8000b4e:	f001 fc61 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, T_CS_Pin|T_CLK_Pin|T_MOSI_Pin, GPIO_PIN_SET);
 8000b52:	2201      	movs	r2, #1
 8000b54:	f44f 4130 	mov.w	r1, #45056	; 0xb000
 8000b58:	4834      	ldr	r0, [pc, #208]	; (8000c2c <MX_GPIO_Init+0x1ac>)
 8000b5a:	f001 fc5b 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8000b5e:	2318      	movs	r3, #24
 8000b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b62:	2300      	movs	r3, #0
 8000b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b66:	2301      	movs	r3, #1
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b6a:	f107 031c 	add.w	r3, r7, #28
 8000b6e:	4619      	mov	r1, r3
 8000b70:	482f      	ldr	r0, [pc, #188]	; (8000c30 <MX_GPIO_Init+0x1b0>)
 8000b72:	f001 fa9b 	bl	80020ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000b76:	23c0      	movs	r3, #192	; 0xc0
 8000b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2300      	movs	r3, #0
 8000b84:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	f107 031c 	add.w	r3, r7, #28
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4826      	ldr	r0, [pc, #152]	; (8000c28 <MX_GPIO_Init+0x1a8>)
 8000b8e:	f001 fa8d 	bl	80020ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_PEN_Pin;
 8000b92:	2320      	movs	r3, #32
 8000b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b96:	2300      	movs	r3, #0
 8000b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_PEN_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4823      	ldr	r0, [pc, #140]	; (8000c34 <MX_GPIO_Init+0x1b4>)
 8000ba6:	f001 fa81 	bl	80020ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8000baa:	2302      	movs	r3, #2
 8000bac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	481a      	ldr	r0, [pc, #104]	; (8000c2c <MX_GPIO_Init+0x1ac>)
 8000bc2:	f001 fa73 	bl	80020ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_CS_Pin;
 8000bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000bcc:	2311      	movs	r3, #17
 8000bce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(T_CS_GPIO_Port, &GPIO_InitStruct);
 8000bd8:	f107 031c 	add.w	r3, r7, #28
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4813      	ldr	r0, [pc, #76]	; (8000c2c <MX_GPIO_Init+0x1ac>)
 8000be0:	f001 fa64 	bl	80020ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin;
 8000be4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000be8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf6:	f107 031c 	add.w	r3, r7, #28
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	480b      	ldr	r0, [pc, #44]	; (8000c2c <MX_GPIO_Init+0x1ac>)
 8000bfe:	f001 fa55 	bl	80020ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 8000c02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8000c10:	f107 031c 	add.w	r3, r7, #28
 8000c14:	4619      	mov	r1, r3
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <MX_GPIO_Init+0x1ac>)
 8000c18:	f001 fa48 	bl	80020ac <HAL_GPIO_Init>

}
 8000c1c:	bf00      	nop
 8000c1e:	3730      	adds	r7, #48	; 0x30
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40023800 	.word	0x40023800
 8000c28:	40020000 	.word	0x40020000
 8000c2c:	40020400 	.word	0x40020400
 8000c30:	40021000 	.word	0x40021000
 8000c34:	40020800 	.word	0x40020800

08000c38 <_Z7lcdInitv>:
                                bool colorOrder,
                                bool horizontalRefreshOrder);


void lcdInit(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af02      	add	r7, sp, #8
  lcdPortraitConfig = lcdBuildMemoryAccessControlConfig(
 8000c3e:	2300      	movs	r3, #0
 8000c40:	9301      	str	r3, [sp, #4]
 8000c42:	2301      	movs	r3, #1
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	2300      	movs	r3, #0
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f000 fc25 	bl	800149c <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 8000c52:	4603      	mov	r3, r0
 8000c54:	461a      	mov	r2, r3
 8000c56:	4bae      	ldr	r3, [pc, #696]	; (8000f10 <_Z7lcdInitv+0x2d8>)
 8000c58:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlNormalOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeConfig = lcdBuildMemoryAccessControlConfig(
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	9301      	str	r3, [sp, #4]
 8000c5e:	2301      	movs	r3, #1
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	2300      	movs	r3, #0
 8000c64:	2201      	movs	r2, #1
 8000c66:	2100      	movs	r1, #0
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f000 fc17 	bl	800149c <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	461a      	mov	r2, r3
 8000c72:	4ba8      	ldr	r3, [pc, #672]	; (8000f14 <_Z7lcdInitv+0x2dc>)
 8000c74:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdPortraitMirrorConfig = lcdBuildMemoryAccessControlConfig(
 8000c76:	2300      	movs	r3, #0
 8000c78:	9301      	str	r3, [sp, #4]
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	2300      	movs	r3, #0
 8000c80:	2200      	movs	r2, #0
 8000c82:	2100      	movs	r1, #0
 8000c84:	2001      	movs	r0, #1
 8000c86:	f000 fc09 	bl	800149c <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4ba2      	ldr	r3, [pc, #648]	; (8000f18 <_Z7lcdInitv+0x2e0>)
 8000c90:	701a      	strb	r2, [r3, #0]
		                                    MemoryAccessControlNormalOrder,	// rowColumnExchange
		                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
		                                    MemoryAccessControlColorOrderBGR,	// colorOrder
		                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeMirrorConfig = lcdBuildMemoryAccessControlConfig(
 8000c92:	2300      	movs	r3, #0
 8000c94:	9301      	str	r3, [sp, #4]
 8000c96:	2301      	movs	r3, #1
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	2001      	movs	r0, #1
 8000ca2:	f000 fbfb 	bl	800149c <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b9c      	ldr	r3, [pc, #624]	; (8000f1c <_Z7lcdInitv+0x2e4>)
 8000cac:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdReset();
 8000cae:	f000 fbcb 	bl	8001448 <_ZL8lcdResetv>

  lcdWriteCommand(ILI9341_DISPLAYOFF);
 8000cb2:	2028      	movs	r0, #40	; 0x28
 8000cb4:	f000 fbd2 	bl	800145c <_ZL15lcdWriteCommandh>

  lcdWriteCommand(0xCF);
 8000cb8:	20cf      	movs	r0, #207	; 0xcf
 8000cba:	f000 fbcf 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f000 fbdc 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x83);
 8000cc4:	2083      	movs	r0, #131	; 0x83
 8000cc6:	f000 fbd9 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x30);
 8000cca:	2030      	movs	r0, #48	; 0x30
 8000ccc:	f000 fbd6 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xED);
 8000cd0:	20ed      	movs	r0, #237	; 0xed
 8000cd2:	f000 fbc3 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x64);
 8000cd6:	2064      	movs	r0, #100	; 0x64
 8000cd8:	f000 fbd0 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x03);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 fbcd 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x12);
 8000ce2:	2012      	movs	r0, #18
 8000ce4:	f000 fbca 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x81);
 8000ce8:	2081      	movs	r0, #129	; 0x81
 8000cea:	f000 fbc7 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xE8);
 8000cee:	20e8      	movs	r0, #232	; 0xe8
 8000cf0:	f000 fbb4 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x85);
 8000cf4:	2085      	movs	r0, #133	; 0x85
 8000cf6:	f000 fbc1 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f000 fbbe 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x78);
 8000d00:	2078      	movs	r0, #120	; 0x78
 8000d02:	f000 fbbb 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xCB);
 8000d06:	20cb      	movs	r0, #203	; 0xcb
 8000d08:	f000 fba8 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x39);
 8000d0c:	2039      	movs	r0, #57	; 0x39
 8000d0e:	f000 fbb5 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x2C);
 8000d12:	202c      	movs	r0, #44	; 0x2c
 8000d14:	f000 fbb2 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000d18:	2000      	movs	r0, #0
 8000d1a:	f000 fbaf 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x34);
 8000d1e:	2034      	movs	r0, #52	; 0x34
 8000d20:	f000 fbac 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x02);
 8000d24:	2002      	movs	r0, #2
 8000d26:	f000 fba9 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xF7);
 8000d2a:	20f7      	movs	r0, #247	; 0xf7
 8000d2c:	f000 fb96 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x20);
 8000d30:	2020      	movs	r0, #32
 8000d32:	f000 fba3 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xEA);
 8000d36:	20ea      	movs	r0, #234	; 0xea
 8000d38:	f000 fb90 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f000 fb9d 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000d42:	2000      	movs	r0, #0
 8000d44:	f000 fb9a 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_POWERCONTROL1);
 8000d48:	20c0      	movs	r0, #192	; 0xc0
 8000d4a:	f000 fb87 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x26);
 8000d4e:	2026      	movs	r0, #38	; 0x26
 8000d50:	f000 fb94 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_POWERCONTROL2);
 8000d54:	20c1      	movs	r0, #193	; 0xc1
 8000d56:	f000 fb81 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x11);
 8000d5a:	2011      	movs	r0, #17
 8000d5c:	f000 fb8e 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_VCOMCONTROL1);
 8000d60:	20c5      	movs	r0, #197	; 0xc5
 8000d62:	f000 fb7b 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x35);
 8000d66:	2035      	movs	r0, #53	; 0x35
 8000d68:	f000 fb88 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x3E);
 8000d6c:	203e      	movs	r0, #62	; 0x3e
 8000d6e:	f000 fb85 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_VCOMCONTROL2);
 8000d72:	20c7      	movs	r0, #199	; 0xc7
 8000d74:	f000 fb72 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0xBE);
 8000d78:	20be      	movs	r0, #190	; 0xbe
 8000d7a:	f000 fb7f 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_MEMCONTROL);
 8000d7e:	2036      	movs	r0, #54	; 0x36
 8000d80:	f000 fb6c 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(lcdPortraitConfig);
 8000d84:	4b62      	ldr	r3, [pc, #392]	; (8000f10 <_Z7lcdInitv+0x2d8>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 fb76 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_PIXELFORMAT);
 8000d90:	203a      	movs	r0, #58	; 0x3a
 8000d92:	f000 fb63 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x55);
 8000d96:	2055      	movs	r0, #85	; 0x55
 8000d98:	f000 fb70 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_FRAMECONTROLNORMAL);
 8000d9c:	20b1      	movs	r0, #177	; 0xb1
 8000d9e:	f000 fb5d 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 fb6a 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x18);
 8000da8:	2018      	movs	r0, #24
 8000daa:	f000 fb67 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xF2);
 8000dae:	20f2      	movs	r0, #242	; 0xf2
 8000db0:	f000 fb54 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x08);
 8000db4:	2008      	movs	r0, #8
 8000db6:	f000 fb61 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_GAMMASET);
 8000dba:	2026      	movs	r0, #38	; 0x26
 8000dbc:	f000 fb4e 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x01);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f000 fb5b 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_POSITIVEGAMMCORR);
 8000dc6:	20e0      	movs	r0, #224	; 0xe0
 8000dc8:	f000 fb48 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x1F);
 8000dcc:	201f      	movs	r0, #31
 8000dce:	f000 fb55 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x1A);
 8000dd2:	201a      	movs	r0, #26
 8000dd4:	f000 fb52 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x18);
 8000dd8:	2018      	movs	r0, #24
 8000dda:	f000 fb4f 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x0A);
 8000dde:	200a      	movs	r0, #10
 8000de0:	f000 fb4c 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x0F);
 8000de4:	200f      	movs	r0, #15
 8000de6:	f000 fb49 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x06);
 8000dea:	2006      	movs	r0, #6
 8000dec:	f000 fb46 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x45);
 8000df0:	2045      	movs	r0, #69	; 0x45
 8000df2:	f000 fb43 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x87);
 8000df6:	2087      	movs	r0, #135	; 0x87
 8000df8:	f000 fb40 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x32);
 8000dfc:	2032      	movs	r0, #50	; 0x32
 8000dfe:	f000 fb3d 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x0A);
 8000e02:	200a      	movs	r0, #10
 8000e04:	f000 fb3a 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x07);
 8000e08:	2007      	movs	r0, #7
 8000e0a:	f000 fb37 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x02);
 8000e0e:	2002      	movs	r0, #2
 8000e10:	f000 fb34 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x07);
 8000e14:	2007      	movs	r0, #7
 8000e16:	f000 fb31 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x05);
 8000e1a:	2005      	movs	r0, #5
 8000e1c:	f000 fb2e 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000e20:	2000      	movs	r0, #0
 8000e22:	f000 fb2b 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_NEGATIVEGAMMCORR);
 8000e26:	20e1      	movs	r0, #225	; 0xe1
 8000e28:	f000 fb18 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f000 fb25 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x25);
 8000e32:	2025      	movs	r0, #37	; 0x25
 8000e34:	f000 fb22 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x27);
 8000e38:	2027      	movs	r0, #39	; 0x27
 8000e3a:	f000 fb1f 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x05);
 8000e3e:	2005      	movs	r0, #5
 8000e40:	f000 fb1c 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x10);
 8000e44:	2010      	movs	r0, #16
 8000e46:	f000 fb19 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x09);
 8000e4a:	2009      	movs	r0, #9
 8000e4c:	f000 fb16 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x3A);
 8000e50:	203a      	movs	r0, #58	; 0x3a
 8000e52:	f000 fb13 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x78);
 8000e56:	2078      	movs	r0, #120	; 0x78
 8000e58:	f000 fb10 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x4D);
 8000e5c:	204d      	movs	r0, #77	; 0x4d
 8000e5e:	f000 fb0d 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x05);
 8000e62:	2005      	movs	r0, #5
 8000e64:	f000 fb0a 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x18);
 8000e68:	2018      	movs	r0, #24
 8000e6a:	f000 fb07 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x0D);
 8000e6e:	200d      	movs	r0, #13
 8000e70:	f000 fb04 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x38);
 8000e74:	2038      	movs	r0, #56	; 0x38
 8000e76:	f000 fb01 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x3A);
 8000e7a:	203a      	movs	r0, #58	; 0x3a
 8000e7c:	f000 fafe 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x1F);
 8000e80:	201f      	movs	r0, #31
 8000e82:	f000 fafb 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_COLADDRSET);
 8000e86:	202a      	movs	r0, #42	; 0x2a
 8000e88:	f000 fae8 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f000 faf5 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000e92:	2000      	movs	r0, #0
 8000e94:	f000 faf2 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f000 faef 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0xEF);
 8000e9e:	20ef      	movs	r0, #239	; 0xef
 8000ea0:	f000 faec 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8000ea4:	202b      	movs	r0, #43	; 0x2b
 8000ea6:	f000 fad9 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f000 fae6 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	f000 fae3 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x01);
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	f000 fae0 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x3F);
 8000ebc:	203f      	movs	r0, #63	; 0x3f
 8000ebe:	f000 fadd 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_ENTRYMODE);
 8000ec2:	20b7      	movs	r0, #183	; 0xb7
 8000ec4:	f000 faca 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x07);
 8000ec8:	2007      	movs	r0, #7
 8000eca:	f000 fad7 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_DISPLAYFUNC);
 8000ece:	20b6      	movs	r0, #182	; 0xb6
 8000ed0:	f000 fac4 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(0x0A);
 8000ed4:	200a      	movs	r0, #10
 8000ed6:	f000 fad1 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x82);
 8000eda:	2082      	movs	r0, #130	; 0x82
 8000edc:	f000 face 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x27);
 8000ee0:	2027      	movs	r0, #39	; 0x27
 8000ee2:	f000 facb 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f000 fac8 	bl	800147c <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_SLEEPOUT);
 8000eec:	2011      	movs	r0, #17
 8000eee:	f000 fab5 	bl	800145c <_ZL15lcdWriteCommandh>
  HAL_Delay(100);
 8000ef2:	2064      	movs	r0, #100	; 0x64
 8000ef4:	f000 ff12 	bl	8001d1c <HAL_Delay>
  lcdWriteCommand(ILI9341_DISPLAYON);
 8000ef8:	2029      	movs	r0, #41	; 0x29
 8000efa:	f000 faaf 	bl	800145c <_ZL15lcdWriteCommandh>
  HAL_Delay(100);
 8000efe:	2064      	movs	r0, #100	; 0x64
 8000f00:	f000 ff0c 	bl	8001d1c <HAL_Delay>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 8000f04:	202c      	movs	r0, #44	; 0x2c
 8000f06:	f000 faa9 	bl	800145c <_ZL15lcdWriteCommandh>
}
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	200001fc 	.word	0x200001fc
 8000f14:	200001fd 	.word	0x200001fd
 8000f18:	200001fe 	.word	0x200001fe
 8000f1c:	200001ff 	.word	0x200001ff

08000f20 <_Z10lcdFillRGBt>:
}

// Fill screen a color

void lcdFillRGB(uint16_t color)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	80fb      	strh	r3, [r7, #6]
  lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 8000f2a:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <_Z10lcdFillRGBt+0x5c>)
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <_Z10lcdFillRGBt+0x5c>)
 8000f34:	885b      	ldrh	r3, [r3, #2]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f000 f9fb 	bl	8001338 <_Z12lcdSetWindowtttt>
  int dimensions = lcdProperties.width * lcdProperties.height;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <_Z10lcdFillRGBt+0x5c>)
 8000f44:	881b      	ldrh	r3, [r3, #0]
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <_Z10lcdFillRGBt+0x5c>)
 8000f4a:	885b      	ldrh	r3, [r3, #2]
 8000f4c:	fb02 f303 	mul.w	r3, r2, r3
 8000f50:	60fb      	str	r3, [r7, #12]
  while(dimensions--)
 8000f52:	e003      	b.n	8000f5c <_Z10lcdFillRGBt+0x3c>
  {
    lcdWriteData(color);
 8000f54:	88fb      	ldrh	r3, [r7, #6]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fa90 	bl	800147c <_ZL12lcdWriteDatat>
  while(dimensions--)
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	1e5a      	subs	r2, r3, #1
 8000f60:	60fa      	str	r2, [r7, #12]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	bf14      	ite	ne
 8000f66:	2301      	movne	r3, #1
 8000f68:	2300      	moveq	r3, #0
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1f1      	bne.n	8000f54 <_Z10lcdFillRGBt+0x34>
  }
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000024 	.word	0x20000024

08000f80 <_Z11lcdDrawCharsshtt>:
 * \param size		Character Size
 *
 * \return void
 */
void lcdDrawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b089      	sub	sp, #36	; 0x24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4604      	mov	r4, r0
 8000f88:	4608      	mov	r0, r1
 8000f8a:	4611      	mov	r1, r2
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4623      	mov	r3, r4
 8000f90:	80fb      	strh	r3, [r7, #6]
 8000f92:	4603      	mov	r3, r0
 8000f94:	80bb      	strh	r3, [r7, #4]
 8000f96:	460b      	mov	r3, r1
 8000f98:	70fb      	strb	r3, [r7, #3]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	803b      	strh	r3, [r7, #0]
	if ((x >= lcdProperties.width) || 			// Clip right
 8000f9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fa2:	4a45      	ldr	r2, [pc, #276]	; (80010b8 <_Z11lcdDrawCharsshtt+0x138>)
 8000fa4:	8812      	ldrh	r2, [r2, #0]
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	f280 8082 	bge.w	80010b0 <_Z11lcdDrawCharsshtt+0x130>
			(y >= lcdProperties.height) || 		// Clip bottom
 8000fac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fb0:	4a41      	ldr	r2, [pc, #260]	; (80010b8 <_Z11lcdDrawCharsshtt+0x138>)
 8000fb2:	8852      	ldrh	r2, [r2, #2]
	if ((x >= lcdProperties.width) || 			// Clip right
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	da7b      	bge.n	80010b0 <_Z11lcdDrawCharsshtt+0x130>
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 8000fb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fbc:	4a3f      	ldr	r2, [pc, #252]	; (80010bc <_Z11lcdDrawCharsshtt+0x13c>)
 8000fbe:	6892      	ldr	r2, [r2, #8]
 8000fc0:	8892      	ldrh	r2, [r2, #4]
 8000fc2:	4413      	add	r3, r2
			(y >= lcdProperties.height) || 		// Clip bottom
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	db73      	blt.n	80010b0 <_Z11lcdDrawCharsshtt+0x130>
			((y + lcdFont.pFont->Height) < 0))  // Clip top
 8000fc8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fcc:	4a3b      	ldr	r2, [pc, #236]	; (80010bc <_Z11lcdDrawCharsshtt+0x13c>)
 8000fce:	6892      	ldr	r2, [r2, #8]
 8000fd0:	88d2      	ldrh	r2, [r2, #6]
 8000fd2:	4413      	add	r3, r2
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	db6b      	blt.n	80010b0 <_Z11lcdDrawCharsshtt+0x130>
		return;

	uint8_t byte_count = 1 + lcdFont.pFont->Width / 8;
 8000fd8:	4b38      	ldr	r3, [pc, #224]	; (80010bc <_Z11lcdDrawCharsshtt+0x13c>)
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	889b      	ldrh	r3, [r3, #4]
 8000fde:	08db      	lsrs	r3, r3, #3
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	76bb      	strb	r3, [r7, #26]
	uint8_t xP = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	77fb      	strb	r3, [r7, #31]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 8000fec:	2300      	movs	r3, #0
 8000fee:	77bb      	strb	r3, [r7, #30]
 8000ff0:	e057      	b.n	80010a2 <_Z11lcdDrawCharsshtt+0x122>
	{
		uint8_t line;
		for(uint8_t k = 0; k < byte_count; k++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	773b      	strb	r3, [r7, #28]
 8000ff6:	e04b      	b.n	8001090 <_Z11lcdDrawCharsshtt+0x110>
		{
			uint16_t lcd_data[8] = {bg};
 8000ff8:	f107 0308 	add.w	r3, r7, #8
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001008:	813b      	strh	r3, [r7, #8]
			line = lcdFont.pFont->table[((c - 0x20) * lcdFont.pFont->Height * byte_count) + (i * byte_count) + k];
 800100a:	4b2c      	ldr	r3, [pc, #176]	; (80010bc <_Z11lcdDrawCharsshtt+0x13c>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	78fa      	ldrb	r2, [r7, #3]
 8001012:	3a20      	subs	r2, #32
 8001014:	4929      	ldr	r1, [pc, #164]	; (80010bc <_Z11lcdDrawCharsshtt+0x13c>)
 8001016:	6889      	ldr	r1, [r1, #8]
 8001018:	88c9      	ldrh	r1, [r1, #6]
 800101a:	fb01 f202 	mul.w	r2, r1, r2
 800101e:	7eb9      	ldrb	r1, [r7, #26]
 8001020:	fb02 f101 	mul.w	r1, r2, r1
 8001024:	7fba      	ldrb	r2, [r7, #30]
 8001026:	7eb8      	ldrb	r0, [r7, #26]
 8001028:	fb00 f202 	mul.w	r2, r0, r2
 800102c:	4411      	add	r1, r2
 800102e:	7f3a      	ldrb	r2, [r7, #28]
 8001030:	440a      	add	r2, r1
 8001032:	4413      	add	r3, r2
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	777b      	strb	r3, [r7, #29]

			for(uint8_t j = 0; j < 8; j++)
 8001038:	2300      	movs	r3, #0
 800103a:	76fb      	strb	r3, [r7, #27]
 800103c:	e010      	b.n	8001060 <_Z11lcdDrawCharsshtt+0xe0>
			{
				if((line & 0x80) == 0x80)
 800103e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001042:	2b00      	cmp	r3, #0
 8001044:	da06      	bge.n	8001054 <_Z11lcdDrawCharsshtt+0xd4>
				{
					lcd_data[j] = color;
 8001046:	7efb      	ldrb	r3, [r7, #27]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	3320      	adds	r3, #32
 800104c:	443b      	add	r3, r7
 800104e:	883a      	ldrh	r2, [r7, #0]
 8001050:	f823 2c18 	strh.w	r2, [r3, #-24]
				}
				line <<= 1;
 8001054:	7f7b      	ldrb	r3, [r7, #29]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	777b      	strb	r3, [r7, #29]
			for(uint8_t j = 0; j < 8; j++)
 800105a:	7efb      	ldrb	r3, [r7, #27]
 800105c:	3301      	adds	r3, #1
 800105e:	76fb      	strb	r3, [r7, #27]
 8001060:	7efb      	ldrb	r3, [r7, #27]
 8001062:	2b07      	cmp	r3, #7
 8001064:	d9eb      	bls.n	800103e <_Z11lcdDrawCharsshtt+0xbe>
			}
			lcdDrawPixels(x + xP, y + i, lcd_data, 8);
 8001066:	7ffb      	ldrb	r3, [r7, #31]
 8001068:	b29a      	uxth	r2, r3
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	4413      	add	r3, r2
 800106e:	b298      	uxth	r0, r3
 8001070:	7fbb      	ldrb	r3, [r7, #30]
 8001072:	b29a      	uxth	r2, r3
 8001074:	88bb      	ldrh	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	b299      	uxth	r1, r3
 800107a:	f107 0208 	add.w	r2, r7, #8
 800107e:	2308      	movs	r3, #8
 8001080:	f000 f9b6 	bl	80013f0 <_ZL13lcdDrawPixelsttPtm>
			xP += 8;
 8001084:	7ffb      	ldrb	r3, [r7, #31]
 8001086:	3308      	adds	r3, #8
 8001088:	77fb      	strb	r3, [r7, #31]
		for(uint8_t k = 0; k < byte_count; k++)
 800108a:	7f3b      	ldrb	r3, [r7, #28]
 800108c:	3301      	adds	r3, #1
 800108e:	773b      	strb	r3, [r7, #28]
 8001090:	7f3a      	ldrb	r2, [r7, #28]
 8001092:	7ebb      	ldrb	r3, [r7, #26]
 8001094:	429a      	cmp	r2, r3
 8001096:	d3af      	bcc.n	8000ff8 <_Z11lcdDrawCharsshtt+0x78>
		}
		xP = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	77fb      	strb	r3, [r7, #31]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 800109c:	7fbb      	ldrb	r3, [r7, #30]
 800109e:	3301      	adds	r3, #1
 80010a0:	77bb      	strb	r3, [r7, #30]
 80010a2:	7fbb      	ldrb	r3, [r7, #30]
 80010a4:	4a05      	ldr	r2, [pc, #20]	; (80010bc <_Z11lcdDrawCharsshtt+0x13c>)
 80010a6:	6892      	ldr	r2, [r2, #8]
 80010a8:	88d2      	ldrh	r2, [r2, #6]
 80010aa:	4293      	cmp	r3, r2
 80010ac:	dba1      	blt.n	8000ff2 <_Z11lcdDrawCharsshtt+0x72>
 80010ae:	e000      	b.n	80010b2 <_Z11lcdDrawCharsshtt+0x132>
		return;
 80010b0:	bf00      	nop
	}
}
 80010b2:	3724      	adds	r7, #36	; 0x24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd90      	pop	{r4, r7, pc}
 80010b8:	20000024 	.word	0x20000024
 80010bc:	2000002c 	.word	0x2000002c

080010c0 <_Z9lcdPrintfPKcz>:
 * \param
 *
 * \return void
 */
void lcdPrintf(const char *fmt, ...)
{
 80010c0:	b40f      	push	{r0, r1, r2, r3}
 80010c2:	b590      	push	{r4, r7, lr}
 80010c4:	b085      	sub	sp, #20
 80010c6:	af02      	add	r7, sp, #8
	static char buf[256];

	char *p;
	va_list lst;

	va_start(lst, fmt);
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	603b      	str	r3, [r7, #0]
	vsprintf(buf, fmt, lst);
 80010ce:	683a      	ldr	r2, [r7, #0]
 80010d0:	69b9      	ldr	r1, [r7, #24]
 80010d2:	483e      	ldr	r0, [pc, #248]	; (80011cc <_Z9lcdPrintfPKcz+0x10c>)
 80010d4:	f008 fcb2 	bl	8009a3c <vsiprintf>
	va_end(lst);

	p = buf;
 80010d8:	4b3c      	ldr	r3, [pc, #240]	; (80011cc <_Z9lcdPrintfPKcz+0x10c>)
 80010da:	607b      	str	r3, [r7, #4]
	while (*p)
 80010dc:	e069      	b.n	80011b2 <_Z9lcdPrintfPKcz+0xf2>
	{
		if (*p == '\n')
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b0a      	cmp	r3, #10
 80010e4:	d10e      	bne.n	8001104 <_Z9lcdPrintfPKcz+0x44>
		{
			cursorXY.y += lcdFont.pFont->Height + 1;
 80010e6:	4b3a      	ldr	r3, [pc, #232]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 80010e8:	885a      	ldrh	r2, [r3, #2]
 80010ea:	4b3a      	ldr	r3, [pc, #232]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	88db      	ldrh	r3, [r3, #6]
 80010f0:	4413      	add	r3, r2
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	3301      	adds	r3, #1
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	4b35      	ldr	r3, [pc, #212]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 80010fa:	805a      	strh	r2, [r3, #2]
			cursorXY.x = 0;
 80010fc:	4b34      	ldr	r3, [pc, #208]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 80010fe:	2200      	movs	r2, #0
 8001100:	801a      	strh	r2, [r3, #0]
 8001102:	e04a      	b.n	800119a <_Z9lcdPrintfPKcz+0xda>
		}
		else if (*p == '\r')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b0d      	cmp	r3, #13
 800110a:	d046      	beq.n	800119a <_Z9lcdPrintfPKcz+0xda>
		{
			// skip em
		}
		else if (*p == '\t')
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b09      	cmp	r3, #9
 8001112:	d10b      	bne.n	800112c <_Z9lcdPrintfPKcz+0x6c>
		{
			cursorXY.x += lcdFont.pFont->Width * 4;
 8001114:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001116:	881a      	ldrh	r2, [r3, #0]
 8001118:	4b2e      	ldr	r3, [pc, #184]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	889b      	ldrh	r3, [r3, #4]
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	b29b      	uxth	r3, r3
 8001122:	4413      	add	r3, r2
 8001124:	b29a      	uxth	r2, r3
 8001126:	4b2a      	ldr	r3, [pc, #168]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001128:	801a      	strh	r2, [r3, #0]
 800112a:	e036      	b.n	800119a <_Z9lcdPrintfPKcz+0xda>
		}
		else
		{
			lcdDrawChar(cursorXY.x, cursorXY.y, *p, lcdFont.TextColor, lcdFont.BackColor);
 800112c:	4b28      	ldr	r3, [pc, #160]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	b218      	sxth	r0, r3
 8001132:	4b27      	ldr	r3, [pc, #156]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001134:	885b      	ldrh	r3, [r3, #2]
 8001136:	b219      	sxth	r1, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	781a      	ldrb	r2, [r3, #0]
 800113c:	4b25      	ldr	r3, [pc, #148]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	b29c      	uxth	r4, r3
 8001142:	4b24      	ldr	r3, [pc, #144]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	b29b      	uxth	r3, r3
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	4623      	mov	r3, r4
 800114c:	f7ff ff18 	bl	8000f80 <_Z11lcdDrawCharsshtt>
			cursorXY.x += lcdFont.pFont->Width;
 8001150:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001152:	881a      	ldrh	r2, [r3, #0]
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	889b      	ldrh	r3, [r3, #4]
 800115a:	4413      	add	r3, r2
 800115c:	b29a      	uxth	r2, r3
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001160:	801a      	strh	r2, [r3, #0]
			if (lcdFont.TextWrap && (cursorXY.x > (lcdProperties.width - lcdFont.pFont->Width)))
 8001162:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 8001164:	7b1b      	ldrb	r3, [r3, #12]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d017      	beq.n	800119a <_Z9lcdPrintfPKcz+0xda>
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 800116c:	881b      	ldrh	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	4b19      	ldr	r3, [pc, #100]	; (80011d8 <_Z9lcdPrintfPKcz+0x118>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	4619      	mov	r1, r3
 8001176:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	889b      	ldrh	r3, [r3, #4]
 800117c:	1acb      	subs	r3, r1, r3
 800117e:	429a      	cmp	r2, r3
 8001180:	dd0b      	ble.n	800119a <_Z9lcdPrintfPKcz+0xda>
			{
				cursorXY.y += lcdFont.pFont->Height;
 8001182:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001184:	885a      	ldrh	r2, [r3, #2]
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <_Z9lcdPrintfPKcz+0x114>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	88db      	ldrh	r3, [r3, #6]
 800118c:	4413      	add	r3, r2
 800118e:	b29a      	uxth	r2, r3
 8001190:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001192:	805a      	strh	r2, [r3, #2]
				cursorXY.x = 0;
 8001194:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 8001196:	2200      	movs	r2, #0
 8001198:	801a      	strh	r2, [r3, #0]
			}
		}
		p++;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	3301      	adds	r3, #1
 800119e:	607b      	str	r3, [r7, #4]

		if (cursorXY.y >= lcdProperties.height)
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 80011a2:	885a      	ldrh	r2, [r3, #2]
 80011a4:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <_Z9lcdPrintfPKcz+0x118>)
 80011a6:	885b      	ldrh	r3, [r3, #2]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d302      	bcc.n	80011b2 <_Z9lcdPrintfPKcz+0xf2>
		{
			cursorXY.y = 0;
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <_Z9lcdPrintfPKcz+0x110>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	805a      	strh	r2, [r3, #2]
	while (*p)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d191      	bne.n	80010de <_Z9lcdPrintfPKcz+0x1e>
		}
	}

}
 80011ba:	bf00      	nop
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80011c6:	b004      	add	sp, #16
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000200 	.word	0x20000200
 80011d0:	200001f8 	.word	0x200001f8
 80011d4:	2000002c 	.word	0x2000002c
 80011d8:	20000024 	.word	0x20000024

080011dc <_Z14lcdSetTextFontP6_tFont>:
 * \param font pointer font
 *
 * \return void
 */
void lcdSetTextFont(sFONT* font)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	lcdFont.pFont = font;
 80011e4:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <_Z14lcdSetTextFontP6_tFont+0x1c>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6093      	str	r3, [r2, #8]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	2000002c 	.word	0x2000002c

080011fc <_Z15lcdSetTextColortt>:
 * \param b		Background color
 *
 * \return void
 */
void lcdSetTextColor(uint16_t c, uint16_t b)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	460a      	mov	r2, r1
 8001206:	80fb      	strh	r3, [r7, #6]
 8001208:	4613      	mov	r3, r2
 800120a:	80bb      	strh	r3, [r7, #4]
	lcdFont.TextColor = c;
 800120c:	88fb      	ldrh	r3, [r7, #6]
 800120e:	4a05      	ldr	r2, [pc, #20]	; (8001224 <_Z15lcdSetTextColortt+0x28>)
 8001210:	6013      	str	r3, [r2, #0]
	lcdFont.BackColor = b;
 8001212:	88bb      	ldrh	r3, [r7, #4]
 8001214:	4a03      	ldr	r2, [pc, #12]	; (8001224 <_Z15lcdSetTextColortt+0x28>)
 8001216:	6053      	str	r3, [r2, #4]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	2000002c 	.word	0x2000002c

08001228 <_Z17lcdSetOrientation21lcdOrientationTypeDef>:
{
	lcdFont.TextWrap = w;
}

void lcdSetOrientation(lcdOrientationTypeDef value)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
	lcdProperties.orientation = value;
 8001232:	4a2f      	ldr	r2, [pc, #188]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	7113      	strb	r3, [r2, #4]
	lcdWriteCommand(ILI9341_MEMCONTROL);
 8001238:	2036      	movs	r0, #54	; 0x36
 800123a:	f000 f90f 	bl	800145c <_ZL15lcdWriteCommandh>

	switch (lcdProperties.orientation)
 800123e:	4b2c      	ldr	r3, [pc, #176]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8001240:	791b      	ldrb	r3, [r3, #4]
 8001242:	2b03      	cmp	r3, #3
 8001244:	d842      	bhi.n	80012cc <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa4>
 8001246:	a201      	add	r2, pc, #4	; (adr r2, 800124c <_Z17lcdSetOrientation21lcdOrientationTypeDef+0x24>)
 8001248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124c:	0800125d 	.word	0x0800125d
 8001250:	08001295 	.word	0x08001295
 8001254:	08001279 	.word	0x08001279
 8001258:	080012b1 	.word	0x080012b1
	{
		case LCD_ORIENTATION_PORTRAIT:
			lcdWriteData(lcdPortraitConfig);
 800125c:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xcc>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b29b      	uxth	r3, r3
 8001262:	4618      	mov	r0, r3
 8001264:	f000 f90a 	bl	800147c <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8001268:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 800126a:	22f0      	movs	r2, #240	; 0xf0
 800126c:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 800126e:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8001270:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001274:	805a      	strh	r2, [r3, #2]
			break;
 8001276:	e02a      	b.n	80012ce <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		case LCD_ORIENTATION_PORTRAIT_MIRROR:
			lcdWriteData(lcdPortraitMirrorConfig);
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xd0>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b29b      	uxth	r3, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f8fc 	bl	800147c <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8001286:	22f0      	movs	r2, #240	; 0xf0
 8001288:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 800128c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001290:	805a      	strh	r2, [r3, #2]
			break;
 8001292:	e01c      	b.n	80012ce <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		case LCD_ORIENTATION_LANDSCAPE:
			lcdWriteData(lcdLandscapeConfig);
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xd4>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b29b      	uxth	r3, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f8ee 	bl	800147c <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 80012a0:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 80012a2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012a6:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 80012aa:	22f0      	movs	r2, #240	; 0xf0
 80012ac:	805a      	strh	r2, [r3, #2]
			break;
 80012ae:	e00e      	b.n	80012ce <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		case LCD_ORIENTATION_LANDSCAPE_MIRROR:
			lcdWriteData(lcdLandscapeMirrorConfig);
 80012b0:	4b13      	ldr	r3, [pc, #76]	; (8001300 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xd8>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 f8e0 	bl	800147c <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 80012be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012c2:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 80012c6:	22f0      	movs	r2, #240	; 0xf0
 80012c8:	805a      	strh	r2, [r3, #2]
			break;
 80012ca:	e000      	b.n	80012ce <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		default:
			break;
 80012cc:	bf00      	nop
	}

	//lcdWriteCommand(ILI9341_MEMORYWRITE);
	lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 80012d8:	885b      	ldrh	r3, [r3, #2]
 80012da:	3b01      	subs	r3, #1
 80012dc:	b29b      	uxth	r3, r3
 80012de:	2100      	movs	r1, #0
 80012e0:	2000      	movs	r0, #0
 80012e2:	f000 f829 	bl	8001338 <_Z12lcdSetWindowtttt>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000024 	.word	0x20000024
 80012f4:	200001fc 	.word	0x200001fc
 80012f8:	200001fe 	.word	0x200001fe
 80012fc:	200001fd 	.word	0x200001fd
 8001300:	200001ff 	.word	0x200001ff

08001304 <_Z12lcdSetCursortt>:

void lcdSetCursor(unsigned short x, unsigned short y)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	460a      	mov	r2, r1
 800130e:	80fb      	strh	r3, [r7, #6]
 8001310:	4613      	mov	r3, r2
 8001312:	80bb      	strh	r3, [r7, #4]
	cursorXY.x = x;
 8001314:	4a07      	ldr	r2, [pc, #28]	; (8001334 <_Z12lcdSetCursortt+0x30>)
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	8013      	strh	r3, [r2, #0]
	cursorXY.y = y;
 800131a:	4a06      	ldr	r2, [pc, #24]	; (8001334 <_Z12lcdSetCursortt+0x30>)
 800131c:	88bb      	ldrh	r3, [r7, #4]
 800131e:	8053      	strh	r3, [r2, #2]
	lcdSetWindow(x, y, x, y);
 8001320:	88bb      	ldrh	r3, [r7, #4]
 8001322:	88fa      	ldrh	r2, [r7, #6]
 8001324:	88b9      	ldrh	r1, [r7, #4]
 8001326:	88f8      	ldrh	r0, [r7, #6]
 8001328:	f000 f806 	bl	8001338 <_Z12lcdSetWindowtttt>
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	200001f8 	.word	0x200001f8

08001338 <_Z12lcdSetWindowtttt>:
 * \param y1         Rigth bottom window y-coordinate
 *
 * \return void
 */
void lcdSetWindow(unsigned short x0, unsigned short y0, unsigned short x1, unsigned short y1)
{
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4604      	mov	r4, r0
 8001340:	4608      	mov	r0, r1
 8001342:	4611      	mov	r1, r2
 8001344:	461a      	mov	r2, r3
 8001346:	4623      	mov	r3, r4
 8001348:	80fb      	strh	r3, [r7, #6]
 800134a:	4603      	mov	r3, r0
 800134c:	80bb      	strh	r3, [r7, #4]
 800134e:	460b      	mov	r3, r1
 8001350:	807b      	strh	r3, [r7, #2]
 8001352:	4613      	mov	r3, r2
 8001354:	803b      	strh	r3, [r7, #0]
  lcdWriteCommand(ILI9341_COLADDRSET);
 8001356:	202a      	movs	r0, #42	; 0x2a
 8001358:	f000 f880 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(x0 >> 8) ;
 800135c:	88fb      	ldrh	r3, [r7, #6]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b29b      	uxth	r3, r3
 8001362:	4618      	mov	r0, r3
 8001364:	f000 f88a 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(x0 );
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f886 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(x1 >> 8);
 8001370:	887b      	ldrh	r3, [r7, #2]
 8001372:	0a1b      	lsrs	r3, r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	4618      	mov	r0, r3
 8001378:	f000 f880 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(x1);
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f87c 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8001384:	202b      	movs	r0, #43	; 0x2b
 8001386:	f000 f869 	bl	800145c <_ZL15lcdWriteCommandh>
  lcdWriteData(y0 >> 8);
 800138a:	88bb      	ldrh	r3, [r7, #4]
 800138c:	0a1b      	lsrs	r3, r3, #8
 800138e:	b29b      	uxth	r3, r3
 8001390:	4618      	mov	r0, r3
 8001392:	f000 f873 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(y0);
 8001396:	88bb      	ldrh	r3, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f86f 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(y1 >> 8);
 800139e:	883b      	ldrh	r3, [r7, #0]
 80013a0:	0a1b      	lsrs	r3, r3, #8
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 f869 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteData(y1);
 80013aa:	883b      	ldrh	r3, [r7, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 f865 	bl	800147c <_ZL12lcdWriteDatat>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 80013b2:	202c      	movs	r0, #44	; 0x2c
 80013b4:	f000 f852 	bl	800145c <_ZL15lcdWriteCommandh>
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd90      	pop	{r4, r7, pc}

080013c0 <_Z12lcdGetHeightv>:
{
  return lcdProperties.width;
}

uint16_t lcdGetHeight(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return lcdProperties.height;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <_Z12lcdGetHeightv+0x14>)
 80013c6:	885b      	ldrh	r3, [r3, #2]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000024 	.word	0x20000024

080013d8 <_Z14lcdGetTextFontv>:
{
  return lcdProperties.orientation;
}

sFONT* lcdGetTextFont(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
	return lcdFont.pFont;
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <_Z14lcdGetTextFontv+0x14>)
 80013de:	689b      	ldr	r3, [r3, #8]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	2000002c 	.word	0x2000002c

080013f0 <_ZL13lcdDrawPixelsttPtm>:
}

/*---------Static functions--------------------------*/

static void lcdDrawPixels(uint16_t x, uint16_t y, uint16_t *data, uint32_t dataLength)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60ba      	str	r2, [r7, #8]
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	4603      	mov	r3, r0
 80013fc:	81fb      	strh	r3, [r7, #14]
 80013fe:	460b      	mov	r3, r1
 8001400:	81bb      	strh	r3, [r7, #12]
  uint32_t i = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]

  lcdSetWindow(x, y, lcdProperties.width - 1, lcdProperties.height - 1);
 8001406:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <_ZL13lcdDrawPixelsttPtm+0x54>)
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	3b01      	subs	r3, #1
 800140c:	b29a      	uxth	r2, r3
 800140e:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <_ZL13lcdDrawPixelsttPtm+0x54>)
 8001410:	885b      	ldrh	r3, [r3, #2]
 8001412:	3b01      	subs	r3, #1
 8001414:	b29b      	uxth	r3, r3
 8001416:	89b9      	ldrh	r1, [r7, #12]
 8001418:	89f8      	ldrh	r0, [r7, #14]
 800141a:	f7ff ff8d 	bl	8001338 <_Z12lcdSetWindowtttt>

  do
  {
    lcdWriteData(data[i++]);
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	1c5a      	adds	r2, r3, #1
 8001422:	617a      	str	r2, [r7, #20]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	4413      	add	r3, r2
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f000 f825 	bl	800147c <_ZL12lcdWriteDatat>
  }
  while (i < dataLength);
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	429a      	cmp	r2, r3
 8001438:	d3f1      	bcc.n	800141e <_ZL13lcdDrawPixelsttPtm+0x2e>

}
 800143a:	bf00      	nop
 800143c:	bf00      	nop
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000024 	.word	0x20000024

08001448 <_ZL8lcdResetv>:

static void lcdReset(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	lcdWriteCommand(ILI9341_SOFTRESET);
 800144c:	2001      	movs	r0, #1
 800144e:	f000 f805 	bl	800145c <_ZL15lcdWriteCommandh>
	HAL_Delay(5);
 8001452:	2005      	movs	r0, #5
 8001454:	f000 fc62 	bl	8001d1c <HAL_Delay>
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}

0800145c <_ZL15lcdWriteCommandh>:

// Write an 8 bit command to the IC driver
static void lcdWriteCommand(unsigned char command)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
	LCD_CmdWrite(command);
 8001466:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800146a:	79fa      	ldrb	r2, [r7, #7]
 800146c:	b292      	uxth	r2, r2
 800146e:	801a      	strh	r2, [r3, #0]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <_ZL12lcdWriteDatat>:

// Write an 16 bit data word to the IC driver
static void lcdWriteData(unsigned short data)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	80fb      	strh	r3, [r7, #6]
	LCD_DataWrite(data);
 8001486:	4a04      	ldr	r2, [pc, #16]	; (8001498 <_ZL12lcdWriteDatat+0x1c>)
 8001488:	88fb      	ldrh	r3, [r7, #6]
 800148a:	8013      	strh	r3, [r2, #0]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	60080000 	.word	0x60080000

0800149c <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>:
                        bool columnAddressOrder,
                        bool rowColumnExchange,
                        bool verticalRefreshOrder,
                        bool colorOrder,
                        bool horizontalRefreshOrder)
{
 800149c:	b490      	push	{r4, r7}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4604      	mov	r4, r0
 80014a4:	4608      	mov	r0, r1
 80014a6:	4611      	mov	r1, r2
 80014a8:	461a      	mov	r2, r3
 80014aa:	4623      	mov	r3, r4
 80014ac:	71fb      	strb	r3, [r7, #7]
 80014ae:	4603      	mov	r3, r0
 80014b0:	71bb      	strb	r3, [r7, #6]
 80014b2:	460b      	mov	r3, r1
 80014b4:	717b      	strb	r3, [r7, #5]
 80014b6:	4613      	mov	r3, r2
 80014b8:	713b      	strb	r3, [r7, #4]
  unsigned char value 				= 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	73fb      	strb	r3, [r7, #15]
  if(horizontalRefreshOrder) 	value 	|= ILI9341_MADCTL_MH;
 80014be:	7f3b      	ldrb	r3, [r7, #28]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x30>
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	f043 0304 	orr.w	r3, r3, #4
 80014ca:	73fb      	strb	r3, [r7, #15]
  if(colorOrder) 		value 	|= ILI9341_MADCTL_BGR;
 80014cc:	7e3b      	ldrb	r3, [r7, #24]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x3e>
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	f043 0308 	orr.w	r3, r3, #8
 80014d8:	73fb      	strb	r3, [r7, #15]
  if(verticalRefreshOrder) 	value 	|= ILI9341_MADCTL_ML;
 80014da:	793b      	ldrb	r3, [r7, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d003      	beq.n	80014e8 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x4c>
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	f043 0310 	orr.w	r3, r3, #16
 80014e6:	73fb      	strb	r3, [r7, #15]
  if(rowColumnExchange) 	value 	|= ILI9341_MADCTL_MV;
 80014e8:	797b      	ldrb	r3, [r7, #5]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x5a>
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	f043 0320 	orr.w	r3, r3, #32
 80014f4:	73fb      	strb	r3, [r7, #15]
  if(columnAddressOrder) 	value 	|= ILI9341_MADCTL_MX;
 80014f6:	79bb      	ldrb	r3, [r7, #6]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x68>
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001502:	73fb      	strb	r3, [r7, #15]
  if(rowAddressOrder) 		value 	|= ILI9341_MADCTL_MY;
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x76>
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001510:	73fb      	strb	r3, [r7, #15]
  return value;
 8001512:	7bfb      	ldrb	r3, [r7, #15]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bc90      	pop	{r4, r7}
 800151c:	4770      	bx	lr
	...

08001520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001520:	b590      	push	{r4, r7, lr}
 8001522:	b089      	sub	sp, #36	; 0x24
 8001524:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001526:	f000 fb87 	bl	8001c38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800152a:	f000 f8a3 	bl	8001674 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800152e:	f7ff faa7 	bl	8000a80 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001532:	f7ff f9df 	bl	80008f4 <MX_FSMC_Init>
  MX_RTC_Init();
 8001536:	f000 f94d 	bl	80017d4 <MX_RTC_Init>
  MX_SPI1_Init();
 800153a:	f000 f99b 	bl	8001874 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800153e:	f000 fad7 	bl	8001af0 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8001542:	f007 fd71 	bl	8009028 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
//  time.Hours = 22;
//  time.Minutes = 59;
//  time.Seconds = 00;
//  HAL_RTC_SetTime(&rtc, &time , RTC_HOURFORMAT_24);
  LCD_BL_ON();
 8001546:	2201      	movs	r2, #1
 8001548:	2102      	movs	r1, #2
 800154a:	4844      	ldr	r0, [pc, #272]	; (800165c <main+0x13c>)
 800154c:	f000 ff62 	bl	8002414 <HAL_GPIO_WritePin>
   lcdInit();
 8001550:	f7ff fb72 	bl	8000c38 <_Z7lcdInitv>
   int i = 1;
 8001554:	2301      	movs	r3, #1
 8001556:	613b      	str	r3, [r7, #16]
   lcdSetOrientation((lcdOrientationTypeDef)i);
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe63 	bl	8001228 <_Z17lcdSetOrientation21lcdOrientationTypeDef>
   // TpadInit();
   HAL_Delay(100);
 8001562:	2064      	movs	r0, #100	; 0x64
 8001564:	f000 fbda 	bl	8001d1c <HAL_Delay>
  // HAL_RTC_GetTime(&hrtc, &time, RTC_HOURFORMAT_24);
   lcdFillRGB(COLOR_BLACK);
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff fcd9 	bl	8000f20 <_Z10lcdFillRGBt>
   lcdSetTextFont(&Font24);
 800156e:	483c      	ldr	r0, [pc, #240]	; (8001660 <main+0x140>)
 8001570:	f7ff fe34 	bl	80011dc <_Z14lcdSetTextFontP6_tFont>
       lcdSetCursor(10,20);
 8001574:	2114      	movs	r1, #20
 8001576:	200a      	movs	r0, #10
 8001578:	f7ff fec4 	bl	8001304 <_Z12lcdSetCursortt>
       lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 800157c:	2100      	movs	r1, #0
 800157e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001582:	f7ff fe3b 	bl	80011fc <_Z15lcdSetTextColortt>
       lcdPrintf("CALIBRATION!");
 8001586:	4837      	ldr	r0, [pc, #220]	; (8001664 <main+0x144>)
 8001588:	f7ff fd9a 	bl	80010c0 <_Z9lcdPrintfPKcz>
       while(! TP_Touchpad_Pressed());
 800158c:	bf00      	nop
 800158e:	f7ff f915 	bl	80007bc <_Z19TP_Touchpad_Pressedv>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	bf0c      	ite	eq
 8001598:	2301      	moveq	r3, #1
 800159a:	2300      	movne	r3, #0
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f5      	bne.n	800158e <main+0x6e>
       TP_calibration();
 80015a2:	f7ff f921 	bl	80007e8 <_Z14TP_calibrationv>
   lcdFillRGB(COLOR_BLACK);
 80015a6:	2000      	movs	r0, #0
 80015a8:	f7ff fcba 	bl	8000f20 <_Z10lcdFillRGBt>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
bool refil = false;
 80015ac:	2300      	movs	r3, #0
 80015ae:	75fb      	strb	r3, [r7, #23]
  {

//      	if(TpadGetCoordinates(penX, penY)){
//      	}

      if(TP_Touchpad_Pressed() == 1){
 80015b0:	f7ff f904 	bl	80007bc <_Z19TP_Touchpad_Pressedv>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	bf0c      	ite	eq
 80015ba:	2301      	moveq	r3, #1
 80015bc:	2300      	movne	r3, #0
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d022      	beq.n	800160a <main+0xea>
	  uint16_t Coord[4] ={0};
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
	  refil = true;
 80015cc:	2301      	movs	r3, #1
 80015ce:	75fb      	strb	r3, [r7, #23]
	  TP_Read_Coordinates(Coord);
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff f832 	bl	800063c <_Z19TP_Read_CoordinatesPt>
      		lcdSetTextFont(&Font16);
 80015d8:	4823      	ldr	r0, [pc, #140]	; (8001668 <main+0x148>)
 80015da:	f7ff fdff 	bl	80011dc <_Z14lcdSetTextFontP6_tFont>
      	      	lcdSetCursor(1 , 1);
 80015de:	2101      	movs	r1, #1
 80015e0:	2001      	movs	r0, #1
 80015e2:	f7ff fe8f 	bl	8001304 <_Z12lcdSetCursortt>
      	      	lcdSetTextColor(COLOR_GREENYELLOW, COLOR_BLACK);
 80015e6:	2100      	movs	r1, #0
 80015e8:	f64a 70e5 	movw	r0, #45029	; 0xafe5
 80015ec:	f7ff fe06 	bl	80011fc <_Z15lcdSetTextColortt>
      	      	lcdPrintf("PEN: X %5i Y %5i\n \t X %5i Y %5i", Coord[0], Coord[1], Coord[2], Coord[3]);
 80015f0:	88bb      	ldrh	r3, [r7, #4]
 80015f2:	4619      	mov	r1, r3
 80015f4:	88fb      	ldrh	r3, [r7, #6]
 80015f6:	461a      	mov	r2, r3
 80015f8:	893b      	ldrh	r3, [r7, #8]
 80015fa:	4618      	mov	r0, r3
 80015fc:	897b      	ldrh	r3, [r7, #10]
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	4603      	mov	r3, r0
 8001602:	481a      	ldr	r0, [pc, #104]	; (800166c <main+0x14c>)
 8001604:	f7ff fd5c 	bl	80010c0 <_Z9lcdPrintfPKcz>
 8001608:	e007      	b.n	800161a <main+0xfa>

      } else {
	  if (refil){
 800160a:	7dfb      	ldrb	r3, [r7, #23]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d004      	beq.n	800161a <main+0xfa>
	  refil = false;
 8001610:	2300      	movs	r3, #0
 8001612:	75fb      	strb	r3, [r7, #23]
	  lcdFillRGB(COLOR_BLACK);
 8001614:	2000      	movs	r0, #0
 8001616:	f7ff fc83 	bl	8000f20 <_Z10lcdFillRGBt>
	  }
      }
    unsigned long t = testText();
 800161a:	f000 f8a1 	bl	8001760 <_Z8testTextv>
 800161e:	60f8      	str	r0, [r7, #12]
    lcdSetTextFont(&Font16);
 8001620:	4811      	ldr	r0, [pc, #68]	; (8001668 <main+0x148>)
 8001622:	f7ff fddb 	bl	80011dc <_Z14lcdSetTextFontP6_tFont>
    lcdSetCursor(0, lcdGetHeight() - lcdGetTextFont()->Height - 1);
 8001626:	f7ff fecb 	bl	80013c0 <_Z12lcdGetHeightv>
 800162a:	4603      	mov	r3, r0
 800162c:	461c      	mov	r4, r3
 800162e:	f7ff fed3 	bl	80013d8 <_Z14lcdGetTextFontv>
 8001632:	4603      	mov	r3, r0
 8001634:	88db      	ldrh	r3, [r3, #6]
 8001636:	1ae3      	subs	r3, r4, r3
 8001638:	b29b      	uxth	r3, r3
 800163a:	3b01      	subs	r3, #1
 800163c:	b29b      	uxth	r3, r3
 800163e:	4619      	mov	r1, r3
 8001640:	2000      	movs	r0, #0
 8001642:	f7ff fe5f 	bl	8001304 <_Z12lcdSetCursortt>
    lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 8001646:	2100      	movs	r1, #0
 8001648:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800164c:	f7ff fdd6 	bl	80011fc <_Z15lcdSetTextColortt>
    lcdPrintf("Time: %4lu ms", t);
 8001650:	68f9      	ldr	r1, [r7, #12]
 8001652:	4807      	ldr	r0, [pc, #28]	; (8001670 <main+0x150>)
 8001654:	f7ff fd34 	bl	80010c0 <_Z9lcdPrintfPKcz>
      		// HAL_Delay(_delay);

//      demoLCD(i);
//    	  i++;
      }
 8001658:	e7aa      	b.n	80015b0 <main+0x90>
 800165a:	bf00      	nop
 800165c:	40020400 	.word	0x40020400
 8001660:	2000001c 	.word	0x2000001c
 8001664:	0800a370 	.word	0x0800a370
 8001668:	20000014 	.word	0x20000014
 800166c:	0800a380 	.word	0x0800a380
 8001670:	0800a3a0 	.word	0x0800a3a0

08001674 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b094      	sub	sp, #80	; 0x50
 8001678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167a:	f107 0320 	add.w	r3, r7, #32
 800167e:	2230      	movs	r2, #48	; 0x30
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f008 f9e4 	bl	8009a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	4b2e      	ldr	r3, [pc, #184]	; (8001758 <_Z18SystemClock_Configv+0xe4>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	4a2d      	ldr	r2, [pc, #180]	; (8001758 <_Z18SystemClock_Configv+0xe4>)
 80016a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a6:	6413      	str	r3, [r2, #64]	; 0x40
 80016a8:	4b2b      	ldr	r3, [pc, #172]	; (8001758 <_Z18SystemClock_Configv+0xe4>)
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016b4:	2300      	movs	r3, #0
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	4b28      	ldr	r3, [pc, #160]	; (800175c <_Z18SystemClock_Configv+0xe8>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a27      	ldr	r2, [pc, #156]	; (800175c <_Z18SystemClock_Configv+0xe8>)
 80016be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	4b25      	ldr	r3, [pc, #148]	; (800175c <_Z18SystemClock_Configv+0xe8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80016d0:	2305      	movs	r3, #5
 80016d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80016da:	2301      	movs	r3, #1
 80016dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016de:	2302      	movs	r3, #2
 80016e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016e8:	2304      	movs	r3, #4
 80016ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016ec:	23a8      	movs	r3, #168	; 0xa8
 80016ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016f0:	2302      	movs	r3, #2
 80016f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016f4:	2307      	movs	r3, #7
 80016f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f8:	f107 0320 	add.w	r3, r7, #32
 80016fc:	4618      	mov	r0, r3
 80016fe:	f002 f8f3 	bl	80038e8 <HAL_RCC_OscConfig>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	bf14      	ite	ne
 8001708:	2301      	movne	r3, #1
 800170a:	2300      	moveq	r3, #0
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8001712:	f000 f859 	bl	80017c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001716:	230f      	movs	r3, #15
 8001718:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171a:	2302      	movs	r3, #2
 800171c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001722:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001728:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800172c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	2105      	movs	r1, #5
 8001734:	4618      	mov	r0, r3
 8001736:	f002 fb4f 	bl	8003dd8 <HAL_RCC_ClockConfig>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	bf14      	ite	ne
 8001740:	2301      	movne	r3, #1
 8001742:	2300      	moveq	r3, #0
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 800174a:	f000 f83d 	bl	80017c8 <Error_Handler>
  }
}
 800174e:	bf00      	nop
 8001750:	3750      	adds	r7, #80	; 0x50
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40007000 	.word	0x40007000

08001760 <_Z8testTextv>:
	lcdFillRGB(COLOR_BLACK);
	return t += HAL_GetTick() - start;
}

unsigned long testText()
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
	unsigned long start = HAL_GetTick();
 8001766:	f000 facd 	bl	8001d04 <HAL_GetTick>
 800176a:	6078      	str	r0, [r7, #4]
	//lcdFillRGB(COLOR_BLACK);
	HAL_RTC_GetTime(&hrtc, &time, RTC_HOURFORMAT_24);
 800176c:	2200      	movs	r2, #0
 800176e:	4912      	ldr	r1, [pc, #72]	; (80017b8 <_Z8testTextv+0x58>)
 8001770:	4812      	ldr	r0, [pc, #72]	; (80017bc <_Z8testTextv+0x5c>)
 8001772:	f002 feb6 	bl	80044e2 <HAL_RTC_GetTime>
	lcdSetCursor(50, 60);
 8001776:	213c      	movs	r1, #60	; 0x3c
 8001778:	2032      	movs	r0, #50	; 0x32
 800177a:	f7ff fdc3 	bl	8001304 <_Z12lcdSetCursortt>
//	lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
//	lcdSetTextFont(&Font16);
//	lcdPrintf("Hello World!\r\n\n\n");
	lcdSetTextColor(COLOR_YELLOW, COLOR_BLACK);
 800177e:	2100      	movs	r1, #0
 8001780:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001784:	f7ff fd3a 	bl	80011fc <_Z15lcdSetTextColortt>
	lcdSetTextFont(&Font24);
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <_Z8testTextv+0x60>)
 800178a:	f7ff fd27 	bl	80011dc <_Z14lcdSetTextFontP6_tFont>
	lcdPrintf("%02i : %02i : %02i ", time.Hours, time.Minutes, time.Seconds);
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <_Z8testTextv+0x58>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	4619      	mov	r1, r3
 8001794:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <_Z8testTextv+0x58>)
 8001796:	785b      	ldrb	r3, [r3, #1]
 8001798:	461a      	mov	r2, r3
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <_Z8testTextv+0x58>)
 800179c:	789b      	ldrb	r3, [r3, #2]
 800179e:	4809      	ldr	r0, [pc, #36]	; (80017c4 <_Z8testTextv+0x64>)
 80017a0:	f7ff fc8e 	bl	80010c0 <_Z9lcdPrintfPKcz>
//	lcdPrintf("O, HO, HO! \r\n");
//	lcdPrintf("Furry cat coming\r\n");
//	lcdPrintf("Miauuuu!\r\n");
//	lcdPrintf("MUUUURRRRR,\r\n");
//	lcdPrintf("murrr\r\n");
	return HAL_GetTick() - start;
 80017a4:	f000 faae 	bl	8001d04 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	1ad3      	subs	r3, r2, r3
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000300 	.word	0x20000300
 80017bc:	20000314 	.word	0x20000314
 80017c0:	2000001c 	.word	0x2000001c
 80017c4:	0800a3cc 	.word	0x0800a3cc

080017c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017cc:	b672      	cpsid	i
}
 80017ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <Error_Handler+0x8>
	...

080017d4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <MX_RTC_Init+0x44>)
 80017da:	4a10      	ldr	r2, [pc, #64]	; (800181c <MX_RTC_Init+0x48>)
 80017dc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <MX_RTC_Init+0x44>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_RTC_Init+0x44>)
 80017e6:	227f      	movs	r2, #127	; 0x7f
 80017e8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <MX_RTC_Init+0x44>)
 80017ec:	22ff      	movs	r2, #255	; 0xff
 80017ee:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_RTC_Init+0x44>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80017f6:	4b08      	ldr	r3, [pc, #32]	; (8001818 <MX_RTC_Init+0x44>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <MX_RTC_Init+0x44>)
 80017fe:	2200      	movs	r2, #0
 8001800:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	; (8001818 <MX_RTC_Init+0x44>)
 8001804:	f002 fdea 	bl	80043dc <HAL_RTC_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800180e:	f7ff ffdb 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000314 	.word	0x20000314
 800181c:	40002800 	.word	0x40002800

08001820 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001828:	f107 0308 	add.w	r3, r7, #8
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a0c      	ldr	r2, [pc, #48]	; (800186c <HAL_RTC_MspInit+0x4c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d111      	bne.n	8001864 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001840:	2302      	movs	r3, #2
 8001842:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001844:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001848:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	4618      	mov	r0, r3
 8001850:	f002 fce2 	bl	8004218 <HAL_RCCEx_PeriphCLKConfig>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800185a:	f7ff ffb5 	bl	80017c8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800185e:	4b04      	ldr	r3, [pc, #16]	; (8001870 <HAL_RTC_MspInit+0x50>)
 8001860:	2201      	movs	r2, #1
 8001862:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001864:	bf00      	nop
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40002800 	.word	0x40002800
 8001870:	42470e3c 	.word	0x42470e3c

08001874 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <MX_SPI1_Init+0x64>)
 800187a:	4a18      	ldr	r2, [pc, #96]	; (80018dc <MX_SPI1_Init+0x68>)
 800187c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800187e:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <MX_SPI1_Init+0x64>)
 8001880:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001884:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001886:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <MX_SPI1_Init+0x64>)
 8001888:	2200      	movs	r2, #0
 800188a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800188c:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001892:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <MX_SPI1_Init+0x64>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001898:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <MX_SPI1_Init+0x64>)
 800189a:	2200      	movs	r2, #0
 800189c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800189e:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018a6:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ac:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018b2:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018b8:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018c0:	220a      	movs	r2, #10
 80018c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018c4:	4804      	ldr	r0, [pc, #16]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018c6:	f002 ff0b 	bl	80046e0 <HAL_SPI_Init>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018d0:	f7ff ff7a 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000334 	.word	0x20000334
 80018dc:	40013000 	.word	0x40013000

080018e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a1d      	ldr	r2, [pc, #116]	; (8001974 <HAL_SPI_MspInit+0x94>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d133      	bne.n	800196a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	4b1c      	ldr	r3, [pc, #112]	; (8001978 <HAL_SPI_MspInit+0x98>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	4a1b      	ldr	r2, [pc, #108]	; (8001978 <HAL_SPI_MspInit+0x98>)
 800190c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001910:	6453      	str	r3, [r2, #68]	; 0x44
 8001912:	4b19      	ldr	r3, [pc, #100]	; (8001978 <HAL_SPI_MspInit+0x98>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b15      	ldr	r3, [pc, #84]	; (8001978 <HAL_SPI_MspInit+0x98>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a14      	ldr	r2, [pc, #80]	; (8001978 <HAL_SPI_MspInit+0x98>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b12      	ldr	r3, [pc, #72]	; (8001978 <HAL_SPI_MspInit+0x98>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800193a:	2338      	movs	r3, #56	; 0x38
 800193c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	2302      	movs	r3, #2
 8001940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001946:	2303      	movs	r3, #3
 8001948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800194a:	2305      	movs	r3, #5
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	4809      	ldr	r0, [pc, #36]	; (800197c <HAL_SPI_MspInit+0x9c>)
 8001956:	f000 fba9 	bl	80020ac <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	2100      	movs	r1, #0
 800195e:	2023      	movs	r0, #35	; 0x23
 8001960:	f000 fadb 	bl	8001f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001964:	2023      	movs	r0, #35	; 0x23
 8001966:	f000 faf4 	bl	8001f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800196a:	bf00      	nop
 800196c:	3728      	adds	r7, #40	; 0x28
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40013000 	.word	0x40013000
 8001978:	40023800 	.word	0x40023800
 800197c:	40020400 	.word	0x40020400

08001980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <HAL_MspInit+0x4c>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	4a0f      	ldr	r2, [pc, #60]	; (80019cc <HAL_MspInit+0x4c>)
 8001990:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001994:	6453      	str	r3, [r2, #68]	; 0x44
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <HAL_MspInit+0x4c>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	603b      	str	r3, [r7, #0]
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <HAL_MspInit+0x4c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019aa:	4a08      	ldr	r2, [pc, #32]	; (80019cc <HAL_MspInit+0x4c>)
 80019ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b0:	6413      	str	r3, [r2, #64]	; 0x40
 80019b2:	4b06      	ldr	r3, [pc, #24]	; (80019cc <HAL_MspInit+0x4c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d4:	e7fe      	b.n	80019d4 <NMI_Handler+0x4>

080019d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <HardFault_Handler+0x4>

080019dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <MemManage_Handler+0x4>

080019e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e6:	e7fe      	b.n	80019e6 <BusFault_Handler+0x4>

080019e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <UsageFault_Handler+0x4>

080019ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a1c:	f000 f95e 	bl	8001cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <SPI1_IRQHandler+0x10>)
 8001a2a:	f002 fee3 	bl	80047f4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000334 	.word	0x20000334

08001a38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <USART1_IRQHandler+0x10>)
 8001a3e:	f003 f883 	bl	8004b48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000390 	.word	0x20000390

08001a4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <OTG_FS_IRQHandler+0x10>)
 8001a52:	f000 fe3c 	bl	80026ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200018bc 	.word	0x200018bc

08001a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a68:	4a14      	ldr	r2, [pc, #80]	; (8001abc <_sbrk+0x5c>)
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <_sbrk+0x60>)
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a74:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <_sbrk+0x64>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <_sbrk+0x64>)
 8001a7e:	4a12      	ldr	r2, [pc, #72]	; (8001ac8 <_sbrk+0x68>)
 8001a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a82:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d207      	bcs.n	8001aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a90:	f007 ffe6 	bl	8009a60 <__errno>
 8001a94:	4603      	mov	r3, r0
 8001a96:	220c      	movs	r2, #12
 8001a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9e:	e009      	b.n	8001ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <_sbrk+0x64>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa6:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <_sbrk+0x64>)
 8001ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20020000 	.word	0x20020000
 8001ac0:	00000400 	.word	0x00000400
 8001ac4:	2000038c 	.word	0x2000038c
 8001ac8:	20002108 	.word	0x20002108

08001acc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <SystemInit+0x20>)
 8001ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ad6:	4a05      	ldr	r2, [pc, #20]	; (8001aec <SystemInit+0x20>)
 8001ad8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001adc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001af4:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001af6:	4a12      	ldr	r2, [pc, #72]	; (8001b40 <MX_USART1_UART_Init+0x50>)
 8001af8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001afa:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001afc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b16:	220c      	movs	r2, #12
 8001b18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b28:	f002 ffbe 	bl	8004aa8 <HAL_UART_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b32:	f7ff fe49 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000390 	.word	0x20000390
 8001b40:	40011000 	.word	0x40011000

08001b44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08a      	sub	sp, #40	; 0x28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 0314 	add.w	r3, r7, #20
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a1d      	ldr	r2, [pc, #116]	; (8001bd8 <HAL_UART_MspInit+0x94>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d134      	bne.n	8001bd0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	; (8001bdc <HAL_UART_MspInit+0x98>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	4a1b      	ldr	r2, [pc, #108]	; (8001bdc <HAL_UART_MspInit+0x98>)
 8001b70:	f043 0310 	orr.w	r3, r3, #16
 8001b74:	6453      	str	r3, [r2, #68]	; 0x44
 8001b76:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <HAL_UART_MspInit+0x98>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	f003 0310 	and.w	r3, r3, #16
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <HAL_UART_MspInit+0x98>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <HAL_UART_MspInit+0x98>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6313      	str	r3, [r2, #48]	; 0x30
 8001b92:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <HAL_UART_MspInit+0x98>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b9e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bb0:	2307      	movs	r3, #7
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4809      	ldr	r0, [pc, #36]	; (8001be0 <HAL_UART_MspInit+0x9c>)
 8001bbc:	f000 fa76 	bl	80020ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2025      	movs	r0, #37	; 0x25
 8001bc6:	f000 f9a8 	bl	8001f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bca:	2025      	movs	r0, #37	; 0x25
 8001bcc:	f000 f9c1 	bl	8001f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	3728      	adds	r7, #40	; 0x28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40011000 	.word	0x40011000
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000

08001be4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001be4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001be8:	f7ff ff70 	bl	8001acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bec:	480c      	ldr	r0, [pc, #48]	; (8001c20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bee:	490d      	ldr	r1, [pc, #52]	; (8001c24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	; (8001c28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf4:	e002      	b.n	8001bfc <LoopCopyDataInit>

08001bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bfa:	3304      	adds	r3, #4

08001bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c00:	d3f9      	bcc.n	8001bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c02:	4a0a      	ldr	r2, [pc, #40]	; (8001c2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c04:	4c0a      	ldr	r4, [pc, #40]	; (8001c30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c08:	e001      	b.n	8001c0e <LoopFillZerobss>

08001c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c0c:	3204      	adds	r2, #4

08001c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c10:	d3fb      	bcc.n	8001c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c12:	f007 ff2b 	bl	8009a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c16:	f7ff fc83 	bl	8001520 <main>
  bx  lr    
 8001c1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c24:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8001c28:	0800cf90 	.word	0x0800cf90
  ldr r2, =_sbss
 8001c2c:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8001c30:	20002108 	.word	0x20002108

08001c34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c34:	e7fe      	b.n	8001c34 <ADC_IRQHandler>
	...

08001c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c3c:	4b0e      	ldr	r3, [pc, #56]	; (8001c78 <HAL_Init+0x40>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0d      	ldr	r2, [pc, #52]	; (8001c78 <HAL_Init+0x40>)
 8001c42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c48:	4b0b      	ldr	r3, [pc, #44]	; (8001c78 <HAL_Init+0x40>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <HAL_Init+0x40>)
 8001c4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c54:	4b08      	ldr	r3, [pc, #32]	; (8001c78 <HAL_Init+0x40>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a07      	ldr	r2, [pc, #28]	; (8001c78 <HAL_Init+0x40>)
 8001c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c60:	2003      	movs	r0, #3
 8001c62:	f000 f94f 	bl	8001f04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c66:	200f      	movs	r0, #15
 8001c68:	f000 f808 	bl	8001c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c6c:	f7ff fe88 	bl	8001980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40023c00 	.word	0x40023c00

08001c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <HAL_InitTick+0x54>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_InitTick+0x58>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f000 f967 	bl	8001f6e <HAL_SYSTICK_Config>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e00e      	b.n	8001cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b0f      	cmp	r3, #15
 8001cae:	d80a      	bhi.n	8001cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb8:	f000 f92f 	bl	8001f1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cbc:	4a06      	ldr	r2, [pc, #24]	; (8001cd8 <HAL_InitTick+0x5c>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e000      	b.n	8001cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	2000003c 	.word	0x2000003c
 8001cd4:	20000044 	.word	0x20000044
 8001cd8:	20000040 	.word	0x20000040

08001cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_IncTick+0x20>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <HAL_IncTick+0x24>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4413      	add	r3, r2
 8001cec:	4a04      	ldr	r2, [pc, #16]	; (8001d00 <HAL_IncTick+0x24>)
 8001cee:	6013      	str	r3, [r2, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000044 	.word	0x20000044
 8001d00:	200003d8 	.word	0x200003d8

08001d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return uwTick;
 8001d08:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <HAL_GetTick+0x14>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	200003d8 	.word	0x200003d8

08001d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d24:	f7ff ffee 	bl	8001d04 <HAL_GetTick>
 8001d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d005      	beq.n	8001d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_Delay+0x44>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4413      	add	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d42:	bf00      	nop
 8001d44:	f7ff ffde 	bl	8001d04 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d8f7      	bhi.n	8001d44 <HAL_Delay+0x28>
  {
  }
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000044 	.word	0x20000044

08001d64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d74:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d80:	4013      	ands	r3, r2
 8001d82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d96:	4a04      	ldr	r2, [pc, #16]	; (8001da8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	60d3      	str	r3, [r2, #12]
}
 8001d9c:	bf00      	nop
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001db0:	4b04      	ldr	r3, [pc, #16]	; (8001dc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	0a1b      	lsrs	r3, r3, #8
 8001db6:	f003 0307 	and.w	r3, r3, #7
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000ed00 	.word	0xe000ed00

08001dc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	db0b      	blt.n	8001df2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	f003 021f 	and.w	r2, r3, #31
 8001de0:	4907      	ldr	r1, [pc, #28]	; (8001e00 <__NVIC_EnableIRQ+0x38>)
 8001de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de6:	095b      	lsrs	r3, r3, #5
 8001de8:	2001      	movs	r0, #1
 8001dea:	fa00 f202 	lsl.w	r2, r0, r2
 8001dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000e100 	.word	0xe000e100

08001e04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	6039      	str	r1, [r7, #0]
 8001e0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	db0a      	blt.n	8001e2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	490c      	ldr	r1, [pc, #48]	; (8001e50 <__NVIC_SetPriority+0x4c>)
 8001e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e22:	0112      	lsls	r2, r2, #4
 8001e24:	b2d2      	uxtb	r2, r2
 8001e26:	440b      	add	r3, r1
 8001e28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e2c:	e00a      	b.n	8001e44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	4908      	ldr	r1, [pc, #32]	; (8001e54 <__NVIC_SetPriority+0x50>)
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	3b04      	subs	r3, #4
 8001e3c:	0112      	lsls	r2, r2, #4
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	440b      	add	r3, r1
 8001e42:	761a      	strb	r2, [r3, #24]
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	e000e100 	.word	0xe000e100
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b089      	sub	sp, #36	; 0x24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f003 0307 	and.w	r3, r3, #7
 8001e6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	f1c3 0307 	rsb	r3, r3, #7
 8001e72:	2b04      	cmp	r3, #4
 8001e74:	bf28      	it	cs
 8001e76:	2304      	movcs	r3, #4
 8001e78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	3304      	adds	r3, #4
 8001e7e:	2b06      	cmp	r3, #6
 8001e80:	d902      	bls.n	8001e88 <NVIC_EncodePriority+0x30>
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	3b03      	subs	r3, #3
 8001e86:	e000      	b.n	8001e8a <NVIC_EncodePriority+0x32>
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43da      	mvns	r2, r3
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	401a      	ands	r2, r3
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eaa:	43d9      	mvns	r1, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb0:	4313      	orrs	r3, r2
         );
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3724      	adds	r7, #36	; 0x24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
	...

08001ec0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ed0:	d301      	bcc.n	8001ed6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e00f      	b.n	8001ef6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ed6:	4a0a      	ldr	r2, [pc, #40]	; (8001f00 <SysTick_Config+0x40>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ede:	210f      	movs	r1, #15
 8001ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee4:	f7ff ff8e 	bl	8001e04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <SysTick_Config+0x40>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eee:	4b04      	ldr	r3, [pc, #16]	; (8001f00 <SysTick_Config+0x40>)
 8001ef0:	2207      	movs	r2, #7
 8001ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	e000e010 	.word	0xe000e010

08001f04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff ff29 	bl	8001d64 <__NVIC_SetPriorityGrouping>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b086      	sub	sp, #24
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f2c:	f7ff ff3e 	bl	8001dac <__NVIC_GetPriorityGrouping>
 8001f30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	68b9      	ldr	r1, [r7, #8]
 8001f36:	6978      	ldr	r0, [r7, #20]
 8001f38:	f7ff ff8e 	bl	8001e58 <NVIC_EncodePriority>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff5d 	bl	8001e04 <__NVIC_SetPriority>
}
 8001f4a:	bf00      	nop
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	4603      	mov	r3, r0
 8001f5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff ff31 	bl	8001dc8 <__NVIC_EnableIRQ>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b082      	sub	sp, #8
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ffa2 	bl	8001ec0 <SysTick_Config>
 8001f7c:	4603      	mov	r3, r0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b084      	sub	sp, #16
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f94:	f7ff feb6 	bl	8001d04 <HAL_GetTick>
 8001f98:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d008      	beq.n	8001fb8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2280      	movs	r2, #128	; 0x80
 8001faa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e052      	b.n	800205e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 0216 	bic.w	r2, r2, #22
 8001fc6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	695a      	ldr	r2, [r3, #20]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fd6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d103      	bne.n	8001fe8 <HAL_DMA_Abort+0x62>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d007      	beq.n	8001ff8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f022 0208 	bic.w	r2, r2, #8
 8001ff6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 0201 	bic.w	r2, r2, #1
 8002006:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002008:	e013      	b.n	8002032 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800200a:	f7ff fe7b 	bl	8001d04 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b05      	cmp	r3, #5
 8002016:	d90c      	bls.n	8002032 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2220      	movs	r2, #32
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2203      	movs	r2, #3
 8002022:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e015      	b.n	800205e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1e4      	bne.n	800200a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002044:	223f      	movs	r2, #63	; 0x3f
 8002046:	409a      	lsls	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d004      	beq.n	8002084 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2280      	movs	r2, #128	; 0x80
 800207e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e00c      	b.n	800209e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2205      	movs	r2, #5
 8002088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0201 	bic.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b089      	sub	sp, #36	; 0x24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020be:	2300      	movs	r3, #0
 80020c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
 80020c6:	e16b      	b.n	80023a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020c8:	2201      	movs	r2, #1
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	4013      	ands	r3, r2
 80020da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	f040 815a 	bne.w	800239a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 0303 	and.w	r3, r3, #3
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d005      	beq.n	80020fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d130      	bne.n	8002160 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	2203      	movs	r2, #3
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4013      	ands	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4313      	orrs	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002134:	2201      	movs	r2, #1
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	091b      	lsrs	r3, r3, #4
 800214a:	f003 0201 	and.w	r2, r3, #1
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 0303 	and.w	r3, r3, #3
 8002168:	2b03      	cmp	r3, #3
 800216a:	d017      	beq.n	800219c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	2203      	movs	r2, #3
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d123      	bne.n	80021f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	08da      	lsrs	r2, r3, #3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3208      	adds	r2, #8
 80021b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	220f      	movs	r2, #15
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	691a      	ldr	r2, [r3, #16]
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	08da      	lsrs	r2, r3, #3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	3208      	adds	r2, #8
 80021ea:	69b9      	ldr	r1, [r7, #24]
 80021ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	2203      	movs	r2, #3
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 0203 	and.w	r2, r3, #3
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 80b4 	beq.w	800239a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	4b60      	ldr	r3, [pc, #384]	; (80023b8 <HAL_GPIO_Init+0x30c>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223a:	4a5f      	ldr	r2, [pc, #380]	; (80023b8 <HAL_GPIO_Init+0x30c>)
 800223c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002240:	6453      	str	r3, [r2, #68]	; 0x44
 8002242:	4b5d      	ldr	r3, [pc, #372]	; (80023b8 <HAL_GPIO_Init+0x30c>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800224e:	4a5b      	ldr	r2, [pc, #364]	; (80023bc <HAL_GPIO_Init+0x310>)
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	089b      	lsrs	r3, r3, #2
 8002254:	3302      	adds	r3, #2
 8002256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800225a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	220f      	movs	r2, #15
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43db      	mvns	r3, r3
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4013      	ands	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a52      	ldr	r2, [pc, #328]	; (80023c0 <HAL_GPIO_Init+0x314>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d02b      	beq.n	80022d2 <HAL_GPIO_Init+0x226>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a51      	ldr	r2, [pc, #324]	; (80023c4 <HAL_GPIO_Init+0x318>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d025      	beq.n	80022ce <HAL_GPIO_Init+0x222>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a50      	ldr	r2, [pc, #320]	; (80023c8 <HAL_GPIO_Init+0x31c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d01f      	beq.n	80022ca <HAL_GPIO_Init+0x21e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a4f      	ldr	r2, [pc, #316]	; (80023cc <HAL_GPIO_Init+0x320>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d019      	beq.n	80022c6 <HAL_GPIO_Init+0x21a>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a4e      	ldr	r2, [pc, #312]	; (80023d0 <HAL_GPIO_Init+0x324>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <HAL_GPIO_Init+0x216>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a4d      	ldr	r2, [pc, #308]	; (80023d4 <HAL_GPIO_Init+0x328>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00d      	beq.n	80022be <HAL_GPIO_Init+0x212>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a4c      	ldr	r2, [pc, #304]	; (80023d8 <HAL_GPIO_Init+0x32c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d007      	beq.n	80022ba <HAL_GPIO_Init+0x20e>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a4b      	ldr	r2, [pc, #300]	; (80023dc <HAL_GPIO_Init+0x330>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_GPIO_Init+0x20a>
 80022b2:	2307      	movs	r3, #7
 80022b4:	e00e      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022b6:	2308      	movs	r3, #8
 80022b8:	e00c      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022ba:	2306      	movs	r3, #6
 80022bc:	e00a      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022be:	2305      	movs	r3, #5
 80022c0:	e008      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022c2:	2304      	movs	r3, #4
 80022c4:	e006      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022c6:	2303      	movs	r3, #3
 80022c8:	e004      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022ca:	2302      	movs	r3, #2
 80022cc:	e002      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <HAL_GPIO_Init+0x228>
 80022d2:	2300      	movs	r3, #0
 80022d4:	69fa      	ldr	r2, [r7, #28]
 80022d6:	f002 0203 	and.w	r2, r2, #3
 80022da:	0092      	lsls	r2, r2, #2
 80022dc:	4093      	lsls	r3, r2
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022e4:	4935      	ldr	r1, [pc, #212]	; (80023bc <HAL_GPIO_Init+0x310>)
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	089b      	lsrs	r3, r3, #2
 80022ea:	3302      	adds	r3, #2
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022f2:	4b3b      	ldr	r3, [pc, #236]	; (80023e0 <HAL_GPIO_Init+0x334>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4013      	ands	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002316:	4a32      	ldr	r2, [pc, #200]	; (80023e0 <HAL_GPIO_Init+0x334>)
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800231c:	4b30      	ldr	r3, [pc, #192]	; (80023e0 <HAL_GPIO_Init+0x334>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	43db      	mvns	r3, r3
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002340:	4a27      	ldr	r2, [pc, #156]	; (80023e0 <HAL_GPIO_Init+0x334>)
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002346:	4b26      	ldr	r3, [pc, #152]	; (80023e0 <HAL_GPIO_Init+0x334>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800236a:	4a1d      	ldr	r2, [pc, #116]	; (80023e0 <HAL_GPIO_Init+0x334>)
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002370:	4b1b      	ldr	r3, [pc, #108]	; (80023e0 <HAL_GPIO_Init+0x334>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d003      	beq.n	8002394 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	4313      	orrs	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002394:	4a12      	ldr	r2, [pc, #72]	; (80023e0 <HAL_GPIO_Init+0x334>)
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3301      	adds	r3, #1
 800239e:	61fb      	str	r3, [r7, #28]
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	2b0f      	cmp	r3, #15
 80023a4:	f67f ae90 	bls.w	80020c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023a8:	bf00      	nop
 80023aa:	bf00      	nop
 80023ac:	3724      	adds	r7, #36	; 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40013800 	.word	0x40013800
 80023c0:	40020000 	.word	0x40020000
 80023c4:	40020400 	.word	0x40020400
 80023c8:	40020800 	.word	0x40020800
 80023cc:	40020c00 	.word	0x40020c00
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40021400 	.word	0x40021400
 80023d8:	40021800 	.word	0x40021800
 80023dc:	40021c00 	.word	0x40021c00
 80023e0:	40013c00 	.word	0x40013c00

080023e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	887b      	ldrh	r3, [r7, #2]
 80023f6:	4013      	ands	r3, r2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023fc:	2301      	movs	r3, #1
 80023fe:	73fb      	strb	r3, [r7, #15]
 8002400:	e001      	b.n	8002406 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002402:	2300      	movs	r3, #0
 8002404:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002406:	7bfb      	ldrb	r3, [r7, #15]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	807b      	strh	r3, [r7, #2]
 8002420:	4613      	mov	r3, r2
 8002422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002424:	787b      	ldrb	r3, [r7, #1]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800242a:	887a      	ldrh	r2, [r7, #2]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002430:	e003      	b.n	800243a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002432:	887b      	ldrh	r3, [r7, #2]
 8002434:	041a      	lsls	r2, r3, #16
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	619a      	str	r2, [r3, #24]
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b086      	sub	sp, #24
 800244a:	af02      	add	r7, sp, #8
 800244c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e101      	b.n	800265c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d106      	bne.n	8002478 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f006 ffb8 	bl	80093e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2203      	movs	r2, #3
 800247c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002486:	d102      	bne.n	800248e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f003 fc15 	bl	8005cc2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	7c1a      	ldrb	r2, [r3, #16]
 80024a0:	f88d 2000 	strb.w	r2, [sp]
 80024a4:	3304      	adds	r3, #4
 80024a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024a8:	f003 faf4 	bl	8005a94 <USB_CoreInit>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2202      	movs	r2, #2
 80024b6:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e0ce      	b.n	800265c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2100      	movs	r1, #0
 80024c4:	4618      	mov	r0, r3
 80024c6:	f003 fc0d 	bl	8005ce4 <USB_SetCurrentMode>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e0bf      	b.n	800265c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024dc:	2300      	movs	r3, #0
 80024de:	73fb      	strb	r3, [r7, #15]
 80024e0:	e04a      	b.n	8002578 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024e2:	7bfa      	ldrb	r2, [r7, #15]
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	4413      	add	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	3315      	adds	r3, #21
 80024f2:	2201      	movs	r2, #1
 80024f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024f6:	7bfa      	ldrb	r2, [r7, #15]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	4413      	add	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	3314      	adds	r3, #20
 8002506:	7bfa      	ldrb	r2, [r7, #15]
 8002508:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800250a:	7bfa      	ldrb	r2, [r7, #15]
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	b298      	uxth	r0, r3
 8002510:	6879      	ldr	r1, [r7, #4]
 8002512:	4613      	mov	r3, r2
 8002514:	00db      	lsls	r3, r3, #3
 8002516:	4413      	add	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	440b      	add	r3, r1
 800251c:	332e      	adds	r3, #46	; 0x2e
 800251e:	4602      	mov	r2, r0
 8002520:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002522:	7bfa      	ldrb	r2, [r7, #15]
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	4413      	add	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	3318      	adds	r3, #24
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002536:	7bfa      	ldrb	r2, [r7, #15]
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	4613      	mov	r3, r2
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	4413      	add	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	440b      	add	r3, r1
 8002544:	331c      	adds	r3, #28
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	3320      	adds	r3, #32
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800255e:	7bfa      	ldrb	r2, [r7, #15]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4413      	add	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	3324      	adds	r3, #36	; 0x24
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	3301      	adds	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	791b      	ldrb	r3, [r3, #4]
 800257c:	7bfa      	ldrb	r2, [r7, #15]
 800257e:	429a      	cmp	r2, r3
 8002580:	d3af      	bcc.n	80024e2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002582:	2300      	movs	r3, #0
 8002584:	73fb      	strb	r3, [r7, #15]
 8002586:	e044      	b.n	8002612 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002588:	7bfa      	ldrb	r2, [r7, #15]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	4613      	mov	r3, r2
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	4413      	add	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	440b      	add	r3, r1
 8002596:	f203 2355 	addw	r3, r3, #597	; 0x255
 800259a:	2200      	movs	r2, #0
 800259c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800259e:	7bfa      	ldrb	r2, [r7, #15]
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	4413      	add	r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	440b      	add	r3, r1
 80025ac:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80025b0:	7bfa      	ldrb	r2, [r7, #15]
 80025b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025b4:	7bfa      	ldrb	r2, [r7, #15]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	4413      	add	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80025c6:	2200      	movs	r2, #0
 80025c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025ca:	7bfa      	ldrb	r2, [r7, #15]
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	4613      	mov	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	4413      	add	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	440b      	add	r3, r1
 80025d8:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025e0:	7bfa      	ldrb	r2, [r7, #15]
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	4413      	add	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80025f2:	2200      	movs	r2, #0
 80025f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025f6:	7bfa      	ldrb	r2, [r7, #15]
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	3301      	adds	r3, #1
 8002610:	73fb      	strb	r3, [r7, #15]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	791b      	ldrb	r3, [r3, #4]
 8002616:	7bfa      	ldrb	r2, [r7, #15]
 8002618:	429a      	cmp	r2, r3
 800261a:	d3b5      	bcc.n	8002588 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6818      	ldr	r0, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	7c1a      	ldrb	r2, [r3, #16]
 8002624:	f88d 2000 	strb.w	r2, [sp]
 8002628:	3304      	adds	r3, #4
 800262a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800262c:	f003 fba6 	bl	8005d7c <USB_DevInit>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d005      	beq.n	8002642 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2202      	movs	r2, #2
 800263a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e00c      	b.n	800265c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4618      	mov	r0, r3
 8002656:	f004 fbea 	bl	8006e2e <USB_DevDisconnect>

  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_PCD_Start+0x1c>
 800267c:	2302      	movs	r3, #2
 800267e:	e022      	b.n	80026c6 <HAL_PCD_Start+0x62>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002690:	2b00      	cmp	r3, #0
 8002692:	d009      	beq.n	80026a8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002698:	2b01      	cmp	r3, #1
 800269a:	d105      	bne.n	80026a8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f003 faf7 	bl	8005ca0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f004 fb98 	bl	8006dec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80026ce:	b590      	push	{r4, r7, lr}
 80026d0:	b08d      	sub	sp, #52	; 0x34
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026dc:	6a3b      	ldr	r3, [r7, #32]
 80026de:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f004 fc56 	bl	8006f96 <USB_GetMode>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f040 848c 	bne.w	800300a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f004 fbba 	bl	8006e70 <USB_ReadInterrupts>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 8482 	beq.w	8003008 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f004 fba7 	bl	8006e70 <USB_ReadInterrupts>
 8002722:	4603      	mov	r3, r0
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b02      	cmp	r3, #2
 800272a:	d107      	bne.n	800273c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695a      	ldr	r2, [r3, #20]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f002 0202 	and.w	r2, r2, #2
 800273a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f004 fb95 	bl	8006e70 <USB_ReadInterrupts>
 8002746:	4603      	mov	r3, r0
 8002748:	f003 0310 	and.w	r3, r3, #16
 800274c:	2b10      	cmp	r3, #16
 800274e:	d161      	bne.n	8002814 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	699a      	ldr	r2, [r3, #24]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0210 	bic.w	r2, r2, #16
 800275e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002760:	6a3b      	ldr	r3, [r7, #32]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	f003 020f 	and.w	r2, r3, #15
 800276c:	4613      	mov	r3, r2
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4413      	add	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	4413      	add	r3, r2
 800277c:	3304      	adds	r3, #4
 800277e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	0c5b      	lsrs	r3, r3, #17
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	2b02      	cmp	r3, #2
 800278a:	d124      	bne.n	80027d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d035      	beq.n	8002804 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	091b      	lsrs	r3, r3, #4
 80027a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80027a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	461a      	mov	r2, r3
 80027aa:	6a38      	ldr	r0, [r7, #32]
 80027ac:	f004 f9cc 	bl	8006b48 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	091b      	lsrs	r3, r3, #4
 80027b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027bc:	441a      	add	r2, r3
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	695a      	ldr	r2, [r3, #20]
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	091b      	lsrs	r3, r3, #4
 80027ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027ce:	441a      	add	r2, r3
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	615a      	str	r2, [r3, #20]
 80027d4:	e016      	b.n	8002804 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	0c5b      	lsrs	r3, r3, #17
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	2b06      	cmp	r3, #6
 80027e0:	d110      	bne.n	8002804 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80027e8:	2208      	movs	r2, #8
 80027ea:	4619      	mov	r1, r3
 80027ec:	6a38      	ldr	r0, [r7, #32]
 80027ee:	f004 f9ab 	bl	8006b48 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	091b      	lsrs	r3, r3, #4
 80027fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027fe:	441a      	add	r2, r3
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 0210 	orr.w	r2, r2, #16
 8002812:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f004 fb29 	bl	8006e70 <USB_ReadInterrupts>
 800281e:	4603      	mov	r3, r0
 8002820:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002824:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002828:	f040 80a7 	bne.w	800297a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f004 fb2e 	bl	8006e96 <USB_ReadDevAllOutEpInterrupt>
 800283a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800283c:	e099      	b.n	8002972 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800283e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 808e 	beq.w	8002966 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f004 fb52 	bl	8006efe <USB_ReadDevOutEPInterrupt>
 800285a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00c      	beq.n	8002880 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002868:	015a      	lsls	r2, r3, #5
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	4413      	add	r3, r2
 800286e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002872:	461a      	mov	r2, r3
 8002874:	2301      	movs	r3, #1
 8002876:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002878:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fea2 	bl	80035c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00c      	beq.n	80028a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	015a      	lsls	r2, r3, #5
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	4413      	add	r3, r2
 8002892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002896:	461a      	mov	r2, r3
 8002898:	2308      	movs	r3, #8
 800289a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800289c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 ff78 	bl	8003794 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d008      	beq.n	80028c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	015a      	lsls	r2, r3, #5
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	4413      	add	r3, r2
 80028b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028ba:	461a      	mov	r2, r3
 80028bc:	2310      	movs	r3, #16
 80028be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d030      	beq.n	800292c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80028ca:	6a3b      	ldr	r3, [r7, #32]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d2:	2b80      	cmp	r3, #128	; 0x80
 80028d4:	d109      	bne.n	80028ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	69fa      	ldr	r2, [r7, #28]
 80028e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80028ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ec:	4613      	mov	r3, r2
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	4413      	add	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	4413      	add	r3, r2
 80028fc:	3304      	adds	r3, #4
 80028fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	78db      	ldrb	r3, [r3, #3]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d108      	bne.n	800291a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	2200      	movs	r2, #0
 800290c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	b2db      	uxtb	r3, r3
 8002912:	4619      	mov	r1, r3
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f006 fe6d 	bl	80095f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	015a      	lsls	r2, r3, #5
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	4413      	add	r3, r2
 8002922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002926:	461a      	mov	r2, r3
 8002928:	2302      	movs	r3, #2
 800292a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	f003 0320 	and.w	r3, r3, #32
 8002932:	2b00      	cmp	r3, #0
 8002934:	d008      	beq.n	8002948 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002938:	015a      	lsls	r2, r3, #5
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	4413      	add	r3, r2
 800293e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002942:	461a      	mov	r2, r3
 8002944:	2320      	movs	r3, #32
 8002946:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d009      	beq.n	8002966 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	015a      	lsls	r2, r3, #5
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	4413      	add	r3, r2
 800295a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800295e:	461a      	mov	r2, r3
 8002960:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002964:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002968:	3301      	adds	r3, #1
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800296c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296e:	085b      	lsrs	r3, r3, #1
 8002970:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002974:	2b00      	cmp	r3, #0
 8002976:	f47f af62 	bne.w	800283e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f004 fa76 	bl	8006e70 <USB_ReadInterrupts>
 8002984:	4603      	mov	r3, r0
 8002986:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800298a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800298e:	f040 80db 	bne.w	8002b48 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f004 fa97 	bl	8006eca <USB_ReadDevAllInEpInterrupt>
 800299c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800299e:	2300      	movs	r3, #0
 80029a0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80029a2:	e0cd      	b.n	8002b40 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80029a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 80c2 	beq.w	8002b34 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	4611      	mov	r1, r2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f004 fabd 	bl	8006f3a <USB_ReadDevInEPInterrupt>
 80029c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d057      	beq.n	8002a7c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	f003 030f 	and.w	r3, r3, #15
 80029d2:	2201      	movs	r2, #1
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69f9      	ldr	r1, [r7, #28]
 80029e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80029ec:	4013      	ands	r3, r2
 80029ee:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80029f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f2:	015a      	lsls	r2, r3, #5
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	4413      	add	r3, r2
 80029f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029fc:	461a      	mov	r2, r3
 80029fe:	2301      	movs	r3, #1
 8002a00:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	799b      	ldrb	r3, [r3, #6]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d132      	bne.n	8002a70 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a0e:	4613      	mov	r3, r2
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	4413      	add	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	440b      	add	r3, r1
 8002a18:	3320      	adds	r3, #32
 8002a1a:	6819      	ldr	r1, [r3, #0]
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a20:	4613      	mov	r3, r2
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4403      	add	r3, r0
 8002a2a:	331c      	adds	r3, #28
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4419      	add	r1, r3
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4403      	add	r3, r0
 8002a3e:	3320      	adds	r3, #32
 8002a40:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d113      	bne.n	8002a70 <HAL_PCD_IRQHandler+0x3a2>
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	3324      	adds	r3, #36	; 0x24
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d108      	bne.n	8002a70 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	f004 fac4 	bl	8006ff8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	4619      	mov	r1, r3
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f006 fd37 	bl	80094ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d008      	beq.n	8002a98 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a88:	015a      	lsls	r2, r3, #5
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a92:	461a      	mov	r2, r3
 8002a94:	2308      	movs	r3, #8
 8002a96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d008      	beq.n	8002ab4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	015a      	lsls	r2, r3, #5
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002aae:	461a      	mov	r2, r3
 8002ab0:	2310      	movs	r3, #16
 8002ab2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d008      	beq.n	8002ad0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac0:	015a      	lsls	r2, r3, #5
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002aca:	461a      	mov	r2, r3
 8002acc:	2340      	movs	r3, #64	; 0x40
 8002ace:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d023      	beq.n	8002b22 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002ada:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002adc:	6a38      	ldr	r0, [r7, #32]
 8002ade:	f003 fab1 	bl	8006044 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	4413      	add	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	3310      	adds	r3, #16
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	4413      	add	r3, r2
 8002af2:	3304      	adds	r3, #4
 8002af4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	78db      	ldrb	r3, [r3, #3]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d108      	bne.n	8002b10 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2200      	movs	r2, #0
 8002b02:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	4619      	mov	r1, r3
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f006 fd84 	bl	8009618 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b12:	015a      	lsls	r2, r3, #5
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	4413      	add	r3, r2
 8002b18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	2302      	movs	r3, #2
 8002b20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002b2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 fcbb 	bl	80034aa <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b36:	3301      	adds	r3, #1
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3c:	085b      	lsrs	r3, r3, #1
 8002b3e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f47f af2e 	bne.w	80029a4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f004 f98f 	bl	8006e70 <USB_ReadInterrupts>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b5c:	d122      	bne.n	8002ba4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b6c:	f023 0301 	bic.w	r3, r3, #1
 8002b70:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d108      	bne.n	8002b8e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002b84:	2100      	movs	r1, #0
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 fea2 	bl	80038d0 <HAL_PCDEx_LPM_Callback>
 8002b8c:	e002      	b.n	8002b94 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f006 fd22 	bl	80095d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695a      	ldr	r2, [r3, #20]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002ba2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f004 f961 	bl	8006e70 <USB_ReadInterrupts>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bb8:	d112      	bne.n	8002be0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d102      	bne.n	8002bd0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f006 fcde 	bl	800958c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002bde:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f004 f943 	bl	8006e70 <USB_ReadInterrupts>
 8002bea:	4603      	mov	r3, r0
 8002bec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bf4:	f040 80b7 	bne.w	8002d66 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	69fa      	ldr	r2, [r7, #28]
 8002c02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2110      	movs	r1, #16
 8002c12:	4618      	mov	r0, r3
 8002c14:	f003 fa16 	bl	8006044 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c18:	2300      	movs	r3, #0
 8002c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c1c:	e046      	b.n	8002cac <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c20:	015a      	lsls	r2, r3, #5
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	4413      	add	r3, r2
 8002c26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002c30:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c34:	015a      	lsls	r2, r3, #5
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	4413      	add	r3, r2
 8002c3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c42:	0151      	lsls	r1, r2, #5
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	440a      	add	r2, r1
 8002c48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002c4c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c50:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c54:	015a      	lsls	r2, r3, #5
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	4413      	add	r3, r2
 8002c5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c5e:	461a      	mov	r2, r3
 8002c60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002c64:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c68:	015a      	lsls	r2, r3, #5
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c76:	0151      	lsls	r1, r2, #5
 8002c78:	69fa      	ldr	r2, [r7, #28]
 8002c7a:	440a      	add	r2, r1
 8002c7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002c80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c88:	015a      	lsls	r2, r3, #5
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c96:	0151      	lsls	r1, r2, #5
 8002c98:	69fa      	ldr	r2, [r7, #28]
 8002c9a:	440a      	add	r2, r1
 8002c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002ca0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002ca4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca8:	3301      	adds	r3, #1
 8002caa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	791b      	ldrb	r3, [r3, #4]
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d3b2      	bcc.n	8002c1e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cbe:	69db      	ldr	r3, [r3, #28]
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002cc6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002cca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	7bdb      	ldrb	r3, [r3, #15]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d016      	beq.n	8002d02 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cde:	69fa      	ldr	r2, [r7, #28]
 8002ce0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ce4:	f043 030b 	orr.w	r3, r3, #11
 8002ce8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf4:	69fa      	ldr	r2, [r7, #28]
 8002cf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002cfa:	f043 030b 	orr.w	r3, r3, #11
 8002cfe:	6453      	str	r3, [r2, #68]	; 0x44
 8002d00:	e015      	b.n	8002d2e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d14:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002d18:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	69fa      	ldr	r2, [r7, #28]
 8002d24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d28:	f043 030b 	orr.w	r3, r3, #11
 8002d2c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69fa      	ldr	r2, [r7, #28]
 8002d38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d3c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002d40:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f203 439c 	addw	r3, r3, #1180	; 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002d50:	461a      	mov	r2, r3
 8002d52:	f004 f951 	bl	8006ff8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	695a      	ldr	r2, [r3, #20]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002d64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f004 f880 	bl	8006e70 <USB_ReadInterrupts>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d7a:	d123      	bne.n	8002dc4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f004 f916 	bl	8006fb2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f003 f9d3 	bl	8006136 <USB_GetDevSpeed>
 8002d90:	4603      	mov	r3, r0
 8002d92:	461a      	mov	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681c      	ldr	r4, [r3, #0]
 8002d9c:	f001 fa08 	bl	80041b0 <HAL_RCC_GetHCLKFreq>
 8002da0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002da6:	461a      	mov	r2, r3
 8002da8:	4620      	mov	r0, r4
 8002daa:	f002 fed7 	bl	8005b5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f006 fbc3 	bl	800953a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	695a      	ldr	r2, [r3, #20]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002dc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f004 f851 	bl	8006e70 <USB_ReadInterrupts>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f003 0308 	and.w	r3, r3, #8
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d10a      	bne.n	8002dee <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f006 fba0 	bl	800951e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	695a      	ldr	r2, [r3, #20]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f002 0208 	and.w	r2, r2, #8
 8002dec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f004 f83c 	bl	8006e70 <USB_ReadInterrupts>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfe:	2b80      	cmp	r3, #128	; 0x80
 8002e00:	d123      	bne.n	8002e4a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002e02:	6a3b      	ldr	r3, [r7, #32]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e0e:	2301      	movs	r3, #1
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
 8002e12:	e014      	b.n	8002e3e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e18:	4613      	mov	r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	4413      	add	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	f203 2357 	addw	r3, r3, #599	; 0x257
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d105      	bne.n	8002e38 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	4619      	mov	r1, r3
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 fb08 	bl	8003448 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	791b      	ldrb	r3, [r3, #4]
 8002e42:	461a      	mov	r2, r3
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d3e4      	bcc.n	8002e14 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f004 f80e 	bl	8006e70 <USB_ReadInterrupts>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e5e:	d13c      	bne.n	8002eda <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e60:	2301      	movs	r3, #1
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
 8002e64:	e02b      	b.n	8002ebe <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e68:	015a      	lsls	r2, r3, #5
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	4413      	add	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	3318      	adds	r3, #24
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d115      	bne.n	8002eb8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002e8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	da12      	bge.n	8002eb8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e96:	4613      	mov	r3, r2
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3317      	adds	r3, #23
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 fac8 	bl	8003448 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eba:	3301      	adds	r3, #1
 8002ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	791b      	ldrb	r3, [r3, #4]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d3cd      	bcc.n	8002e66 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	695a      	ldr	r2, [r3, #20]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002ed8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f003 ffc6 	bl	8006e70 <USB_ReadInterrupts>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002eee:	d156      	bne.n	8002f9e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ef4:	e045      	b.n	8002f82 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	4413      	add	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	440b      	add	r3, r1
 8002f14:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d12e      	bne.n	8002f7c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002f1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	da2b      	bge.n	8002f7c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002f30:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d121      	bne.n	8002f7c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	f203 2357 	addw	r3, r3, #599	; 0x257
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10a      	bne.n	8002f7c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	69fa      	ldr	r2, [r7, #28]
 8002f70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f78:	6053      	str	r3, [r2, #4]
            break;
 8002f7a:	e008      	b.n	8002f8e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7e:	3301      	adds	r3, #1
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	791b      	ldrb	r3, [r3, #4]
 8002f86:	461a      	mov	r2, r3
 8002f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d3b3      	bcc.n	8002ef6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695a      	ldr	r2, [r3, #20]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002f9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f003 ff64 	bl	8006e70 <USB_ReadInterrupts>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb2:	d10a      	bne.n	8002fca <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f006 fb41 	bl	800963c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002fc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f003 ff4e 	bl	8006e70 <USB_ReadInterrupts>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d115      	bne.n	800300a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d002      	beq.n	8002ff6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f006 fb31 	bl	8009658 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6859      	ldr	r1, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	430a      	orrs	r2, r1
 8003004:	605a      	str	r2, [r3, #4]
 8003006:	e000      	b.n	800300a <HAL_PCD_IRQHandler+0x93c>
      return;
 8003008:	bf00      	nop
    }
  }
}
 800300a:	3734      	adds	r7, #52	; 0x34
 800300c:	46bd      	mov	sp, r7
 800300e:	bd90      	pop	{r4, r7, pc}

08003010 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8003022:	2b01      	cmp	r3, #1
 8003024:	d101      	bne.n	800302a <HAL_PCD_SetAddress+0x1a>
 8003026:	2302      	movs	r3, #2
 8003028:	e012      	b.n	8003050 <HAL_PCD_SetAddress+0x40>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  hpcd->USB_Address = address;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	78fa      	ldrb	r2, [r7, #3]
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f003 fead 	bl	8006da0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	4608      	mov	r0, r1
 8003062:	4611      	mov	r1, r2
 8003064:	461a      	mov	r2, r3
 8003066:	4603      	mov	r3, r0
 8003068:	70fb      	strb	r3, [r7, #3]
 800306a:	460b      	mov	r3, r1
 800306c:	803b      	strh	r3, [r7, #0]
 800306e:	4613      	mov	r3, r2
 8003070:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003076:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800307a:	2b00      	cmp	r3, #0
 800307c:	da0f      	bge.n	800309e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800307e:	78fb      	ldrb	r3, [r7, #3]
 8003080:	f003 020f 	and.w	r2, r3, #15
 8003084:	4613      	mov	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	3310      	adds	r3, #16
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	4413      	add	r3, r2
 8003092:	3304      	adds	r3, #4
 8003094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	705a      	strb	r2, [r3, #1]
 800309c:	e00f      	b.n	80030be <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800309e:	78fb      	ldrb	r3, [r7, #3]
 80030a0:	f003 020f 	and.w	r2, r3, #15
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	4413      	add	r3, r2
 80030b4:	3304      	adds	r3, #4
 80030b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80030be:	78fb      	ldrb	r3, [r7, #3]
 80030c0:	f003 030f 	and.w	r3, r3, #15
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80030ca:	883a      	ldrh	r2, [r7, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	78ba      	ldrb	r2, [r7, #2]
 80030d4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	785b      	ldrb	r3, [r3, #1]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d004      	beq.n	80030e8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80030e8:	78bb      	ldrb	r3, [r7, #2]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d102      	bne.n	80030f4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_PCD_EP_Open+0xaa>
 80030fe:	2302      	movs	r3, #2
 8003100:	e00e      	b.n	8003120 <HAL_PCD_EP_Open+0xc8>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68f9      	ldr	r1, [r7, #12]
 8003110:	4618      	mov	r0, r3
 8003112:	f003 f835 	bl	8006180 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return ret;
 800311e:	7afb      	ldrb	r3, [r7, #11]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003134:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003138:	2b00      	cmp	r3, #0
 800313a:	da0f      	bge.n	800315c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800313c:	78fb      	ldrb	r3, [r7, #3]
 800313e:	f003 020f 	and.w	r2, r3, #15
 8003142:	4613      	mov	r3, r2
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	4413      	add	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	3310      	adds	r3, #16
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	4413      	add	r3, r2
 8003150:	3304      	adds	r3, #4
 8003152:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2201      	movs	r2, #1
 8003158:	705a      	strb	r2, [r3, #1]
 800315a:	e00f      	b.n	800317c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	f003 020f 	and.w	r2, r3, #15
 8003162:	4613      	mov	r3, r2
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	4413      	add	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	4413      	add	r3, r2
 8003172:	3304      	adds	r3, #4
 8003174:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800317c:	78fb      	ldrb	r3, [r7, #3]
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	b2da      	uxtb	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_PCD_EP_Close+0x6e>
 8003192:	2302      	movs	r3, #2
 8003194:	e00e      	b.n	80031b4 <HAL_PCD_EP_Close+0x8c>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68f9      	ldr	r1, [r7, #12]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f003 f873 	bl	8006290 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	607a      	str	r2, [r7, #4]
 80031c6:	603b      	str	r3, [r7, #0]
 80031c8:	460b      	mov	r3, r1
 80031ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031cc:	7afb      	ldrb	r3, [r7, #11]
 80031ce:	f003 020f 	and.w	r2, r3, #15
 80031d2:	4613      	mov	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	4413      	add	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4413      	add	r3, r2
 80031e2:	3304      	adds	r3, #4
 80031e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2200      	movs	r2, #0
 80031f6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	2200      	movs	r2, #0
 80031fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031fe:	7afb      	ldrb	r3, [r7, #11]
 8003200:	f003 030f 	and.w	r3, r3, #15
 8003204:	b2da      	uxtb	r2, r3
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	799b      	ldrb	r3, [r3, #6]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d102      	bne.n	8003218 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6818      	ldr	r0, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	799b      	ldrb	r3, [r3, #6]
 8003220:	461a      	mov	r2, r3
 8003222:	6979      	ldr	r1, [r7, #20]
 8003224:	f003 f910 	bl	8006448 <USB_EPStartXfer>

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	460b      	mov	r3, r1
 800323c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	f003 020f 	and.w	r2, r3, #15
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4413      	add	r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8003254:	681b      	ldr	r3, [r3, #0]
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b086      	sub	sp, #24
 8003266:	af00      	add	r7, sp, #0
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
 800326e:	460b      	mov	r3, r1
 8003270:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003272:	7afb      	ldrb	r3, [r7, #11]
 8003274:	f003 020f 	and.w	r2, r3, #15
 8003278:	4613      	mov	r3, r2
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	4413      	add	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	3310      	adds	r3, #16
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4413      	add	r3, r2
 8003286:	3304      	adds	r3, #4
 8003288:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	2200      	movs	r2, #0
 800329a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	2201      	movs	r2, #1
 80032a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032a2:	7afb      	ldrb	r3, [r7, #11]
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	799b      	ldrb	r3, [r3, #6]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d102      	bne.n	80032bc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6818      	ldr	r0, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	799b      	ldrb	r3, [r3, #6]
 80032c4:	461a      	mov	r2, r3
 80032c6:	6979      	ldr	r1, [r7, #20]
 80032c8:	f003 f8be 	bl	8006448 <USB_EPStartXfer>

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3718      	adds	r7, #24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	460b      	mov	r3, r1
 80032e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80032e2:	78fb      	ldrb	r3, [r7, #3]
 80032e4:	f003 030f 	and.w	r3, r3, #15
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	7912      	ldrb	r2, [r2, #4]
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d901      	bls.n	80032f4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e04f      	b.n	8003394 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	da0f      	bge.n	800331c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	f003 020f 	and.w	r2, r3, #15
 8003302:	4613      	mov	r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	3310      	adds	r3, #16
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4413      	add	r3, r2
 8003310:	3304      	adds	r3, #4
 8003312:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2201      	movs	r2, #1
 8003318:	705a      	strb	r2, [r3, #1]
 800331a:	e00d      	b.n	8003338 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800331c:	78fa      	ldrb	r2, [r7, #3]
 800331e:	4613      	mov	r3, r2
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	4413      	add	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	4413      	add	r3, r2
 800332e:	3304      	adds	r3, #4
 8003330:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2201      	movs	r2, #1
 800333c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800333e:	78fb      	ldrb	r3, [r7, #3]
 8003340:	f003 030f 	and.w	r3, r3, #15
 8003344:	b2da      	uxtb	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_PCD_EP_SetStall+0x82>
 8003354:	2302      	movs	r3, #2
 8003356:	e01d      	b.n	8003394 <HAL_PCD_EP_SetStall+0xbe>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68f9      	ldr	r1, [r7, #12]
 8003366:	4618      	mov	r0, r3
 8003368:	f003 fc46 	bl	8006bf8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	2b00      	cmp	r3, #0
 8003374:	d109      	bne.n	800338a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6818      	ldr	r0, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	7999      	ldrb	r1, [r3, #6]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8003384:	461a      	mov	r2, r3
 8003386:	f003 fe37 	bl	8006ff8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80033a8:	78fb      	ldrb	r3, [r7, #3]
 80033aa:	f003 030f 	and.w	r3, r3, #15
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	7912      	ldrb	r2, [r2, #4]
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e042      	b.n	8003440 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80033ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	da0f      	bge.n	80033e2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033c2:	78fb      	ldrb	r3, [r7, #3]
 80033c4:	f003 020f 	and.w	r2, r3, #15
 80033c8:	4613      	mov	r3, r2
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	4413      	add	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	3310      	adds	r3, #16
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	3304      	adds	r3, #4
 80033d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	705a      	strb	r2, [r3, #1]
 80033e0:	e00f      	b.n	8003402 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033e2:	78fb      	ldrb	r3, [r7, #3]
 80033e4:	f003 020f 	and.w	r2, r3, #15
 80033e8:	4613      	mov	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4413      	add	r3, r2
 80033f8:	3304      	adds	r3, #4
 80033fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003408:	78fb      	ldrb	r3, [r7, #3]
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	b2da      	uxtb	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800341a:	2b01      	cmp	r3, #1
 800341c:	d101      	bne.n	8003422 <HAL_PCD_EP_ClrStall+0x86>
 800341e:	2302      	movs	r3, #2
 8003420:	e00e      	b.n	8003440 <HAL_PCD_EP_ClrStall+0xa4>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68f9      	ldr	r1, [r7, #12]
 8003430:	4618      	mov	r0, r3
 8003432:	f003 fc4f 	bl	8006cd4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003454:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003458:	2b00      	cmp	r3, #0
 800345a:	da0c      	bge.n	8003476 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800345c:	78fb      	ldrb	r3, [r7, #3]
 800345e:	f003 020f 	and.w	r2, r3, #15
 8003462:	4613      	mov	r3, r2
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	3310      	adds	r3, #16
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	4413      	add	r3, r2
 8003470:	3304      	adds	r3, #4
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	e00c      	b.n	8003490 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003476:	78fb      	ldrb	r3, [r7, #3]
 8003478:	f003 020f 	and.w	r2, r3, #15
 800347c:	4613      	mov	r3, r2
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	4413      	add	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	4413      	add	r3, r2
 800348c:	3304      	adds	r3, #4
 800348e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68f9      	ldr	r1, [r7, #12]
 8003496:	4618      	mov	r0, r3
 8003498:	f003 fa6e 	bl	8006978 <USB_EPStopXfer>
 800349c:	4603      	mov	r3, r0
 800349e:	72fb      	strb	r3, [r7, #11]

  return ret;
 80034a0:	7afb      	ldrb	r3, [r7, #11]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b08a      	sub	sp, #40	; 0x28
 80034ae:	af02      	add	r7, sp, #8
 80034b0:	6078      	str	r0, [r7, #4]
 80034b2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	4613      	mov	r3, r2
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4413      	add	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	3310      	adds	r3, #16
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	4413      	add	r3, r2
 80034ce:	3304      	adds	r3, #4
 80034d0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	695a      	ldr	r2, [r3, #20]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d901      	bls.n	80034e2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e06b      	b.n	80035ba <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	691a      	ldr	r2, [r3, #16]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d902      	bls.n	80034fe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	3303      	adds	r3, #3
 8003502:	089b      	lsrs	r3, r3, #2
 8003504:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003506:	e02a      	b.n	800355e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	691a      	ldr	r2, [r3, #16]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	69fa      	ldr	r2, [r7, #28]
 800351a:	429a      	cmp	r2, r3
 800351c:	d902      	bls.n	8003524 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	3303      	adds	r3, #3
 8003528:	089b      	lsrs	r3, r3, #2
 800352a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	68d9      	ldr	r1, [r3, #12]
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	4603      	mov	r3, r0
 8003540:	6978      	ldr	r0, [r7, #20]
 8003542:	f003 fac3 	bl	8006acc <USB_WritePacket>

    ep->xfer_buff  += len;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	441a      	add	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	695a      	ldr	r2, [r3, #20]
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	441a      	add	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4413      	add	r3, r2
 8003566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	429a      	cmp	r2, r3
 8003572:	d809      	bhi.n	8003588 <PCD_WriteEmptyTxFifo+0xde>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800357c:	429a      	cmp	r2, r3
 800357e:	d203      	bcs.n	8003588 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1bf      	bne.n	8003508 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	691a      	ldr	r2, [r3, #16]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	429a      	cmp	r2, r3
 8003592:	d811      	bhi.n	80035b8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	2201      	movs	r2, #1
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	43db      	mvns	r3, r3
 80035ae:	6939      	ldr	r1, [r7, #16]
 80035b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80035b4:	4013      	ands	r3, r2
 80035b6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3720      	adds	r7, #32
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	333c      	adds	r3, #60	; 0x3c
 80035dc:	3304      	adds	r3, #4
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	015a      	lsls	r2, r3, #5
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	4413      	add	r3, r2
 80035ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	799b      	ldrb	r3, [r3, #6]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d17b      	bne.n	80036f2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d015      	beq.n	8003630 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	4a61      	ldr	r2, [pc, #388]	; (800378c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003608:	4293      	cmp	r3, r2
 800360a:	f240 80b9 	bls.w	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 80b3 	beq.w	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	015a      	lsls	r2, r3, #5
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	4413      	add	r3, r2
 8003622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003626:	461a      	mov	r2, r3
 8003628:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800362c:	6093      	str	r3, [r2, #8]
 800362e:	e0a7      	b.n	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f003 0320 	and.w	r3, r3, #32
 8003636:	2b00      	cmp	r3, #0
 8003638:	d009      	beq.n	800364e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	015a      	lsls	r2, r3, #5
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	4413      	add	r3, r2
 8003642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003646:	461a      	mov	r2, r3
 8003648:	2320      	movs	r3, #32
 800364a:	6093      	str	r3, [r2, #8]
 800364c:	e098      	b.n	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003654:	2b00      	cmp	r3, #0
 8003656:	f040 8093 	bne.w	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	4a4b      	ldr	r2, [pc, #300]	; (800378c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d90f      	bls.n	8003682 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00a      	beq.n	8003682 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	015a      	lsls	r2, r3, #5
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	4413      	add	r3, r2
 8003674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003678:	461a      	mov	r2, r3
 800367a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800367e:	6093      	str	r3, [r2, #8]
 8003680:	e07e      	b.n	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	4613      	mov	r3, r2
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	4413      	add	r3, r2
 8003694:	3304      	adds	r3, #4
 8003696:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a1a      	ldr	r2, [r3, #32]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	0159      	lsls	r1, r3, #5
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	440b      	add	r3, r1
 80036a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ae:	1ad2      	subs	r2, r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d114      	bne.n	80036e4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d109      	bne.n	80036d6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80036cc:	461a      	mov	r2, r3
 80036ce:	2101      	movs	r1, #1
 80036d0:	f003 fc92 	bl	8006ff8 <USB_EP0_OutStart>
 80036d4:	e006      	b.n	80036e4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	441a      	add	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	4619      	mov	r1, r3
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f005 fee2 	bl	80094b4 <HAL_PCD_DataOutStageCallback>
 80036f0:	e046      	b.n	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	4a26      	ldr	r2, [pc, #152]	; (8003790 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d124      	bne.n	8003744 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	4413      	add	r3, r2
 800370c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003710:	461a      	mov	r2, r3
 8003712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003716:	6093      	str	r3, [r2, #8]
 8003718:	e032      	b.n	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d008      	beq.n	8003736 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	015a      	lsls	r2, r3, #5
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	4413      	add	r3, r2
 800372c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003730:	461a      	mov	r2, r3
 8003732:	2320      	movs	r3, #32
 8003734:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	b2db      	uxtb	r3, r3
 800373a:	4619      	mov	r1, r3
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f005 feb9 	bl	80094b4 <HAL_PCD_DataOutStageCallback>
 8003742:	e01d      	b.n	8003780 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d114      	bne.n	8003774 <PCD_EP_OutXfrComplete_int+0x1b0>
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	4613      	mov	r3, r2
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	4413      	add	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	f503 7319 	add.w	r3, r3, #612	; 0x264
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d108      	bne.n	8003774 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6818      	ldr	r0, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 800376c:	461a      	mov	r2, r3
 800376e:	2100      	movs	r1, #0
 8003770:	f003 fc42 	bl	8006ff8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	b2db      	uxtb	r3, r3
 8003778:	4619      	mov	r1, r3
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f005 fe9a 	bl	80094b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3720      	adds	r7, #32
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	4f54300a 	.word	0x4f54300a
 8003790:	4f54310a 	.word	0x4f54310a

08003794 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	333c      	adds	r3, #60	; 0x3c
 80037ac:	3304      	adds	r3, #4
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	015a      	lsls	r2, r3, #5
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	4413      	add	r3, r2
 80037ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a15      	ldr	r2, [pc, #84]	; (800381c <PCD_EP_OutSetupPacket_int+0x88>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d90e      	bls.n	80037e8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d009      	beq.n	80037e8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	015a      	lsls	r2, r3, #5
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4413      	add	r3, r2
 80037dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037e0:	461a      	mov	r2, r3
 80037e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037e6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f005 fe51 	bl	8009490 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	4a0a      	ldr	r2, [pc, #40]	; (800381c <PCD_EP_OutSetupPacket_int+0x88>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d90c      	bls.n	8003810 <PCD_EP_OutSetupPacket_int+0x7c>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	799b      	ldrb	r3, [r3, #6]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d108      	bne.n	8003810 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6818      	ldr	r0, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8003808:	461a      	mov	r2, r3
 800380a:	2101      	movs	r1, #1
 800380c:	f003 fbf4 	bl	8006ff8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	4f54300a 	.word	0x4f54300a

08003820 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	460b      	mov	r3, r1
 800382a:	70fb      	strb	r3, [r7, #3]
 800382c:	4613      	mov	r3, r2
 800382e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003838:	78fb      	ldrb	r3, [r7, #3]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d107      	bne.n	800384e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800383e:	883b      	ldrh	r3, [r7, #0]
 8003840:	0419      	lsls	r1, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	430a      	orrs	r2, r1
 800384a:	629a      	str	r2, [r3, #40]	; 0x28
 800384c:	e028      	b.n	80038a0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	4413      	add	r3, r2
 800385a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800385c:	2300      	movs	r3, #0
 800385e:	73fb      	strb	r3, [r7, #15]
 8003860:	e00d      	b.n	800387e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	3340      	adds	r3, #64	; 0x40
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	0c1b      	lsrs	r3, r3, #16
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	4413      	add	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003878:	7bfb      	ldrb	r3, [r7, #15]
 800387a:	3301      	adds	r3, #1
 800387c:	73fb      	strb	r3, [r7, #15]
 800387e:	7bfa      	ldrb	r2, [r7, #15]
 8003880:	78fb      	ldrb	r3, [r7, #3]
 8003882:	3b01      	subs	r3, #1
 8003884:	429a      	cmp	r2, r3
 8003886:	d3ec      	bcc.n	8003862 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003888:	883b      	ldrh	r3, [r7, #0]
 800388a:	0418      	lsls	r0, r3, #16
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6819      	ldr	r1, [r3, #0]
 8003890:	78fb      	ldrb	r3, [r7, #3]
 8003892:	3b01      	subs	r3, #1
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	4302      	orrs	r2, r0
 8003898:	3340      	adds	r3, #64	; 0x40
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
 80038b6:	460b      	mov	r3, r1
 80038b8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	887a      	ldrh	r2, [r7, #2]
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e267      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d075      	beq.n	80039f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003906:	4b88      	ldr	r3, [pc, #544]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 030c 	and.w	r3, r3, #12
 800390e:	2b04      	cmp	r3, #4
 8003910:	d00c      	beq.n	800392c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003912:	4b85      	ldr	r3, [pc, #532]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800391a:	2b08      	cmp	r3, #8
 800391c:	d112      	bne.n	8003944 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800391e:	4b82      	ldr	r3, [pc, #520]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003926:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800392a:	d10b      	bne.n	8003944 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800392c:	4b7e      	ldr	r3, [pc, #504]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d05b      	beq.n	80039f0 <HAL_RCC_OscConfig+0x108>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d157      	bne.n	80039f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e242      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800394c:	d106      	bne.n	800395c <HAL_RCC_OscConfig+0x74>
 800394e:	4b76      	ldr	r3, [pc, #472]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a75      	ldr	r2, [pc, #468]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	e01d      	b.n	8003998 <HAL_RCC_OscConfig+0xb0>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003964:	d10c      	bne.n	8003980 <HAL_RCC_OscConfig+0x98>
 8003966:	4b70      	ldr	r3, [pc, #448]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a6f      	ldr	r2, [pc, #444]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 800396c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	4b6d      	ldr	r3, [pc, #436]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a6c      	ldr	r2, [pc, #432]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800397c:	6013      	str	r3, [r2, #0]
 800397e:	e00b      	b.n	8003998 <HAL_RCC_OscConfig+0xb0>
 8003980:	4b69      	ldr	r3, [pc, #420]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a68      	ldr	r2, [pc, #416]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398a:	6013      	str	r3, [r2, #0]
 800398c:	4b66      	ldr	r3, [pc, #408]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a65      	ldr	r2, [pc, #404]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d013      	beq.n	80039c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a0:	f7fe f9b0 	bl	8001d04 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039a8:	f7fe f9ac 	bl	8001d04 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b64      	cmp	r3, #100	; 0x64
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e207      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ba:	4b5b      	ldr	r3, [pc, #364]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0xc0>
 80039c6:	e014      	b.n	80039f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c8:	f7fe f99c 	bl	8001d04 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d0:	f7fe f998 	bl	8001d04 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b64      	cmp	r3, #100	; 0x64
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e1f3      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e2:	4b51      	ldr	r3, [pc, #324]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f0      	bne.n	80039d0 <HAL_RCC_OscConfig+0xe8>
 80039ee:	e000      	b.n	80039f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d063      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039fe:	4b4a      	ldr	r3, [pc, #296]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 030c 	and.w	r3, r3, #12
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00b      	beq.n	8003a22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a0a:	4b47      	ldr	r3, [pc, #284]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d11c      	bne.n	8003a50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a16:	4b44      	ldr	r3, [pc, #272]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d116      	bne.n	8003a50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a22:	4b41      	ldr	r3, [pc, #260]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d005      	beq.n	8003a3a <HAL_RCC_OscConfig+0x152>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d001      	beq.n	8003a3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e1c7      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3a:	4b3b      	ldr	r3, [pc, #236]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4937      	ldr	r1, [pc, #220]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a4e:	e03a      	b.n	8003ac6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d020      	beq.n	8003a9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a58:	4b34      	ldr	r3, [pc, #208]	; (8003b2c <HAL_RCC_OscConfig+0x244>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5e:	f7fe f951 	bl	8001d04 <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a66:	f7fe f94d 	bl	8001d04 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e1a8      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a78:	4b2b      	ldr	r3, [pc, #172]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0f0      	beq.n	8003a66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a84:	4b28      	ldr	r3, [pc, #160]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4925      	ldr	r1, [pc, #148]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	600b      	str	r3, [r1, #0]
 8003a98:	e015      	b.n	8003ac6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a9a:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <HAL_RCC_OscConfig+0x244>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa0:	f7fe f930 	bl	8001d04 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aa8:	f7fe f92c 	bl	8001d04 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e187      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aba:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d1f0      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0308 	and.w	r3, r3, #8
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d036      	beq.n	8003b40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d016      	beq.n	8003b08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ada:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <HAL_RCC_OscConfig+0x248>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae0:	f7fe f910 	bl	8001d04 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ae8:	f7fe f90c 	bl	8001d04 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e167      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afa:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003afc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f0      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x200>
 8003b06:	e01b      	b.n	8003b40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <HAL_RCC_OscConfig+0x248>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b0e:	f7fe f8f9 	bl	8001d04 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b14:	e00e      	b.n	8003b34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b16:	f7fe f8f5 	bl	8001d04 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d907      	bls.n	8003b34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e150      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	42470000 	.word	0x42470000
 8003b30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b34:	4b88      	ldr	r3, [pc, #544]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1ea      	bne.n	8003b16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 8097 	beq.w	8003c7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b52:	4b81      	ldr	r3, [pc, #516]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10f      	bne.n	8003b7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]
 8003b62:	4b7d      	ldr	r3, [pc, #500]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	4a7c      	ldr	r2, [pc, #496]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b6e:	4b7a      	ldr	r3, [pc, #488]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b76:	60bb      	str	r3, [r7, #8]
 8003b78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7e:	4b77      	ldr	r3, [pc, #476]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d118      	bne.n	8003bbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b8a:	4b74      	ldr	r3, [pc, #464]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a73      	ldr	r2, [pc, #460]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b96:	f7fe f8b5 	bl	8001d04 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9e:	f7fe f8b1 	bl	8001d04 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e10c      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb0:	4b6a      	ldr	r3, [pc, #424]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d106      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x2ea>
 8003bc4:	4b64      	ldr	r3, [pc, #400]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc8:	4a63      	ldr	r2, [pc, #396]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	6713      	str	r3, [r2, #112]	; 0x70
 8003bd0:	e01c      	b.n	8003c0c <HAL_RCC_OscConfig+0x324>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b05      	cmp	r3, #5
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x30c>
 8003bda:	4b5f      	ldr	r3, [pc, #380]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bde:	4a5e      	ldr	r2, [pc, #376]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003be0:	f043 0304 	orr.w	r3, r3, #4
 8003be4:	6713      	str	r3, [r2, #112]	; 0x70
 8003be6:	4b5c      	ldr	r3, [pc, #368]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bea:	4a5b      	ldr	r2, [pc, #364]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bec:	f043 0301 	orr.w	r3, r3, #1
 8003bf0:	6713      	str	r3, [r2, #112]	; 0x70
 8003bf2:	e00b      	b.n	8003c0c <HAL_RCC_OscConfig+0x324>
 8003bf4:	4b58      	ldr	r3, [pc, #352]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf8:	4a57      	ldr	r2, [pc, #348]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	6713      	str	r3, [r2, #112]	; 0x70
 8003c00:	4b55      	ldr	r3, [pc, #340]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c04:	4a54      	ldr	r2, [pc, #336]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c06:	f023 0304 	bic.w	r3, r3, #4
 8003c0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d015      	beq.n	8003c40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c14:	f7fe f876 	bl	8001d04 <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1a:	e00a      	b.n	8003c32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c1c:	f7fe f872 	bl	8001d04 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e0cb      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c32:	4b49      	ldr	r3, [pc, #292]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0ee      	beq.n	8003c1c <HAL_RCC_OscConfig+0x334>
 8003c3e:	e014      	b.n	8003c6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c40:	f7fe f860 	bl	8001d04 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c46:	e00a      	b.n	8003c5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c48:	f7fe f85c 	bl	8001d04 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e0b5      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c5e:	4b3e      	ldr	r3, [pc, #248]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1ee      	bne.n	8003c48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c6a:	7dfb      	ldrb	r3, [r7, #23]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d105      	bne.n	8003c7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c70:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	4a38      	ldr	r2, [pc, #224]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80a1 	beq.w	8003dc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c86:	4b34      	ldr	r3, [pc, #208]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d05c      	beq.n	8003d4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d141      	bne.n	8003d1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9a:	4b31      	ldr	r3, [pc, #196]	; (8003d60 <HAL_RCC_OscConfig+0x478>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca0:	f7fe f830 	bl	8001d04 <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ca8:	f7fe f82c 	bl	8001d04 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e087      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cba:	4b27      	ldr	r3, [pc, #156]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	019b      	lsls	r3, r3, #6
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cdc:	085b      	lsrs	r3, r3, #1
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	041b      	lsls	r3, r3, #16
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce8:	061b      	lsls	r3, r3, #24
 8003cea:	491b      	ldr	r1, [pc, #108]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cf0:	4b1b      	ldr	r3, [pc, #108]	; (8003d60 <HAL_RCC_OscConfig+0x478>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf6:	f7fe f805 	bl	8001d04 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cfc:	e008      	b.n	8003d10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cfe:	f7fe f801 	bl	8001d04 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e05c      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d10:	4b11      	ldr	r3, [pc, #68]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0f0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x416>
 8003d1c:	e054      	b.n	8003dc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <HAL_RCC_OscConfig+0x478>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d24:	f7fd ffee 	bl	8001d04 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7fd ffea 	bl	8001d04 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e045      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d3e:	4b06      	ldr	r3, [pc, #24]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x444>
 8003d4a:	e03d      	b.n	8003dc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d107      	bne.n	8003d64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e038      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	40007000 	.word	0x40007000
 8003d60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d64:	4b1b      	ldr	r3, [pc, #108]	; (8003dd4 <HAL_RCC_OscConfig+0x4ec>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d028      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d121      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d11a      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d94:	4013      	ands	r3, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d111      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003daa:	085b      	lsrs	r3, r3, #1
 8003dac:	3b01      	subs	r3, #1
 8003dae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d107      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d001      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e000      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	40023800 	.word	0x40023800

08003dd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e0cc      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dec:	4b68      	ldr	r3, [pc, #416]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d90c      	bls.n	8003e14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfa:	4b65      	ldr	r3, [pc, #404]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e02:	4b63      	ldr	r3, [pc, #396]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0b8      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d020      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e2c:	4b59      	ldr	r3, [pc, #356]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a58      	ldr	r2, [pc, #352]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e44:	4b53      	ldr	r3, [pc, #332]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	4a52      	ldr	r2, [pc, #328]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e50:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	494d      	ldr	r1, [pc, #308]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d044      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d107      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e76:	4b47      	ldr	r3, [pc, #284]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d119      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e07f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d003      	beq.n	8003e96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d107      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e96:	4b3f      	ldr	r3, [pc, #252]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d109      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e06f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e067      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eb6:	4b37      	ldr	r3, [pc, #220]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f023 0203 	bic.w	r2, r3, #3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	4934      	ldr	r1, [pc, #208]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ec8:	f7fd ff1c 	bl	8001d04 <HAL_GetTick>
 8003ecc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ece:	e00a      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed0:	f7fd ff18 	bl	8001d04 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e04f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee6:	4b2b      	ldr	r3, [pc, #172]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 020c 	and.w	r2, r3, #12
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d1eb      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ef8:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d20c      	bcs.n	8003f20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f06:	4b22      	ldr	r3, [pc, #136]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0e:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e032      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d008      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f2c:	4b19      	ldr	r3, [pc, #100]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	4916      	ldr	r1, [pc, #88]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d009      	beq.n	8003f5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f4a:	4b12      	ldr	r3, [pc, #72]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	490e      	ldr	r1, [pc, #56]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f5e:	f000 f821 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8003f62:	4602      	mov	r2, r0
 8003f64:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	091b      	lsrs	r3, r3, #4
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	490a      	ldr	r1, [pc, #40]	; (8003f98 <HAL_RCC_ClockConfig+0x1c0>)
 8003f70:	5ccb      	ldrb	r3, [r1, r3]
 8003f72:	fa22 f303 	lsr.w	r3, r2, r3
 8003f76:	4a09      	ldr	r2, [pc, #36]	; (8003f9c <HAL_RCC_ClockConfig+0x1c4>)
 8003f78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f7a:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fd fe7c 	bl	8001c7c <HAL_InitTick>

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40023c00 	.word	0x40023c00
 8003f94:	40023800 	.word	0x40023800
 8003f98:	0800cf34 	.word	0x0800cf34
 8003f9c:	2000003c 	.word	0x2000003c
 8003fa0:	20000040 	.word	0x20000040

08003fa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fa8:	b094      	sub	sp, #80	; 0x50
 8003faa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	647b      	str	r3, [r7, #68]	; 0x44
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fbc:	4b79      	ldr	r3, [pc, #484]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d00d      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x40>
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	f200 80e1 	bhi.w	8004190 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x34>
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0x3a>
 8003fd6:	e0db      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fd8:	4b73      	ldr	r3, [pc, #460]	; (80041a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fda:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003fdc:	e0db      	b.n	8004196 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fde:	4b73      	ldr	r3, [pc, #460]	; (80041ac <HAL_RCC_GetSysClockFreq+0x208>)
 8003fe0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fe2:	e0d8      	b.n	8004196 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fe4:	4b6f      	ldr	r3, [pc, #444]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fee:	4b6d      	ldr	r3, [pc, #436]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d063      	beq.n	80040c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ffa:	4b6a      	ldr	r3, [pc, #424]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	099b      	lsrs	r3, r3, #6
 8004000:	2200      	movs	r2, #0
 8004002:	63bb      	str	r3, [r7, #56]	; 0x38
 8004004:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800400c:	633b      	str	r3, [r7, #48]	; 0x30
 800400e:	2300      	movs	r3, #0
 8004010:	637b      	str	r3, [r7, #52]	; 0x34
 8004012:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004016:	4622      	mov	r2, r4
 8004018:	462b      	mov	r3, r5
 800401a:	f04f 0000 	mov.w	r0, #0
 800401e:	f04f 0100 	mov.w	r1, #0
 8004022:	0159      	lsls	r1, r3, #5
 8004024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004028:	0150      	lsls	r0, r2, #5
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4621      	mov	r1, r4
 8004030:	1a51      	subs	r1, r2, r1
 8004032:	6139      	str	r1, [r7, #16]
 8004034:	4629      	mov	r1, r5
 8004036:	eb63 0301 	sbc.w	r3, r3, r1
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004048:	4659      	mov	r1, fp
 800404a:	018b      	lsls	r3, r1, #6
 800404c:	4651      	mov	r1, sl
 800404e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004052:	4651      	mov	r1, sl
 8004054:	018a      	lsls	r2, r1, #6
 8004056:	4651      	mov	r1, sl
 8004058:	ebb2 0801 	subs.w	r8, r2, r1
 800405c:	4659      	mov	r1, fp
 800405e:	eb63 0901 	sbc.w	r9, r3, r1
 8004062:	f04f 0200 	mov.w	r2, #0
 8004066:	f04f 0300 	mov.w	r3, #0
 800406a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800406e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004072:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004076:	4690      	mov	r8, r2
 8004078:	4699      	mov	r9, r3
 800407a:	4623      	mov	r3, r4
 800407c:	eb18 0303 	adds.w	r3, r8, r3
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	462b      	mov	r3, r5
 8004084:	eb49 0303 	adc.w	r3, r9, r3
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	f04f 0300 	mov.w	r3, #0
 8004092:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004096:	4629      	mov	r1, r5
 8004098:	024b      	lsls	r3, r1, #9
 800409a:	4621      	mov	r1, r4
 800409c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040a0:	4621      	mov	r1, r4
 80040a2:	024a      	lsls	r2, r1, #9
 80040a4:	4610      	mov	r0, r2
 80040a6:	4619      	mov	r1, r3
 80040a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040aa:	2200      	movs	r2, #0
 80040ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040b4:	f7fc f8dc 	bl	8000270 <__aeabi_uldivmod>
 80040b8:	4602      	mov	r2, r0
 80040ba:	460b      	mov	r3, r1
 80040bc:	4613      	mov	r3, r2
 80040be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040c0:	e058      	b.n	8004174 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040c2:	4b38      	ldr	r3, [pc, #224]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	099b      	lsrs	r3, r3, #6
 80040c8:	2200      	movs	r2, #0
 80040ca:	4618      	mov	r0, r3
 80040cc:	4611      	mov	r1, r2
 80040ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040d2:	623b      	str	r3, [r7, #32]
 80040d4:	2300      	movs	r3, #0
 80040d6:	627b      	str	r3, [r7, #36]	; 0x24
 80040d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040dc:	4642      	mov	r2, r8
 80040de:	464b      	mov	r3, r9
 80040e0:	f04f 0000 	mov.w	r0, #0
 80040e4:	f04f 0100 	mov.w	r1, #0
 80040e8:	0159      	lsls	r1, r3, #5
 80040ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040ee:	0150      	lsls	r0, r2, #5
 80040f0:	4602      	mov	r2, r0
 80040f2:	460b      	mov	r3, r1
 80040f4:	4641      	mov	r1, r8
 80040f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80040fa:	4649      	mov	r1, r9
 80040fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004100:	f04f 0200 	mov.w	r2, #0
 8004104:	f04f 0300 	mov.w	r3, #0
 8004108:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800410c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004110:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004114:	ebb2 040a 	subs.w	r4, r2, sl
 8004118:	eb63 050b 	sbc.w	r5, r3, fp
 800411c:	f04f 0200 	mov.w	r2, #0
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	00eb      	lsls	r3, r5, #3
 8004126:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800412a:	00e2      	lsls	r2, r4, #3
 800412c:	4614      	mov	r4, r2
 800412e:	461d      	mov	r5, r3
 8004130:	4643      	mov	r3, r8
 8004132:	18e3      	adds	r3, r4, r3
 8004134:	603b      	str	r3, [r7, #0]
 8004136:	464b      	mov	r3, r9
 8004138:	eb45 0303 	adc.w	r3, r5, r3
 800413c:	607b      	str	r3, [r7, #4]
 800413e:	f04f 0200 	mov.w	r2, #0
 8004142:	f04f 0300 	mov.w	r3, #0
 8004146:	e9d7 4500 	ldrd	r4, r5, [r7]
 800414a:	4629      	mov	r1, r5
 800414c:	028b      	lsls	r3, r1, #10
 800414e:	4621      	mov	r1, r4
 8004150:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004154:	4621      	mov	r1, r4
 8004156:	028a      	lsls	r2, r1, #10
 8004158:	4610      	mov	r0, r2
 800415a:	4619      	mov	r1, r3
 800415c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800415e:	2200      	movs	r2, #0
 8004160:	61bb      	str	r3, [r7, #24]
 8004162:	61fa      	str	r2, [r7, #28]
 8004164:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004168:	f7fc f882 	bl	8000270 <__aeabi_uldivmod>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4613      	mov	r3, r2
 8004172:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004174:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	0c1b      	lsrs	r3, r3, #16
 800417a:	f003 0303 	and.w	r3, r3, #3
 800417e:	3301      	adds	r3, #1
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004184:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004186:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004188:	fbb2 f3f3 	udiv	r3, r2, r3
 800418c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800418e:	e002      	b.n	8004196 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004190:	4b05      	ldr	r3, [pc, #20]	; (80041a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004192:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004196:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004198:	4618      	mov	r0, r3
 800419a:	3750      	adds	r7, #80	; 0x50
 800419c:	46bd      	mov	sp, r7
 800419e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041a2:	bf00      	nop
 80041a4:	40023800 	.word	0x40023800
 80041a8:	00f42400 	.word	0x00f42400
 80041ac:	007a1200 	.word	0x007a1200

080041b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041b4:	4b03      	ldr	r3, [pc, #12]	; (80041c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80041b6:	681b      	ldr	r3, [r3, #0]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	2000003c 	.word	0x2000003c

080041c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041cc:	f7ff fff0 	bl	80041b0 <HAL_RCC_GetHCLKFreq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	0a9b      	lsrs	r3, r3, #10
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	4903      	ldr	r1, [pc, #12]	; (80041ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40023800 	.word	0x40023800
 80041ec:	0800cf44 	.word	0x0800cf44

080041f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041f4:	f7ff ffdc 	bl	80041b0 <HAL_RCC_GetHCLKFreq>
 80041f8:	4602      	mov	r2, r0
 80041fa:	4b05      	ldr	r3, [pc, #20]	; (8004210 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	0b5b      	lsrs	r3, r3, #13
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	4903      	ldr	r1, [pc, #12]	; (8004214 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004206:	5ccb      	ldrb	r3, [r1, r3]
 8004208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800420c:	4618      	mov	r0, r3
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40023800 	.word	0x40023800
 8004214:	0800cf44 	.word	0x0800cf44

08004218 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004224:	2300      	movs	r3, #0
 8004226:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	2b00      	cmp	r3, #0
 8004232:	d105      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800423c:	2b00      	cmp	r3, #0
 800423e:	d035      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004240:	4b62      	ldr	r3, [pc, #392]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004246:	f7fd fd5d 	bl	8001d04 <HAL_GetTick>
 800424a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800424c:	e008      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800424e:	f7fd fd59 	bl	8001d04 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e0b0      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004260:	4b5b      	ldr	r3, [pc, #364]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1f0      	bne.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	019a      	lsls	r2, r3, #6
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	071b      	lsls	r3, r3, #28
 8004278:	4955      	ldr	r1, [pc, #340]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004280:	4b52      	ldr	r3, [pc, #328]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004282:	2201      	movs	r2, #1
 8004284:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004286:	f7fd fd3d 	bl	8001d04 <HAL_GetTick>
 800428a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800428c:	e008      	b.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800428e:	f7fd fd39 	bl	8001d04 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d901      	bls.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e090      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042a0:	4b4b      	ldr	r3, [pc, #300]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0f0      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 8083 	beq.w	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	4b44      	ldr	r3, [pc, #272]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	4a43      	ldr	r2, [pc, #268]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042c8:	6413      	str	r3, [r2, #64]	; 0x40
 80042ca:	4b41      	ldr	r3, [pc, #260]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042d6:	4b3f      	ldr	r3, [pc, #252]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a3e      	ldr	r2, [pc, #248]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042e2:	f7fd fd0f 	bl	8001d04 <HAL_GetTick>
 80042e6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042e8:	e008      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80042ea:	f7fd fd0b 	bl	8001d04 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d901      	bls.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e062      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042fc:	4b35      	ldr	r3, [pc, #212]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0f0      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004308:	4b31      	ldr	r3, [pc, #196]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800430a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004310:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d02f      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	429a      	cmp	r2, r3
 8004324:	d028      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004326:	4b2a      	ldr	r3, [pc, #168]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800432a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800432e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004330:	4b29      	ldr	r3, [pc, #164]	; (80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004332:	2201      	movs	r2, #1
 8004334:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004336:	4b28      	ldr	r3, [pc, #160]	; (80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800433c:	4a24      	ldr	r2, [pc, #144]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004342:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b01      	cmp	r3, #1
 800434c:	d114      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800434e:	f7fd fcd9 	bl	8001d04 <HAL_GetTick>
 8004352:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004354:	e00a      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004356:	f7fd fcd5 	bl	8001d04 <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	f241 3288 	movw	r2, #5000	; 0x1388
 8004364:	4293      	cmp	r3, r2
 8004366:	d901      	bls.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e02a      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436c:	4b18      	ldr	r3, [pc, #96]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800436e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0ee      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004380:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004384:	d10d      	bne.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004386:	4b12      	ldr	r3, [pc, #72]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800439a:	490d      	ldr	r1, [pc, #52]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800439c:	4313      	orrs	r3, r2
 800439e:	608b      	str	r3, [r1, #8]
 80043a0:	e005      	b.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043a2:	4b0b      	ldr	r3, [pc, #44]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043a8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043ac:	6093      	str	r3, [r2, #8]
 80043ae:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ba:	4905      	ldr	r1, [pc, #20]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	42470068 	.word	0x42470068
 80043d0:	40023800 	.word	0x40023800
 80043d4:	40007000 	.word	0x40007000
 80043d8:	42470e40 	.word	0x42470e40

080043dc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e073      	b.n	80044da <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	7f5b      	ldrb	r3, [r3, #29]
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d105      	bne.n	8004408 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7fd fa0c 	bl	8001820 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f003 0310 	and.w	r3, r3, #16
 8004418:	2b10      	cmp	r3, #16
 800441a:	d055      	beq.n	80044c8 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	22ca      	movs	r2, #202	; 0xca
 8004422:	625a      	str	r2, [r3, #36]	; 0x24
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2253      	movs	r2, #83	; 0x53
 800442a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f8dd 	bl	80045ec <RTC_EnterInitMode>
 8004432:	4603      	mov	r3, r0
 8004434:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004436:	7bfb      	ldrb	r3, [r7, #15]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d12c      	bne.n	8004496 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6812      	ldr	r2, [r2, #0]
 8004446:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800444a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800444e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6899      	ldr	r1, [r3, #8]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	431a      	orrs	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	695b      	ldr	r3, [r3, #20]
 8004464:	431a      	orrs	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	68d2      	ldr	r2, [r2, #12]
 8004476:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6919      	ldr	r1, [r3, #16]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	041a      	lsls	r2, r3, #16
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f8e4 	bl	800465a <RTC_ExitInitMode>
 8004492:	4603      	mov	r3, r0
 8004494:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004496:	7bfb      	ldrb	r3, [r7, #15]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d110      	bne.n	80044be <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044aa:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699a      	ldr	r2, [r3, #24]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	22ff      	movs	r2, #255	; 0xff
 80044c4:	625a      	str	r2, [r3, #36]	; 0x24
 80044c6:	e001      	b.n	80044cc <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80044c8:	2300      	movs	r3, #0
 80044ca:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80044cc:	7bfb      	ldrb	r3, [r7, #15]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d102      	bne.n	80044d8 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b086      	sub	sp, #24
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	60f8      	str	r0, [r7, #12]
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80044ee:	2300      	movs	r3, #0
 80044f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004514:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004518:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	b2db      	uxtb	r3, r3
 8004520:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004524:	b2da      	uxtb	r2, r3
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	b2db      	uxtb	r3, r3
 8004530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004534:	b2da      	uxtb	r2, r3
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004542:	b2da      	uxtb	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	0d9b      	lsrs	r3, r3, #22
 800454c:	b2db      	uxtb	r3, r3
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	b2da      	uxtb	r2, r3
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d11a      	bne.n	8004594 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	4618      	mov	r0, r3
 8004564:	f000 f89e 	bl	80046a4 <RTC_Bcd2ToByte>
 8004568:	4603      	mov	r3, r0
 800456a:	461a      	mov	r2, r3
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	785b      	ldrb	r3, [r3, #1]
 8004574:	4618      	mov	r0, r3
 8004576:	f000 f895 	bl	80046a4 <RTC_Bcd2ToByte>
 800457a:	4603      	mov	r3, r0
 800457c:	461a      	mov	r2, r3
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	789b      	ldrb	r3, [r3, #2]
 8004586:	4618      	mov	r0, r3
 8004588:	f000 f88c 	bl	80046a4 <RTC_Bcd2ToByte>
 800458c:	4603      	mov	r3, r0
 800458e:	461a      	mov	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a0d      	ldr	r2, [pc, #52]	; (80045e8 <HAL_RTC_WaitForSynchro+0x48>)
 80045b2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045b4:	f7fd fba6 	bl	8001d04 <HAL_GetTick>
 80045b8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045ba:	e009      	b.n	80045d0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80045bc:	f7fd fba2 	bl	8001d04 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045ca:	d901      	bls.n	80045d0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e007      	b.n	80045e0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d0ee      	beq.n	80045bc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	00017f5f 	.word	0x00017f5f

080045ec <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004606:	2b00      	cmp	r3, #0
 8004608:	d122      	bne.n	8004650 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68da      	ldr	r2, [r3, #12]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004618:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800461a:	f7fd fb73 	bl	8001d04 <HAL_GetTick>
 800461e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004620:	e00c      	b.n	800463c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004622:	f7fd fb6f 	bl	8001d04 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004630:	d904      	bls.n	800463c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2204      	movs	r2, #4
 8004636:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004646:	2b00      	cmp	r3, #0
 8004648:	d102      	bne.n	8004650 <RTC_EnterInitMode+0x64>
 800464a:	7bfb      	ldrb	r3, [r7, #15]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d1e8      	bne.n	8004622 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004650:	7bfb      	ldrb	r3, [r7, #15]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004674:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 0320 	and.w	r3, r3, #32
 8004680:	2b00      	cmp	r3, #0
 8004682:	d10a      	bne.n	800469a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7ff ff8b 	bl	80045a0 <HAL_RTC_WaitForSynchro>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d004      	beq.n	800469a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2204      	movs	r2, #4
 8004694:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800469a:	7bfb      	ldrb	r3, [r7, #15]
}
 800469c:	4618      	mov	r0, r3
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	091b      	lsrs	r3, r3, #4
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	461a      	mov	r2, r3
 80046ba:	4613      	mov	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	4413      	add	r3, r2
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	79fb      	ldrb	r3, [r7, #7]
 80046ca:	f003 030f 	and.w	r3, r3, #15
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	4413      	add	r3, r2
 80046d2:	b2db      	uxtb	r3, r3
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e07b      	b.n	80047ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d108      	bne.n	800470c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004702:	d009      	beq.n	8004718 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	61da      	str	r2, [r3, #28]
 800470a:	e005      	b.n	8004718 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d106      	bne.n	8004738 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fd f8d4 	bl	80018e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800474e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004760:	431a      	orrs	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	431a      	orrs	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004788:	431a      	orrs	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	69db      	ldr	r3, [r3, #28]
 800478e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800479c:	ea42 0103 	orr.w	r1, r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	0c1b      	lsrs	r3, r3, #16
 80047b6:	f003 0104 	and.w	r1, r3, #4
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047be:	f003 0210 	and.w	r2, r3, #16
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	69da      	ldr	r2, [r3, #28]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b088      	sub	sp, #32
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10e      	bne.n	8004834 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800481c:	2b00      	cmp	r3, #0
 800481e:	d009      	beq.n	8004834 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d004      	beq.n	8004834 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	4798      	blx	r3
    return;
 8004832:	e0ce      	b.n	80049d2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d009      	beq.n	8004852 <HAL_SPI_IRQHandler+0x5e>
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004844:	2b00      	cmp	r3, #0
 8004846:	d004      	beq.n	8004852 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	4798      	blx	r3
    return;
 8004850:	e0bf      	b.n	80049d2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	f003 0320 	and.w	r3, r3, #32
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10a      	bne.n	8004872 <HAL_SPI_IRQHandler+0x7e>
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004862:	2b00      	cmp	r3, #0
 8004864:	d105      	bne.n	8004872 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 80b0 	beq.w	80049d2 <HAL_SPI_IRQHandler+0x1de>
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b00      	cmp	r3, #0
 800487a:	f000 80aa 	beq.w	80049d2 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004884:	2b00      	cmp	r3, #0
 8004886:	d023      	beq.n	80048d0 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b03      	cmp	r3, #3
 8004892:	d011      	beq.n	80048b8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004898:	f043 0204 	orr.w	r2, r3, #4
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048a0:	2300      	movs	r3, #0
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	e00b      	b.n	80048d0 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048b8:	2300      	movs	r3, #0
 80048ba:	613b      	str	r3, [r7, #16]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	613b      	str	r3, [r7, #16]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	613b      	str	r3, [r7, #16]
 80048cc:	693b      	ldr	r3, [r7, #16]
        return;
 80048ce:	e080      	b.n	80049d2 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	f003 0320 	and.w	r3, r3, #32
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d014      	beq.n	8004904 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048de:	f043 0201 	orr.w	r2, r3, #1
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80048e6:	2300      	movs	r3, #0
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	60fb      	str	r3, [r7, #12]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004900:	601a      	str	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00c      	beq.n	8004928 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004912:	f043 0208 	orr.w	r2, r3, #8
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800491a:	2300      	movs	r3, #0
 800491c:	60bb      	str	r3, [r7, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	60bb      	str	r3, [r7, #8]
 8004926:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492c:	2b00      	cmp	r3, #0
 800492e:	d04f      	beq.n	80049d0 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685a      	ldr	r2, [r3, #4]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800493e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d104      	bne.n	800495c <HAL_SPI_IRQHandler+0x168>
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b00      	cmp	r3, #0
 800495a:	d034      	beq.n	80049c6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0203 	bic.w	r2, r2, #3
 800496a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004970:	2b00      	cmp	r3, #0
 8004972:	d011      	beq.n	8004998 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004978:	4a17      	ldr	r2, [pc, #92]	; (80049d8 <HAL_SPI_IRQHandler+0x1e4>)
 800497a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004980:	4618      	mov	r0, r3
 8004982:	f7fd fb70 	bl	8002066 <HAL_DMA_Abort_IT>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d005      	beq.n	8004998 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004990:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800499c:	2b00      	cmp	r3, #0
 800499e:	d016      	beq.n	80049ce <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049a4:	4a0c      	ldr	r2, [pc, #48]	; (80049d8 <HAL_SPI_IRQHandler+0x1e4>)
 80049a6:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7fd fb5a 	bl	8002066 <HAL_DMA_Abort_IT>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80049c4:	e003      	b.n	80049ce <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f808 	bl	80049dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80049cc:	e000      	b.n	80049d0 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80049ce:	bf00      	nop
    return;
 80049d0:	bf00      	nop
  }
}
 80049d2:	3720      	adds	r7, #32
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	080049f1 	.word	0x080049f1

080049dc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f7ff ffe6 	bl	80049dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a10:	bf00      	nop
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e038      	b.n	8004aa0 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d106      	bne.n	8004a48 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f7fc f812 	bl	8000a6c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	3308      	adds	r3, #8
 8004a50:	4619      	mov	r1, r3
 8004a52:	4610      	mov	r0, r2
 8004a54:	f000 ff46 	bl	80058e4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6818      	ldr	r0, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	461a      	mov	r2, r3
 8004a62:	68b9      	ldr	r1, [r7, #8]
 8004a64:	f000 ffa8 	bl	80059b8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6858      	ldr	r0, [r3, #4]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a74:	6879      	ldr	r1, [r7, #4]
 8004a76:	f000 ffd5 	bl	8005a24 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	6892      	ldr	r2, [r2, #8]
 8004a82:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	6892      	ldr	r2, [r2, #8]
 8004a8e:	f041 0101 	orr.w	r1, r1, #1
 8004a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e042      	b.n	8004b40 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7fd f838 	bl	8001b44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2224      	movs	r2, #36	; 0x24
 8004ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fc85 	bl	80053fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	691a      	ldr	r2, [r3, #16]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3708      	adds	r7, #8
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b0ba      	sub	sp, #232	; 0xe8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004b86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10f      	bne.n	8004bae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d009      	beq.n	8004bae <HAL_UART_IRQHandler+0x66>
 8004b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b9e:	f003 0320 	and.w	r3, r3, #32
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fb69 	bl	800527e <UART_Receive_IT>
      return;
 8004bac:	e25b      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004bae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 80de 	beq.w	8004d74 <HAL_UART_IRQHandler+0x22c>
 8004bb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d106      	bne.n	8004bd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 80d1 	beq.w	8004d74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00b      	beq.n	8004bf6 <HAL_UART_IRQHandler+0xae>
 8004bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bee:	f043 0201 	orr.w	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00b      	beq.n	8004c1a <HAL_UART_IRQHandler+0xd2>
 8004c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d005      	beq.n	8004c1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	f043 0202 	orr.w	r2, r3, #2
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00b      	beq.n	8004c3e <HAL_UART_IRQHandler+0xf6>
 8004c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d005      	beq.n	8004c3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c36:	f043 0204 	orr.w	r2, r3, #4
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d011      	beq.n	8004c6e <HAL_UART_IRQHandler+0x126>
 8004c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c4e:	f003 0320 	and.w	r3, r3, #32
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d105      	bne.n	8004c62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d005      	beq.n	8004c6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c66:	f043 0208 	orr.w	r2, r3, #8
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 81f2 	beq.w	800505c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c7c:	f003 0320 	and.w	r3, r3, #32
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d008      	beq.n	8004c96 <HAL_UART_IRQHandler+0x14e>
 8004c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c88:	f003 0320 	and.w	r3, r3, #32
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 faf4 	bl	800527e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca0:	2b40      	cmp	r3, #64	; 0x40
 8004ca2:	bf0c      	ite	eq
 8004ca4:	2301      	moveq	r3, #1
 8004ca6:	2300      	movne	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d103      	bne.n	8004cc2 <HAL_UART_IRQHandler+0x17a>
 8004cba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d04f      	beq.n	8004d62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f9fc 	bl	80050c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd2:	2b40      	cmp	r3, #64	; 0x40
 8004cd4:	d141      	bne.n	8004d5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	3314      	adds	r3, #20
 8004cdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ce4:	e853 3f00 	ldrex	r3, [r3]
 8004ce8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004cf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3314      	adds	r3, #20
 8004cfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004d02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004d06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004d0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004d12:	e841 2300 	strex	r3, r2, [r1]
 8004d16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1d9      	bne.n	8004cd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d013      	beq.n	8004d52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2e:	4a7e      	ldr	r2, [pc, #504]	; (8004f28 <HAL_UART_IRQHandler+0x3e0>)
 8004d30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7fd f995 	bl	8002066 <HAL_DMA_Abort_IT>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d016      	beq.n	8004d70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004d4c:	4610      	mov	r0, r2
 8004d4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d50:	e00e      	b.n	8004d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f99e 	bl	8005094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d58:	e00a      	b.n	8004d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f99a 	bl	8005094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d60:	e006      	b.n	8004d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f996 	bl	8005094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004d6e:	e175      	b.n	800505c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d70:	bf00      	nop
    return;
 8004d72:	e173      	b.n	800505c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	f040 814f 	bne.w	800501c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d82:	f003 0310 	and.w	r3, r3, #16
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 8148 	beq.w	800501c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 8141 	beq.w	800501c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60bb      	str	r3, [r7, #8]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	60bb      	str	r3, [r7, #8]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	60bb      	str	r3, [r7, #8]
 8004dae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dba:	2b40      	cmp	r3, #64	; 0x40
 8004dbc:	f040 80b6 	bne.w	8004f2c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004dcc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 8145 	beq.w	8005060 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004dda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004dde:	429a      	cmp	r2, r3
 8004de0:	f080 813e 	bcs.w	8005060 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004dea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df0:	69db      	ldr	r3, [r3, #28]
 8004df2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df6:	f000 8088 	beq.w	8004f0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	330c      	adds	r3, #12
 8004e00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e08:	e853 3f00 	ldrex	r3, [r3]
 8004e0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004e10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	330c      	adds	r3, #12
 8004e22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004e26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004e2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004e32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004e3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1d9      	bne.n	8004dfa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3314      	adds	r3, #20
 8004e4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e50:	e853 3f00 	ldrex	r3, [r3]
 8004e54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004e56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e58:	f023 0301 	bic.w	r3, r3, #1
 8004e5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	3314      	adds	r3, #20
 8004e66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004e6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004e6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004e72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e76:	e841 2300 	strex	r3, r2, [r1]
 8004e7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004e7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1e1      	bne.n	8004e46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	3314      	adds	r3, #20
 8004e88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e8c:	e853 3f00 	ldrex	r3, [r3]
 8004e90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	3314      	adds	r3, #20
 8004ea2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ea6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ea8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004eac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004eb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e3      	bne.n	8004e82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	330c      	adds	r3, #12
 8004ece:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed2:	e853 3f00 	ldrex	r3, [r3]
 8004ed6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004eda:	f023 0310 	bic.w	r3, r3, #16
 8004ede:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	330c      	adds	r3, #12
 8004ee8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004eec:	65ba      	str	r2, [r7, #88]	; 0x58
 8004eee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ef2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ef4:	e841 2300 	strex	r3, r2, [r1]
 8004ef8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004efa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1e3      	bne.n	8004ec8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fd f83e 	bl	8001f86 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	4619      	mov	r1, r3
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 f8c1 	bl	80050a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f26:	e09b      	b.n	8005060 <HAL_UART_IRQHandler+0x518>
 8004f28:	08005187 	.word	0x08005187
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 808e 	beq.w	8005064 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 8089 	beq.w	8005064 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	330c      	adds	r3, #12
 8004f58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f5c:	e853 3f00 	ldrex	r3, [r3]
 8004f60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	330c      	adds	r3, #12
 8004f72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004f76:	647a      	str	r2, [r7, #68]	; 0x44
 8004f78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f7e:	e841 2300 	strex	r3, r2, [r1]
 8004f82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1e3      	bne.n	8004f52 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3314      	adds	r3, #20
 8004f90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	623b      	str	r3, [r7, #32]
   return(result);
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	3314      	adds	r3, #20
 8004faa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004fae:	633a      	str	r2, [r7, #48]	; 0x30
 8004fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fb6:	e841 2300 	strex	r3, r2, [r1]
 8004fba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1e3      	bne.n	8004f8a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	330c      	adds	r3, #12
 8004fd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	e853 3f00 	ldrex	r3, [r3]
 8004fde:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f023 0310 	bic.w	r3, r3, #16
 8004fe6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	330c      	adds	r3, #12
 8004ff0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004ff4:	61fa      	str	r2, [r7, #28]
 8004ff6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	69b9      	ldr	r1, [r7, #24]
 8004ffa:	69fa      	ldr	r2, [r7, #28]
 8004ffc:	e841 2300 	strex	r3, r2, [r1]
 8005000:	617b      	str	r3, [r7, #20]
   return(result);
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e3      	bne.n	8004fd0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800500e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005012:	4619      	mov	r1, r3
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f847 	bl	80050a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800501a:	e023      	b.n	8005064 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800501c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005024:	2b00      	cmp	r3, #0
 8005026:	d009      	beq.n	800503c <HAL_UART_IRQHandler+0x4f4>
 8005028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800502c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f8ba 	bl	80051ae <UART_Transmit_IT>
    return;
 800503a:	e014      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800503c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00e      	beq.n	8005066 <HAL_UART_IRQHandler+0x51e>
 8005048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800504c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f8fa 	bl	800524e <UART_EndTransmit_IT>
    return;
 800505a:	e004      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
    return;
 800505c:	bf00      	nop
 800505e:	e002      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
      return;
 8005060:	bf00      	nop
 8005062:	e000      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
      return;
 8005064:	bf00      	nop
  }
}
 8005066:	37e8      	adds	r7, #232	; 0xe8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	460b      	mov	r3, r1
 80050b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b095      	sub	sp, #84	; 0x54
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	330c      	adds	r3, #12
 80050ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050d2:	e853 3f00 	ldrex	r3, [r3]
 80050d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80050d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	330c      	adds	r3, #12
 80050e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050e8:	643a      	str	r2, [r7, #64]	; 0x40
 80050ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80050ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80050f0:	e841 2300 	strex	r3, r2, [r1]
 80050f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1e5      	bne.n	80050c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	3314      	adds	r3, #20
 8005102:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005104:	6a3b      	ldr	r3, [r7, #32]
 8005106:	e853 3f00 	ldrex	r3, [r3]
 800510a:	61fb      	str	r3, [r7, #28]
   return(result);
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f023 0301 	bic.w	r3, r3, #1
 8005112:	64bb      	str	r3, [r7, #72]	; 0x48
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	3314      	adds	r3, #20
 800511a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800511c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800511e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005120:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005122:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005124:	e841 2300 	strex	r3, r2, [r1]
 8005128:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800512a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512c:	2b00      	cmp	r3, #0
 800512e:	d1e5      	bne.n	80050fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005134:	2b01      	cmp	r3, #1
 8005136:	d119      	bne.n	800516c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	330c      	adds	r3, #12
 800513e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	e853 3f00 	ldrex	r3, [r3]
 8005146:	60bb      	str	r3, [r7, #8]
   return(result);
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	f023 0310 	bic.w	r3, r3, #16
 800514e:	647b      	str	r3, [r7, #68]	; 0x44
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	330c      	adds	r3, #12
 8005156:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005158:	61ba      	str	r2, [r7, #24]
 800515a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6979      	ldr	r1, [r7, #20]
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	e841 2300 	strex	r3, r2, [r1]
 8005164:	613b      	str	r3, [r7, #16]
   return(result);
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e5      	bne.n	8005138 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	631a      	str	r2, [r3, #48]	; 0x30
}
 800517a:	bf00      	nop
 800517c:	3754      	adds	r7, #84	; 0x54
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b084      	sub	sp, #16
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005192:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f7ff ff77 	bl	8005094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051a6:	bf00      	nop
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b085      	sub	sp, #20
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b21      	cmp	r3, #33	; 0x21
 80051c0:	d13e      	bne.n	8005240 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ca:	d114      	bne.n	80051f6 <UART_Transmit_IT+0x48>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d110      	bne.n	80051f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	881b      	ldrh	r3, [r3, #0]
 80051de:	461a      	mov	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	1c9a      	adds	r2, r3, #2
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	621a      	str	r2, [r3, #32]
 80051f4:	e008      	b.n	8005208 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	1c59      	adds	r1, r3, #1
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6211      	str	r1, [r2, #32]
 8005200:	781a      	ldrb	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800520c:	b29b      	uxth	r3, r3
 800520e:	3b01      	subs	r3, #1
 8005210:	b29b      	uxth	r3, r3
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	4619      	mov	r1, r3
 8005216:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10f      	bne.n	800523c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800522a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800523a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800523c:	2300      	movs	r3, #0
 800523e:	e000      	b.n	8005242 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005240:	2302      	movs	r3, #2
  }
}
 8005242:	4618      	mov	r0, r3
 8005244:	3714      	adds	r7, #20
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b082      	sub	sp, #8
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68da      	ldr	r2, [r3, #12]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005264:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2220      	movs	r2, #32
 800526a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7ff fefc 	bl	800506c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b08c      	sub	sp, #48	; 0x30
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b22      	cmp	r3, #34	; 0x22
 8005290:	f040 80ae 	bne.w	80053f0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800529c:	d117      	bne.n	80052ce <UART_Receive_IT+0x50>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d113      	bne.n	80052ce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80052a6:	2300      	movs	r3, #0
 80052a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052bc:	b29a      	uxth	r2, r3
 80052be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c6:	1c9a      	adds	r2, r3, #2
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	629a      	str	r2, [r3, #40]	; 0x28
 80052cc:	e026      	b.n	800531c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80052d4:	2300      	movs	r3, #0
 80052d6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052e0:	d007      	beq.n	80052f2 <UART_Receive_IT+0x74>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10a      	bne.n	8005300 <UART_Receive_IT+0x82>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	b2da      	uxtb	r2, r3
 80052fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fc:	701a      	strb	r2, [r3, #0]
 80052fe:	e008      	b.n	8005312 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	b2db      	uxtb	r3, r3
 8005308:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800530c:	b2da      	uxtb	r2, r3
 800530e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005310:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005316:	1c5a      	adds	r2, r3, #1
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005320:	b29b      	uxth	r3, r3
 8005322:	3b01      	subs	r3, #1
 8005324:	b29b      	uxth	r3, r3
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	4619      	mov	r1, r3
 800532a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800532c:	2b00      	cmp	r3, #0
 800532e:	d15d      	bne.n	80053ec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0220 	bic.w	r2, r2, #32
 800533e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800534e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	695a      	ldr	r2, [r3, #20]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 0201 	bic.w	r2, r2, #1
 800535e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2220      	movs	r2, #32
 8005364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	2b01      	cmp	r3, #1
 8005374:	d135      	bne.n	80053e2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	330c      	adds	r3, #12
 8005382:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	e853 3f00 	ldrex	r3, [r3]
 800538a:	613b      	str	r3, [r7, #16]
   return(result);
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	f023 0310 	bic.w	r3, r3, #16
 8005392:	627b      	str	r3, [r7, #36]	; 0x24
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	330c      	adds	r3, #12
 800539a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800539c:	623a      	str	r2, [r7, #32]
 800539e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a0:	69f9      	ldr	r1, [r7, #28]
 80053a2:	6a3a      	ldr	r2, [r7, #32]
 80053a4:	e841 2300 	strex	r3, r2, [r1]
 80053a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1e5      	bne.n	800537c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0310 	and.w	r3, r3, #16
 80053ba:	2b10      	cmp	r3, #16
 80053bc:	d10a      	bne.n	80053d4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053be:	2300      	movs	r3, #0
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	60fb      	str	r3, [r7, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053d8:	4619      	mov	r1, r3
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7ff fe64 	bl	80050a8 <HAL_UARTEx_RxEventCallback>
 80053e0:	e002      	b.n	80053e8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7ff fe4c 	bl	8005080 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053e8:	2300      	movs	r3, #0
 80053ea:	e002      	b.n	80053f2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	e000      	b.n	80053f2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80053f0:	2302      	movs	r3, #2
  }
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3730      	adds	r7, #48	; 0x30
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
	...

080053fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005400:	b0c0      	sub	sp, #256	; 0x100
 8005402:	af00      	add	r7, sp, #0
 8005404:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005418:	68d9      	ldr	r1, [r3, #12]
 800541a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	ea40 0301 	orr.w	r3, r0, r1
 8005424:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800542a:	689a      	ldr	r2, [r3, #8]
 800542c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	431a      	orrs	r2, r3
 8005434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	431a      	orrs	r2, r3
 800543c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	4313      	orrs	r3, r2
 8005444:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005454:	f021 010c 	bic.w	r1, r1, #12
 8005458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005462:	430b      	orrs	r3, r1
 8005464:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005476:	6999      	ldr	r1, [r3, #24]
 8005478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	ea40 0301 	orr.w	r3, r0, r1
 8005482:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	4b8f      	ldr	r3, [pc, #572]	; (80056c8 <UART_SetConfig+0x2cc>)
 800548c:	429a      	cmp	r2, r3
 800548e:	d005      	beq.n	800549c <UART_SetConfig+0xa0>
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	4b8d      	ldr	r3, [pc, #564]	; (80056cc <UART_SetConfig+0x2d0>)
 8005498:	429a      	cmp	r2, r3
 800549a:	d104      	bne.n	80054a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800549c:	f7fe fea8 	bl	80041f0 <HAL_RCC_GetPCLK2Freq>
 80054a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80054a4:	e003      	b.n	80054ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054a6:	f7fe fe8f 	bl	80041c8 <HAL_RCC_GetPCLK1Freq>
 80054aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054b2:	69db      	ldr	r3, [r3, #28]
 80054b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054b8:	f040 810c 	bne.w	80056d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054c0:	2200      	movs	r2, #0
 80054c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80054c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80054ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80054ce:	4622      	mov	r2, r4
 80054d0:	462b      	mov	r3, r5
 80054d2:	1891      	adds	r1, r2, r2
 80054d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80054d6:	415b      	adcs	r3, r3
 80054d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054de:	4621      	mov	r1, r4
 80054e0:	eb12 0801 	adds.w	r8, r2, r1
 80054e4:	4629      	mov	r1, r5
 80054e6:	eb43 0901 	adc.w	r9, r3, r1
 80054ea:	f04f 0200 	mov.w	r2, #0
 80054ee:	f04f 0300 	mov.w	r3, #0
 80054f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054fe:	4690      	mov	r8, r2
 8005500:	4699      	mov	r9, r3
 8005502:	4623      	mov	r3, r4
 8005504:	eb18 0303 	adds.w	r3, r8, r3
 8005508:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800550c:	462b      	mov	r3, r5
 800550e:	eb49 0303 	adc.w	r3, r9, r3
 8005512:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005522:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005526:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800552a:	460b      	mov	r3, r1
 800552c:	18db      	adds	r3, r3, r3
 800552e:	653b      	str	r3, [r7, #80]	; 0x50
 8005530:	4613      	mov	r3, r2
 8005532:	eb42 0303 	adc.w	r3, r2, r3
 8005536:	657b      	str	r3, [r7, #84]	; 0x54
 8005538:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800553c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005540:	f7fa fe96 	bl	8000270 <__aeabi_uldivmod>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4b61      	ldr	r3, [pc, #388]	; (80056d0 <UART_SetConfig+0x2d4>)
 800554a:	fba3 2302 	umull	r2, r3, r3, r2
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	011c      	lsls	r4, r3, #4
 8005552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005556:	2200      	movs	r2, #0
 8005558:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800555c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005560:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005564:	4642      	mov	r2, r8
 8005566:	464b      	mov	r3, r9
 8005568:	1891      	adds	r1, r2, r2
 800556a:	64b9      	str	r1, [r7, #72]	; 0x48
 800556c:	415b      	adcs	r3, r3
 800556e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005570:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005574:	4641      	mov	r1, r8
 8005576:	eb12 0a01 	adds.w	sl, r2, r1
 800557a:	4649      	mov	r1, r9
 800557c:	eb43 0b01 	adc.w	fp, r3, r1
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	f04f 0300 	mov.w	r3, #0
 8005588:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800558c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005590:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005594:	4692      	mov	sl, r2
 8005596:	469b      	mov	fp, r3
 8005598:	4643      	mov	r3, r8
 800559a:	eb1a 0303 	adds.w	r3, sl, r3
 800559e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055a2:	464b      	mov	r3, r9
 80055a4:	eb4b 0303 	adc.w	r3, fp, r3
 80055a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80055ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80055bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80055c0:	460b      	mov	r3, r1
 80055c2:	18db      	adds	r3, r3, r3
 80055c4:	643b      	str	r3, [r7, #64]	; 0x40
 80055c6:	4613      	mov	r3, r2
 80055c8:	eb42 0303 	adc.w	r3, r2, r3
 80055cc:	647b      	str	r3, [r7, #68]	; 0x44
 80055ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80055d6:	f7fa fe4b 	bl	8000270 <__aeabi_uldivmod>
 80055da:	4602      	mov	r2, r0
 80055dc:	460b      	mov	r3, r1
 80055de:	4611      	mov	r1, r2
 80055e0:	4b3b      	ldr	r3, [pc, #236]	; (80056d0 <UART_SetConfig+0x2d4>)
 80055e2:	fba3 2301 	umull	r2, r3, r3, r1
 80055e6:	095b      	lsrs	r3, r3, #5
 80055e8:	2264      	movs	r2, #100	; 0x64
 80055ea:	fb02 f303 	mul.w	r3, r2, r3
 80055ee:	1acb      	subs	r3, r1, r3
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80055f6:	4b36      	ldr	r3, [pc, #216]	; (80056d0 <UART_SetConfig+0x2d4>)
 80055f8:	fba3 2302 	umull	r2, r3, r3, r2
 80055fc:	095b      	lsrs	r3, r3, #5
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005604:	441c      	add	r4, r3
 8005606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800560a:	2200      	movs	r2, #0
 800560c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005610:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005614:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005618:	4642      	mov	r2, r8
 800561a:	464b      	mov	r3, r9
 800561c:	1891      	adds	r1, r2, r2
 800561e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005620:	415b      	adcs	r3, r3
 8005622:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005624:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005628:	4641      	mov	r1, r8
 800562a:	1851      	adds	r1, r2, r1
 800562c:	6339      	str	r1, [r7, #48]	; 0x30
 800562e:	4649      	mov	r1, r9
 8005630:	414b      	adcs	r3, r1
 8005632:	637b      	str	r3, [r7, #52]	; 0x34
 8005634:	f04f 0200 	mov.w	r2, #0
 8005638:	f04f 0300 	mov.w	r3, #0
 800563c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005640:	4659      	mov	r1, fp
 8005642:	00cb      	lsls	r3, r1, #3
 8005644:	4651      	mov	r1, sl
 8005646:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800564a:	4651      	mov	r1, sl
 800564c:	00ca      	lsls	r2, r1, #3
 800564e:	4610      	mov	r0, r2
 8005650:	4619      	mov	r1, r3
 8005652:	4603      	mov	r3, r0
 8005654:	4642      	mov	r2, r8
 8005656:	189b      	adds	r3, r3, r2
 8005658:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800565c:	464b      	mov	r3, r9
 800565e:	460a      	mov	r2, r1
 8005660:	eb42 0303 	adc.w	r3, r2, r3
 8005664:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005674:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005678:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800567c:	460b      	mov	r3, r1
 800567e:	18db      	adds	r3, r3, r3
 8005680:	62bb      	str	r3, [r7, #40]	; 0x28
 8005682:	4613      	mov	r3, r2
 8005684:	eb42 0303 	adc.w	r3, r2, r3
 8005688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800568a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800568e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005692:	f7fa fded 	bl	8000270 <__aeabi_uldivmod>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4b0d      	ldr	r3, [pc, #52]	; (80056d0 <UART_SetConfig+0x2d4>)
 800569c:	fba3 1302 	umull	r1, r3, r3, r2
 80056a0:	095b      	lsrs	r3, r3, #5
 80056a2:	2164      	movs	r1, #100	; 0x64
 80056a4:	fb01 f303 	mul.w	r3, r1, r3
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	3332      	adds	r3, #50	; 0x32
 80056ae:	4a08      	ldr	r2, [pc, #32]	; (80056d0 <UART_SetConfig+0x2d4>)
 80056b0:	fba2 2303 	umull	r2, r3, r2, r3
 80056b4:	095b      	lsrs	r3, r3, #5
 80056b6:	f003 0207 	and.w	r2, r3, #7
 80056ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4422      	add	r2, r4
 80056c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056c4:	e106      	b.n	80058d4 <UART_SetConfig+0x4d8>
 80056c6:	bf00      	nop
 80056c8:	40011000 	.word	0x40011000
 80056cc:	40011400 	.word	0x40011400
 80056d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056d8:	2200      	movs	r2, #0
 80056da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80056e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80056e6:	4642      	mov	r2, r8
 80056e8:	464b      	mov	r3, r9
 80056ea:	1891      	adds	r1, r2, r2
 80056ec:	6239      	str	r1, [r7, #32]
 80056ee:	415b      	adcs	r3, r3
 80056f0:	627b      	str	r3, [r7, #36]	; 0x24
 80056f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056f6:	4641      	mov	r1, r8
 80056f8:	1854      	adds	r4, r2, r1
 80056fa:	4649      	mov	r1, r9
 80056fc:	eb43 0501 	adc.w	r5, r3, r1
 8005700:	f04f 0200 	mov.w	r2, #0
 8005704:	f04f 0300 	mov.w	r3, #0
 8005708:	00eb      	lsls	r3, r5, #3
 800570a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800570e:	00e2      	lsls	r2, r4, #3
 8005710:	4614      	mov	r4, r2
 8005712:	461d      	mov	r5, r3
 8005714:	4643      	mov	r3, r8
 8005716:	18e3      	adds	r3, r4, r3
 8005718:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800571c:	464b      	mov	r3, r9
 800571e:	eb45 0303 	adc.w	r3, r5, r3
 8005722:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005732:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005736:	f04f 0200 	mov.w	r2, #0
 800573a:	f04f 0300 	mov.w	r3, #0
 800573e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005742:	4629      	mov	r1, r5
 8005744:	008b      	lsls	r3, r1, #2
 8005746:	4621      	mov	r1, r4
 8005748:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800574c:	4621      	mov	r1, r4
 800574e:	008a      	lsls	r2, r1, #2
 8005750:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005754:	f7fa fd8c 	bl	8000270 <__aeabi_uldivmod>
 8005758:	4602      	mov	r2, r0
 800575a:	460b      	mov	r3, r1
 800575c:	4b60      	ldr	r3, [pc, #384]	; (80058e0 <UART_SetConfig+0x4e4>)
 800575e:	fba3 2302 	umull	r2, r3, r3, r2
 8005762:	095b      	lsrs	r3, r3, #5
 8005764:	011c      	lsls	r4, r3, #4
 8005766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800576a:	2200      	movs	r2, #0
 800576c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005770:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005774:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005778:	4642      	mov	r2, r8
 800577a:	464b      	mov	r3, r9
 800577c:	1891      	adds	r1, r2, r2
 800577e:	61b9      	str	r1, [r7, #24]
 8005780:	415b      	adcs	r3, r3
 8005782:	61fb      	str	r3, [r7, #28]
 8005784:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005788:	4641      	mov	r1, r8
 800578a:	1851      	adds	r1, r2, r1
 800578c:	6139      	str	r1, [r7, #16]
 800578e:	4649      	mov	r1, r9
 8005790:	414b      	adcs	r3, r1
 8005792:	617b      	str	r3, [r7, #20]
 8005794:	f04f 0200 	mov.w	r2, #0
 8005798:	f04f 0300 	mov.w	r3, #0
 800579c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057a0:	4659      	mov	r1, fp
 80057a2:	00cb      	lsls	r3, r1, #3
 80057a4:	4651      	mov	r1, sl
 80057a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057aa:	4651      	mov	r1, sl
 80057ac:	00ca      	lsls	r2, r1, #3
 80057ae:	4610      	mov	r0, r2
 80057b0:	4619      	mov	r1, r3
 80057b2:	4603      	mov	r3, r0
 80057b4:	4642      	mov	r2, r8
 80057b6:	189b      	adds	r3, r3, r2
 80057b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80057bc:	464b      	mov	r3, r9
 80057be:	460a      	mov	r2, r1
 80057c0:	eb42 0303 	adc.w	r3, r2, r3
 80057c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80057c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80057d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80057d4:	f04f 0200 	mov.w	r2, #0
 80057d8:	f04f 0300 	mov.w	r3, #0
 80057dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80057e0:	4649      	mov	r1, r9
 80057e2:	008b      	lsls	r3, r1, #2
 80057e4:	4641      	mov	r1, r8
 80057e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057ea:	4641      	mov	r1, r8
 80057ec:	008a      	lsls	r2, r1, #2
 80057ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80057f2:	f7fa fd3d 	bl	8000270 <__aeabi_uldivmod>
 80057f6:	4602      	mov	r2, r0
 80057f8:	460b      	mov	r3, r1
 80057fa:	4611      	mov	r1, r2
 80057fc:	4b38      	ldr	r3, [pc, #224]	; (80058e0 <UART_SetConfig+0x4e4>)
 80057fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	2264      	movs	r2, #100	; 0x64
 8005806:	fb02 f303 	mul.w	r3, r2, r3
 800580a:	1acb      	subs	r3, r1, r3
 800580c:	011b      	lsls	r3, r3, #4
 800580e:	3332      	adds	r3, #50	; 0x32
 8005810:	4a33      	ldr	r2, [pc, #204]	; (80058e0 <UART_SetConfig+0x4e4>)
 8005812:	fba2 2303 	umull	r2, r3, r2, r3
 8005816:	095b      	lsrs	r3, r3, #5
 8005818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800581c:	441c      	add	r4, r3
 800581e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005822:	2200      	movs	r2, #0
 8005824:	673b      	str	r3, [r7, #112]	; 0x70
 8005826:	677a      	str	r2, [r7, #116]	; 0x74
 8005828:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800582c:	4642      	mov	r2, r8
 800582e:	464b      	mov	r3, r9
 8005830:	1891      	adds	r1, r2, r2
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	415b      	adcs	r3, r3
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800583c:	4641      	mov	r1, r8
 800583e:	1851      	adds	r1, r2, r1
 8005840:	6039      	str	r1, [r7, #0]
 8005842:	4649      	mov	r1, r9
 8005844:	414b      	adcs	r3, r1
 8005846:	607b      	str	r3, [r7, #4]
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	f04f 0300 	mov.w	r3, #0
 8005850:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005854:	4659      	mov	r1, fp
 8005856:	00cb      	lsls	r3, r1, #3
 8005858:	4651      	mov	r1, sl
 800585a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800585e:	4651      	mov	r1, sl
 8005860:	00ca      	lsls	r2, r1, #3
 8005862:	4610      	mov	r0, r2
 8005864:	4619      	mov	r1, r3
 8005866:	4603      	mov	r3, r0
 8005868:	4642      	mov	r2, r8
 800586a:	189b      	adds	r3, r3, r2
 800586c:	66bb      	str	r3, [r7, #104]	; 0x68
 800586e:	464b      	mov	r3, r9
 8005870:	460a      	mov	r2, r1
 8005872:	eb42 0303 	adc.w	r3, r2, r3
 8005876:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	663b      	str	r3, [r7, #96]	; 0x60
 8005882:	667a      	str	r2, [r7, #100]	; 0x64
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	f04f 0300 	mov.w	r3, #0
 800588c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005890:	4649      	mov	r1, r9
 8005892:	008b      	lsls	r3, r1, #2
 8005894:	4641      	mov	r1, r8
 8005896:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800589a:	4641      	mov	r1, r8
 800589c:	008a      	lsls	r2, r1, #2
 800589e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80058a2:	f7fa fce5 	bl	8000270 <__aeabi_uldivmod>
 80058a6:	4602      	mov	r2, r0
 80058a8:	460b      	mov	r3, r1
 80058aa:	4b0d      	ldr	r3, [pc, #52]	; (80058e0 <UART_SetConfig+0x4e4>)
 80058ac:	fba3 1302 	umull	r1, r3, r3, r2
 80058b0:	095b      	lsrs	r3, r3, #5
 80058b2:	2164      	movs	r1, #100	; 0x64
 80058b4:	fb01 f303 	mul.w	r3, r1, r3
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	011b      	lsls	r3, r3, #4
 80058bc:	3332      	adds	r3, #50	; 0x32
 80058be:	4a08      	ldr	r2, [pc, #32]	; (80058e0 <UART_SetConfig+0x4e4>)
 80058c0:	fba2 2303 	umull	r2, r3, r2, r3
 80058c4:	095b      	lsrs	r3, r3, #5
 80058c6:	f003 020f 	and.w	r2, r3, #15
 80058ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4422      	add	r2, r4
 80058d2:	609a      	str	r2, [r3, #8]
}
 80058d4:	bf00      	nop
 80058d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80058da:	46bd      	mov	sp, r7
 80058dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058e0:	51eb851f 	.word	0x51eb851f

080058e4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058f8:	683a      	ldr	r2, [r7, #0]
 80058fa:	6812      	ldr	r2, [r2, #0]
 80058fc:	f023 0101 	bic.w	r1, r3, #1
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	2b08      	cmp	r3, #8
 800590c:	d102      	bne.n	8005914 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800590e:	2340      	movs	r3, #64	; 0x40
 8005910:	617b      	str	r3, [r7, #20]
 8005912:	e001      	b.n	8005918 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005914:	2300      	movs	r3, #0
 8005916:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005924:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800592a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005930:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005936:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800593c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8005942:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8005948:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800594e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8005954:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800595a:	4313      	orrs	r3, r2
 800595c:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	4313      	orrs	r3, r2
 8005966:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	4313      	orrs	r3, r2
 8005970:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8005972:	4b10      	ldr	r3, [pc, #64]	; (80059b4 <FSMC_NORSRAM_Init+0xd0>)
 8005974:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800597c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005984:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	43db      	mvns	r3, r3
 8005994:	ea02 0103 	and.w	r1, r2, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	4319      	orrs	r1, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	371c      	adds	r7, #28
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr
 80059b4:	0008fb7f 	.word	0x0008fb7f

080059b8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	1c5a      	adds	r2, r3, #1
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059ce:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	011b      	lsls	r3, r3, #4
 80059dc:	431a      	orrs	r2, r3
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	021b      	lsls	r3, r3, #8
 80059e4:	431a      	orrs	r2, r3
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	041b      	lsls	r3, r3, #16
 80059ec:	431a      	orrs	r2, r3
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	3b01      	subs	r3, #1
 80059f4:	051b      	lsls	r3, r3, #20
 80059f6:	431a      	orrs	r2, r3
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	3b02      	subs	r3, #2
 80059fe:	061b      	lsls	r3, r3, #24
 8005a00:	431a      	orrs	r2, r3
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	3201      	adds	r2, #1
 8005a0c:	4319      	orrs	r1, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
	...

08005a24 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
 8005a30:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a38:	d11d      	bne.n	8005a76 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a42:	4b13      	ldr	r3, [pc, #76]	; (8005a90 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005a44:	4013      	ands	r3, r2
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	6811      	ldr	r1, [r2, #0]
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	6852      	ldr	r2, [r2, #4]
 8005a4e:	0112      	lsls	r2, r2, #4
 8005a50:	4311      	orrs	r1, r2
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	6892      	ldr	r2, [r2, #8]
 8005a56:	0212      	lsls	r2, r2, #8
 8005a58:	4311      	orrs	r1, r2
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	6992      	ldr	r2, [r2, #24]
 8005a5e:	4311      	orrs	r1, r2
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	68d2      	ldr	r2, [r2, #12]
 8005a64:	0412      	lsls	r2, r2, #16
 8005a66:	430a      	orrs	r2, r1
 8005a68:	ea43 0102 	orr.w	r1, r3, r2
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005a74:	e005      	b.n	8005a82 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	cff00000 	.word	0xcff00000

08005a94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a94:	b084      	sub	sp, #16
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b084      	sub	sp, #16
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
 8005a9e:	f107 001c 	add.w	r0, r7, #28
 8005aa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005aa6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d123      	bne.n	8005af6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005ac2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005ad6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d105      	bne.n	8005aea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f001 fae2 	bl	80070b4 <USB_CoreReset>
 8005af0:	4603      	mov	r3, r0
 8005af2:	73fb      	strb	r3, [r7, #15]
 8005af4:	e01b      	b.n	8005b2e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f001 fad6 	bl	80070b4 <USB_CoreReset>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005b0c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d106      	bne.n	8005b22 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b18:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	639a      	str	r2, [r3, #56]	; 0x38
 8005b20:	e005      	b.n	8005b2e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b26:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b2e:	7fbb      	ldrb	r3, [r7, #30]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d10b      	bne.n	8005b4c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f043 0206 	orr.w	r2, r3, #6
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f043 0220 	orr.w	r2, r3, #32
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b58:	b004      	add	sp, #16
 8005b5a:	4770      	bx	lr

08005b5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b087      	sub	sp, #28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	4613      	mov	r3, r2
 8005b68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005b6a:	79fb      	ldrb	r3, [r7, #7]
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d165      	bne.n	8005c3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	4a41      	ldr	r2, [pc, #260]	; (8005c78 <USB_SetTurnaroundTime+0x11c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d906      	bls.n	8005b86 <USB_SetTurnaroundTime+0x2a>
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	4a40      	ldr	r2, [pc, #256]	; (8005c7c <USB_SetTurnaroundTime+0x120>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d202      	bcs.n	8005b86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005b80:	230f      	movs	r3, #15
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	e062      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	4a3c      	ldr	r2, [pc, #240]	; (8005c7c <USB_SetTurnaroundTime+0x120>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d306      	bcc.n	8005b9c <USB_SetTurnaroundTime+0x40>
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	4a3b      	ldr	r2, [pc, #236]	; (8005c80 <USB_SetTurnaroundTime+0x124>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d202      	bcs.n	8005b9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005b96:	230e      	movs	r3, #14
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	e057      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	4a38      	ldr	r2, [pc, #224]	; (8005c80 <USB_SetTurnaroundTime+0x124>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d306      	bcc.n	8005bb2 <USB_SetTurnaroundTime+0x56>
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	4a37      	ldr	r2, [pc, #220]	; (8005c84 <USB_SetTurnaroundTime+0x128>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d202      	bcs.n	8005bb2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005bac:	230d      	movs	r3, #13
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	e04c      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4a33      	ldr	r2, [pc, #204]	; (8005c84 <USB_SetTurnaroundTime+0x128>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d306      	bcc.n	8005bc8 <USB_SetTurnaroundTime+0x6c>
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	4a32      	ldr	r2, [pc, #200]	; (8005c88 <USB_SetTurnaroundTime+0x12c>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d802      	bhi.n	8005bc8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005bc2:	230c      	movs	r3, #12
 8005bc4:	617b      	str	r3, [r7, #20]
 8005bc6:	e041      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	4a2f      	ldr	r2, [pc, #188]	; (8005c88 <USB_SetTurnaroundTime+0x12c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d906      	bls.n	8005bde <USB_SetTurnaroundTime+0x82>
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4a2e      	ldr	r2, [pc, #184]	; (8005c8c <USB_SetTurnaroundTime+0x130>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d802      	bhi.n	8005bde <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005bd8:	230b      	movs	r3, #11
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	e036      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	4a2a      	ldr	r2, [pc, #168]	; (8005c8c <USB_SetTurnaroundTime+0x130>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d906      	bls.n	8005bf4 <USB_SetTurnaroundTime+0x98>
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	4a29      	ldr	r2, [pc, #164]	; (8005c90 <USB_SetTurnaroundTime+0x134>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d802      	bhi.n	8005bf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005bee:	230a      	movs	r3, #10
 8005bf0:	617b      	str	r3, [r7, #20]
 8005bf2:	e02b      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	4a26      	ldr	r2, [pc, #152]	; (8005c90 <USB_SetTurnaroundTime+0x134>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d906      	bls.n	8005c0a <USB_SetTurnaroundTime+0xae>
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4a25      	ldr	r2, [pc, #148]	; (8005c94 <USB_SetTurnaroundTime+0x138>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d202      	bcs.n	8005c0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005c04:	2309      	movs	r3, #9
 8005c06:	617b      	str	r3, [r7, #20]
 8005c08:	e020      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	4a21      	ldr	r2, [pc, #132]	; (8005c94 <USB_SetTurnaroundTime+0x138>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d306      	bcc.n	8005c20 <USB_SetTurnaroundTime+0xc4>
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	4a20      	ldr	r2, [pc, #128]	; (8005c98 <USB_SetTurnaroundTime+0x13c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d802      	bhi.n	8005c20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005c1a:	2308      	movs	r3, #8
 8005c1c:	617b      	str	r3, [r7, #20]
 8005c1e:	e015      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	4a1d      	ldr	r2, [pc, #116]	; (8005c98 <USB_SetTurnaroundTime+0x13c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d906      	bls.n	8005c36 <USB_SetTurnaroundTime+0xda>
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4a1c      	ldr	r2, [pc, #112]	; (8005c9c <USB_SetTurnaroundTime+0x140>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d202      	bcs.n	8005c36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005c30:	2307      	movs	r3, #7
 8005c32:	617b      	str	r3, [r7, #20]
 8005c34:	e00a      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005c36:	2306      	movs	r3, #6
 8005c38:	617b      	str	r3, [r7, #20]
 8005c3a:	e007      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005c3c:	79fb      	ldrb	r3, [r7, #7]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d102      	bne.n	8005c48 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005c42:	2309      	movs	r3, #9
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	e001      	b.n	8005c4c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005c48:	2309      	movs	r3, #9
 8005c4a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	68da      	ldr	r2, [r3, #12]
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	029b      	lsls	r3, r3, #10
 8005c60:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005c64:	431a      	orrs	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	371c      	adds	r7, #28
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	00d8acbf 	.word	0x00d8acbf
 8005c7c:	00e4e1c0 	.word	0x00e4e1c0
 8005c80:	00f42400 	.word	0x00f42400
 8005c84:	01067380 	.word	0x01067380
 8005c88:	011a499f 	.word	0x011a499f
 8005c8c:	01312cff 	.word	0x01312cff
 8005c90:	014ca43f 	.word	0x014ca43f
 8005c94:	016e3600 	.word	0x016e3600
 8005c98:	01a6ab1f 	.word	0x01a6ab1f
 8005c9c:	01e84800 	.word	0x01e84800

08005ca0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f043 0201 	orr.w	r2, r3, #1
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f023 0201 	bic.w	r2, r3, #1
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	460b      	mov	r3, r1
 8005cee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005d00:	78fb      	ldrb	r3, [r7, #3]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d115      	bne.n	8005d32 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d12:	200a      	movs	r0, #10
 8005d14:	f7fc f802 	bl	8001d1c <HAL_Delay>
      ms += 10U;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	330a      	adds	r3, #10
 8005d1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f001 f939 	bl	8006f96 <USB_GetMode>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d01e      	beq.n	8005d68 <USB_SetCurrentMode+0x84>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2bc7      	cmp	r3, #199	; 0xc7
 8005d2e:	d9f0      	bls.n	8005d12 <USB_SetCurrentMode+0x2e>
 8005d30:	e01a      	b.n	8005d68 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d115      	bne.n	8005d64 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d44:	200a      	movs	r0, #10
 8005d46:	f7fb ffe9 	bl	8001d1c <HAL_Delay>
      ms += 10U;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	330a      	adds	r3, #10
 8005d4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f001 f920 	bl	8006f96 <USB_GetMode>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d005      	beq.n	8005d68 <USB_SetCurrentMode+0x84>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2bc7      	cmp	r3, #199	; 0xc7
 8005d60:	d9f0      	bls.n	8005d44 <USB_SetCurrentMode+0x60>
 8005d62:	e001      	b.n	8005d68 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e005      	b.n	8005d74 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2bc8      	cmp	r3, #200	; 0xc8
 8005d6c:	d101      	bne.n	8005d72 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e000      	b.n	8005d74 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d7c:	b084      	sub	sp, #16
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b086      	sub	sp, #24
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005d96:	2300      	movs	r3, #0
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	e009      	b.n	8005db0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	3340      	adds	r3, #64	; 0x40
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	2200      	movs	r2, #0
 8005da8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	3301      	adds	r3, #1
 8005dae:	613b      	str	r3, [r7, #16]
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	2b0e      	cmp	r3, #14
 8005db4:	d9f2      	bls.n	8005d9c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005db6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d11c      	bne.n	8005df8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005dcc:	f043 0302 	orr.w	r3, r3, #2
 8005dd0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dee:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	639a      	str	r2, [r3, #56]	; 0x38
 8005df6:	e00b      	b.n	8005e10 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e08:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005e16:	461a      	mov	r2, r3
 8005e18:	2300      	movs	r3, #0
 8005e1a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e1c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d10d      	bne.n	8005e40 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005e24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d104      	bne.n	8005e36 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 f968 	bl	8006104 <USB_SetDevSpeed>
 8005e34:	e008      	b.n	8005e48 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005e36:	2101      	movs	r1, #1
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f963 	bl	8006104 <USB_SetDevSpeed>
 8005e3e:	e003      	b.n	8005e48 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005e40:	2103      	movs	r1, #3
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f95e 	bl	8006104 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005e48:	2110      	movs	r1, #16
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f8fa 	bl	8006044 <USB_FlushTxFifo>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f924 	bl	80060a8 <USB_FlushRxFifo>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e70:	461a      	mov	r2, r3
 8005e72:	2300      	movs	r3, #0
 8005e74:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	2300      	movs	r3, #0
 8005e80:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e88:	461a      	mov	r2, r3
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e8e:	2300      	movs	r3, #0
 8005e90:	613b      	str	r3, [r7, #16]
 8005e92:	e043      	b.n	8005f1c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005eaa:	d118      	bne.n	8005ede <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10a      	bne.n	8005ec8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ec4:	6013      	str	r3, [r2, #0]
 8005ec6:	e013      	b.n	8005ef0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	e008      	b.n	8005ef0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eea:	461a      	mov	r2, r3
 8005eec:	2300      	movs	r3, #0
 8005eee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005efc:	461a      	mov	r2, r3
 8005efe:	2300      	movs	r3, #0
 8005f00:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f0e:	461a      	mov	r2, r3
 8005f10:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	3301      	adds	r3, #1
 8005f1a:	613b      	str	r3, [r7, #16]
 8005f1c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005f20:	461a      	mov	r2, r3
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d3b5      	bcc.n	8005e94 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f28:	2300      	movs	r3, #0
 8005f2a:	613b      	str	r3, [r7, #16]
 8005f2c:	e043      	b.n	8005fb6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f44:	d118      	bne.n	8005f78 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10a      	bne.n	8005f62 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f58:	461a      	mov	r2, r3
 8005f5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005f5e:	6013      	str	r3, [r2, #0]
 8005f60:	e013      	b.n	8005f8a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	015a      	lsls	r2, r3, #5
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	4413      	add	r3, r2
 8005f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f6e:	461a      	mov	r2, r3
 8005f70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f74:	6013      	str	r3, [r2, #0]
 8005f76:	e008      	b.n	8005f8a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f84:	461a      	mov	r2, r3
 8005f86:	2300      	movs	r3, #0
 8005f88:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	015a      	lsls	r2, r3, #5
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4413      	add	r3, r2
 8005f92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f96:	461a      	mov	r2, r3
 8005f98:	2300      	movs	r3, #0
 8005f9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	015a      	lsls	r2, r3, #5
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa8:	461a      	mov	r2, r3
 8005faa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005fae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	613b      	str	r3, [r7, #16]
 8005fb6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005fba:	461a      	mov	r2, r3
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d3b5      	bcc.n	8005f2e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fd4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005fe2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005fe4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d105      	bne.n	8005ff8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	699b      	ldr	r3, [r3, #24]
 8005ff0:	f043 0210 	orr.w	r2, r3, #16
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	699a      	ldr	r2, [r3, #24]
 8005ffc:	4b10      	ldr	r3, [pc, #64]	; (8006040 <USB_DevInit+0x2c4>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006004:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	f043 0208 	orr.w	r2, r3, #8
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006018:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800601c:	2b01      	cmp	r3, #1
 800601e:	d107      	bne.n	8006030 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006028:	f043 0304 	orr.w	r3, r3, #4
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006030:	7dfb      	ldrb	r3, [r7, #23]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3718      	adds	r7, #24
 8006036:	46bd      	mov	sp, r7
 8006038:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800603c:	b004      	add	sp, #16
 800603e:	4770      	bx	lr
 8006040:	803c3800 	.word	0x803c3800

08006044 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	3301      	adds	r3, #1
 8006056:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800605e:	d901      	bls.n	8006064 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e01b      	b.n	800609c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	daf2      	bge.n	8006052 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	019b      	lsls	r3, r3, #6
 8006074:	f043 0220 	orr.w	r2, r3, #32
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3301      	adds	r3, #1
 8006080:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006088:	d901      	bls.n	800608e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e006      	b.n	800609c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b20      	cmp	r3, #32
 8006098:	d0f0      	beq.n	800607c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	3301      	adds	r3, #1
 80060b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80060c0:	d901      	bls.n	80060c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e018      	b.n	80060f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	daf2      	bge.n	80060b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2210      	movs	r2, #16
 80060d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3301      	adds	r3, #1
 80060dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80060e4:	d901      	bls.n	80060ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e006      	b.n	80060f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b10      	cmp	r3, #16
 80060f4:	d0f0      	beq.n	80060d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006104:	b480      	push	{r7}
 8006106:	b085      	sub	sp, #20
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	460b      	mov	r3, r1
 800610e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	68f9      	ldr	r1, [r7, #12]
 8006120:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006124:	4313      	orrs	r3, r2
 8006126:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3714      	adds	r7, #20
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr

08006136 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006136:	b480      	push	{r7}
 8006138:	b087      	sub	sp, #28
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 0306 	and.w	r3, r3, #6
 800614e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d102      	bne.n	800615c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006156:	2300      	movs	r3, #0
 8006158:	75fb      	strb	r3, [r7, #23]
 800615a:	e00a      	b.n	8006172 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2b02      	cmp	r3, #2
 8006160:	d002      	beq.n	8006168 <USB_GetDevSpeed+0x32>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2b06      	cmp	r3, #6
 8006166:	d102      	bne.n	800616e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006168:	2302      	movs	r3, #2
 800616a:	75fb      	strb	r3, [r7, #23]
 800616c:	e001      	b.n	8006172 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800616e:	230f      	movs	r3, #15
 8006170:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006172:	7dfb      	ldrb	r3, [r7, #23]
}
 8006174:	4618      	mov	r0, r3
 8006176:	371c      	adds	r7, #28
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	785b      	ldrb	r3, [r3, #1]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d13a      	bne.n	8006212 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061a2:	69da      	ldr	r2, [r3, #28]
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	f003 030f 	and.w	r3, r3, #15
 80061ac:	2101      	movs	r1, #1
 80061ae:	fa01 f303 	lsl.w	r3, r1, r3
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	68f9      	ldr	r1, [r7, #12]
 80061b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061ba:	4313      	orrs	r3, r2
 80061bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	015a      	lsls	r2, r3, #5
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	4413      	add	r3, r2
 80061c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d155      	bne.n	8006280 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	791b      	ldrb	r3, [r3, #4]
 80061ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80061f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	059b      	lsls	r3, r3, #22
 80061f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80061f8:	4313      	orrs	r3, r2
 80061fa:	68ba      	ldr	r2, [r7, #8]
 80061fc:	0151      	lsls	r1, r2, #5
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	440a      	add	r2, r1
 8006202:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800620a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	e036      	b.n	8006280 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006218:	69da      	ldr	r2, [r3, #28]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	f003 030f 	and.w	r3, r3, #15
 8006222:	2101      	movs	r1, #1
 8006224:	fa01 f303 	lsl.w	r3, r1, r3
 8006228:	041b      	lsls	r3, r3, #16
 800622a:	68f9      	ldr	r1, [r7, #12]
 800622c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006230:	4313      	orrs	r3, r2
 8006232:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	015a      	lsls	r2, r3, #5
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4413      	add	r3, r2
 800623c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d11a      	bne.n	8006280 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	4413      	add	r3, r2
 8006252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	791b      	ldrb	r3, [r3, #4]
 8006264:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006266:	430b      	orrs	r3, r1
 8006268:	4313      	orrs	r3, r2
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	0151      	lsls	r1, r2, #5
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	440a      	add	r2, r1
 8006272:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800627a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800627e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
	...

08006290 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	785b      	ldrb	r3, [r3, #1]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d161      	bne.n	8006370 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062c2:	d11f      	bne.n	8006304 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	0151      	lsls	r1, r2, #5
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	440a      	add	r2, r1
 80062da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80062e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	015a      	lsls	r2, r3, #5
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	4413      	add	r3, r2
 80062ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	0151      	lsls	r1, r2, #5
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	440a      	add	r2, r1
 80062fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006302:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800630a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	f003 030f 	and.w	r3, r3, #15
 8006314:	2101      	movs	r1, #1
 8006316:	fa01 f303 	lsl.w	r3, r1, r3
 800631a:	b29b      	uxth	r3, r3
 800631c:	43db      	mvns	r3, r3
 800631e:	68f9      	ldr	r1, [r7, #12]
 8006320:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006324:	4013      	ands	r3, r2
 8006326:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800632e:	69da      	ldr	r2, [r3, #28]
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	f003 030f 	and.w	r3, r3, #15
 8006338:	2101      	movs	r1, #1
 800633a:	fa01 f303 	lsl.w	r3, r1, r3
 800633e:	b29b      	uxth	r3, r3
 8006340:	43db      	mvns	r3, r3
 8006342:	68f9      	ldr	r1, [r7, #12]
 8006344:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006348:	4013      	ands	r3, r2
 800634a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	015a      	lsls	r2, r3, #5
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	4413      	add	r3, r2
 8006354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	0159      	lsls	r1, r3, #5
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	440b      	add	r3, r1
 8006362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006366:	4619      	mov	r1, r3
 8006368:	4b35      	ldr	r3, [pc, #212]	; (8006440 <USB_DeactivateEndpoint+0x1b0>)
 800636a:	4013      	ands	r3, r2
 800636c:	600b      	str	r3, [r1, #0]
 800636e:	e060      	b.n	8006432 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	015a      	lsls	r2, r3, #5
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	4413      	add	r3, r2
 8006378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006382:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006386:	d11f      	bne.n	80063c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	015a      	lsls	r2, r3, #5
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	4413      	add	r3, r2
 8006390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68ba      	ldr	r2, [r7, #8]
 8006398:	0151      	lsls	r1, r2, #5
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	440a      	add	r2, r1
 800639e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80063a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	0151      	lsls	r1, r2, #5
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	440a      	add	r2, r1
 80063be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	f003 030f 	and.w	r3, r3, #15
 80063d8:	2101      	movs	r1, #1
 80063da:	fa01 f303 	lsl.w	r3, r1, r3
 80063de:	041b      	lsls	r3, r3, #16
 80063e0:	43db      	mvns	r3, r3
 80063e2:	68f9      	ldr	r1, [r7, #12]
 80063e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063e8:	4013      	ands	r3, r2
 80063ea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063f2:	69da      	ldr	r2, [r3, #28]
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	f003 030f 	and.w	r3, r3, #15
 80063fc:	2101      	movs	r1, #1
 80063fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006402:	041b      	lsls	r3, r3, #16
 8006404:	43db      	mvns	r3, r3
 8006406:	68f9      	ldr	r1, [r7, #12]
 8006408:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800640c:	4013      	ands	r3, r2
 800640e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	015a      	lsls	r2, r3, #5
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4413      	add	r3, r2
 8006418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	0159      	lsls	r1, r3, #5
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	440b      	add	r3, r1
 8006426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800642a:	4619      	mov	r1, r3
 800642c:	4b05      	ldr	r3, [pc, #20]	; (8006444 <USB_DeactivateEndpoint+0x1b4>)
 800642e:	4013      	ands	r3, r2
 8006430:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3714      	adds	r7, #20
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr
 8006440:	ec337800 	.word	0xec337800
 8006444:	eff37800 	.word	0xeff37800

08006448 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b08a      	sub	sp, #40	; 0x28
 800644c:	af02      	add	r7, sp, #8
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	4613      	mov	r3, r2
 8006454:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	785b      	ldrb	r3, [r3, #1]
 8006464:	2b01      	cmp	r3, #1
 8006466:	f040 817a 	bne.w	800675e <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d132      	bne.n	80064d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	015a      	lsls	r2, r3, #5
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	4413      	add	r3, r2
 800647a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	69ba      	ldr	r2, [r7, #24]
 8006482:	0151      	lsls	r1, r2, #5
 8006484:	69fa      	ldr	r2, [r7, #28]
 8006486:	440a      	add	r2, r1
 8006488:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800648c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006490:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006494:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	015a      	lsls	r2, r3, #5
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	4413      	add	r3, r2
 800649e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	69ba      	ldr	r2, [r7, #24]
 80064a6:	0151      	lsls	r1, r2, #5
 80064a8:	69fa      	ldr	r2, [r7, #28]
 80064aa:	440a      	add	r2, r1
 80064ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80064b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	015a      	lsls	r2, r3, #5
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	4413      	add	r3, r2
 80064be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	69ba      	ldr	r2, [r7, #24]
 80064c6:	0151      	lsls	r1, r2, #5
 80064c8:	69fa      	ldr	r2, [r7, #28]
 80064ca:	440a      	add	r2, r1
 80064cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064d0:	0cdb      	lsrs	r3, r3, #19
 80064d2:	04db      	lsls	r3, r3, #19
 80064d4:	6113      	str	r3, [r2, #16]
 80064d6:	e092      	b.n	80065fe <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	015a      	lsls	r2, r3, #5
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	4413      	add	r3, r2
 80064e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	0151      	lsls	r1, r2, #5
 80064ea:	69fa      	ldr	r2, [r7, #28]
 80064ec:	440a      	add	r2, r1
 80064ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064f2:	0cdb      	lsrs	r3, r3, #19
 80064f4:	04db      	lsls	r3, r3, #19
 80064f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	015a      	lsls	r2, r3, #5
 80064fc:	69fb      	ldr	r3, [r7, #28]
 80064fe:	4413      	add	r3, r2
 8006500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	69ba      	ldr	r2, [r7, #24]
 8006508:	0151      	lsls	r1, r2, #5
 800650a:	69fa      	ldr	r2, [r7, #28]
 800650c:	440a      	add	r2, r1
 800650e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006512:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006516:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800651a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d11a      	bne.n	8006558 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	691a      	ldr	r2, [r3, #16]
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	429a      	cmp	r2, r3
 800652c:	d903      	bls.n	8006536 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	4413      	add	r3, r2
 800653e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006542:	691b      	ldr	r3, [r3, #16]
 8006544:	69ba      	ldr	r2, [r7, #24]
 8006546:	0151      	lsls	r1, r2, #5
 8006548:	69fa      	ldr	r2, [r7, #28]
 800654a:	440a      	add	r2, r1
 800654c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006550:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006554:	6113      	str	r3, [r2, #16]
 8006556:	e01b      	b.n	8006590 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	015a      	lsls	r2, r3, #5
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	4413      	add	r3, r2
 8006560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006564:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	6919      	ldr	r1, [r3, #16]
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	440b      	add	r3, r1
 8006570:	1e59      	subs	r1, r3, #1
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	fbb1 f3f3 	udiv	r3, r1, r3
 800657a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800657c:	4ba2      	ldr	r3, [pc, #648]	; (8006808 <USB_EPStartXfer+0x3c0>)
 800657e:	400b      	ands	r3, r1
 8006580:	69b9      	ldr	r1, [r7, #24]
 8006582:	0148      	lsls	r0, r1, #5
 8006584:	69f9      	ldr	r1, [r7, #28]
 8006586:	4401      	add	r1, r0
 8006588:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800658c:	4313      	orrs	r3, r2
 800658e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	015a      	lsls	r2, r3, #5
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	4413      	add	r3, r2
 8006598:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065a6:	69b9      	ldr	r1, [r7, #24]
 80065a8:	0148      	lsls	r0, r1, #5
 80065aa:	69f9      	ldr	r1, [r7, #28]
 80065ac:	4401      	add	r1, r0
 80065ae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80065b2:	4313      	orrs	r3, r2
 80065b4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	791b      	ldrb	r3, [r3, #4]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d11f      	bne.n	80065fe <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	0151      	lsls	r1, r2, #5
 80065d0:	69fa      	ldr	r2, [r7, #28]
 80065d2:	440a      	add	r2, r1
 80065d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065d8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80065dc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	69ba      	ldr	r2, [r7, #24]
 80065ee:	0151      	lsls	r1, r2, #5
 80065f0:	69fa      	ldr	r2, [r7, #28]
 80065f2:	440a      	add	r2, r1
 80065f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80065fc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80065fe:	79fb      	ldrb	r3, [r7, #7]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d14b      	bne.n	800669c <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	69db      	ldr	r3, [r3, #28]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d009      	beq.n	8006620 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	015a      	lsls	r2, r3, #5
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	4413      	add	r3, r2
 8006614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006618:	461a      	mov	r2, r3
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	791b      	ldrb	r3, [r3, #4]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d128      	bne.n	800667a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006634:	2b00      	cmp	r3, #0
 8006636:	d110      	bne.n	800665a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	015a      	lsls	r2, r3, #5
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	4413      	add	r3, r2
 8006640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69ba      	ldr	r2, [r7, #24]
 8006648:	0151      	lsls	r1, r2, #5
 800664a:	69fa      	ldr	r2, [r7, #28]
 800664c:	440a      	add	r2, r1
 800664e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006652:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006656:	6013      	str	r3, [r2, #0]
 8006658:	e00f      	b.n	800667a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	69ba      	ldr	r2, [r7, #24]
 800666a:	0151      	lsls	r1, r2, #5
 800666c:	69fa      	ldr	r2, [r7, #28]
 800666e:	440a      	add	r2, r1
 8006670:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006678:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	015a      	lsls	r2, r3, #5
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	4413      	add	r3, r2
 8006682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	0151      	lsls	r1, r2, #5
 800668c:	69fa      	ldr	r2, [r7, #28]
 800668e:	440a      	add	r2, r1
 8006690:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006694:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006698:	6013      	str	r3, [r2, #0]
 800669a:	e165      	b.n	8006968 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	69ba      	ldr	r2, [r7, #24]
 80066ac:	0151      	lsls	r1, r2, #5
 80066ae:	69fa      	ldr	r2, [r7, #28]
 80066b0:	440a      	add	r2, r1
 80066b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80066ba:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	791b      	ldrb	r3, [r3, #4]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d015      	beq.n	80066f0 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 814d 	beq.w	8006968 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	f003 030f 	and.w	r3, r3, #15
 80066de:	2101      	movs	r1, #1
 80066e0:	fa01 f303 	lsl.w	r3, r1, r3
 80066e4:	69f9      	ldr	r1, [r7, #28]
 80066e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066ea:	4313      	orrs	r3, r2
 80066ec:	634b      	str	r3, [r1, #52]	; 0x34
 80066ee:	e13b      	b.n	8006968 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d110      	bne.n	8006722 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	0151      	lsls	r1, r2, #5
 8006712:	69fa      	ldr	r2, [r7, #28]
 8006714:	440a      	add	r2, r1
 8006716:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800671a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	e00f      	b.n	8006742 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	015a      	lsls	r2, r3, #5
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	4413      	add	r3, r2
 800672a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	0151      	lsls	r1, r2, #5
 8006734:	69fa      	ldr	r2, [r7, #28]
 8006736:	440a      	add	r2, r1
 8006738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800673c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006740:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	68d9      	ldr	r1, [r3, #12]
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	781a      	ldrb	r2, [r3, #0]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	b298      	uxth	r0, r3
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	4603      	mov	r3, r0
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f000 f9b8 	bl	8006acc <USB_WritePacket>
 800675c:	e104      	b.n	8006968 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	015a      	lsls	r2, r3, #5
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	4413      	add	r3, r2
 8006766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	69ba      	ldr	r2, [r7, #24]
 800676e:	0151      	lsls	r1, r2, #5
 8006770:	69fa      	ldr	r2, [r7, #28]
 8006772:	440a      	add	r2, r1
 8006774:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006778:	0cdb      	lsrs	r3, r3, #19
 800677a:	04db      	lsls	r3, r3, #19
 800677c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	4413      	add	r3, r2
 8006786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	69ba      	ldr	r2, [r7, #24]
 800678e:	0151      	lsls	r1, r2, #5
 8006790:	69fa      	ldr	r2, [r7, #28]
 8006792:	440a      	add	r2, r1
 8006794:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006798:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800679c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80067a0:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d131      	bne.n	800680c <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d003      	beq.n	80067b8 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	689a      	ldr	r2, [r3, #8]
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	689a      	ldr	r2, [r3, #8]
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	015a      	lsls	r2, r3, #5
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067cc:	691a      	ldr	r2, [r3, #16]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067d6:	69b9      	ldr	r1, [r7, #24]
 80067d8:	0148      	lsls	r0, r1, #5
 80067da:	69f9      	ldr	r1, [r7, #28]
 80067dc:	4401      	add	r1, r0
 80067de:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80067e2:	4313      	orrs	r3, r2
 80067e4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	0151      	lsls	r1, r2, #5
 80067f8:	69fa      	ldr	r2, [r7, #28]
 80067fa:	440a      	add	r2, r1
 80067fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006800:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006804:	6113      	str	r3, [r2, #16]
 8006806:	e061      	b.n	80068cc <USB_EPStartXfer+0x484>
 8006808:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d123      	bne.n	800685c <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	015a      	lsls	r2, r3, #5
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	4413      	add	r3, r2
 800681c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006820:	691a      	ldr	r2, [r3, #16]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800682a:	69b9      	ldr	r1, [r7, #24]
 800682c:	0148      	lsls	r0, r1, #5
 800682e:	69f9      	ldr	r1, [r7, #28]
 8006830:	4401      	add	r1, r0
 8006832:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006836:	4313      	orrs	r3, r2
 8006838:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	015a      	lsls	r2, r3, #5
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	4413      	add	r3, r2
 8006842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	69ba      	ldr	r2, [r7, #24]
 800684a:	0151      	lsls	r1, r2, #5
 800684c:	69fa      	ldr	r2, [r7, #28]
 800684e:	440a      	add	r2, r1
 8006850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006854:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006858:	6113      	str	r3, [r2, #16]
 800685a:	e037      	b.n	80068cc <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	691a      	ldr	r2, [r3, #16]
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	4413      	add	r3, r2
 8006866:	1e5a      	subs	r2, r3, #1
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006870:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	8afa      	ldrh	r2, [r7, #22]
 8006878:	fb03 f202 	mul.w	r2, r3, r2
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	015a      	lsls	r2, r3, #5
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	4413      	add	r3, r2
 8006888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800688c:	691a      	ldr	r2, [r3, #16]
 800688e:	8afb      	ldrh	r3, [r7, #22]
 8006890:	04d9      	lsls	r1, r3, #19
 8006892:	4b38      	ldr	r3, [pc, #224]	; (8006974 <USB_EPStartXfer+0x52c>)
 8006894:	400b      	ands	r3, r1
 8006896:	69b9      	ldr	r1, [r7, #24]
 8006898:	0148      	lsls	r0, r1, #5
 800689a:	69f9      	ldr	r1, [r7, #28]
 800689c:	4401      	add	r1, r0
 800689e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80068a2:	4313      	orrs	r3, r2
 80068a4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	015a      	lsls	r2, r3, #5
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	4413      	add	r3, r2
 80068ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068b2:	691a      	ldr	r2, [r3, #16]
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	6a1b      	ldr	r3, [r3, #32]
 80068b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068bc:	69b9      	ldr	r1, [r7, #24]
 80068be:	0148      	lsls	r0, r1, #5
 80068c0:	69f9      	ldr	r1, [r7, #28]
 80068c2:	4401      	add	r1, r0
 80068c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80068c8:	4313      	orrs	r3, r2
 80068ca:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80068cc:	79fb      	ldrb	r3, [r7, #7]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d10d      	bne.n	80068ee <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d009      	beq.n	80068ee <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	68d9      	ldr	r1, [r3, #12]
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	015a      	lsls	r2, r3, #5
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068ea:	460a      	mov	r2, r1
 80068ec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	791b      	ldrb	r3, [r3, #4]
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d128      	bne.n	8006948 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006902:	2b00      	cmp	r3, #0
 8006904:	d110      	bne.n	8006928 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	015a      	lsls	r2, r3, #5
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	4413      	add	r3, r2
 800690e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	0151      	lsls	r1, r2, #5
 8006918:	69fa      	ldr	r2, [r7, #28]
 800691a:	440a      	add	r2, r1
 800691c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006920:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006924:	6013      	str	r3, [r2, #0]
 8006926:	e00f      	b.n	8006948 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	015a      	lsls	r2, r3, #5
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	4413      	add	r3, r2
 8006930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	0151      	lsls	r1, r2, #5
 800693a:	69fa      	ldr	r2, [r7, #28]
 800693c:	440a      	add	r2, r1
 800693e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006946:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	015a      	lsls	r2, r3, #5
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	4413      	add	r3, r2
 8006950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	0151      	lsls	r1, r2, #5
 800695a:	69fa      	ldr	r2, [r7, #28]
 800695c:	440a      	add	r2, r1
 800695e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006962:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006966:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3720      	adds	r7, #32
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	1ff80000 	.word	0x1ff80000

08006978 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006982:	2300      	movs	r3, #0
 8006984:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006986:	2300      	movs	r3, #0
 8006988:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	785b      	ldrb	r3, [r3, #1]
 8006992:	2b01      	cmp	r3, #1
 8006994:	d14a      	bne.n	8006a2c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	015a      	lsls	r2, r3, #5
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	4413      	add	r3, r2
 80069a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069ae:	f040 8086 	bne.w	8006abe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	7812      	ldrb	r2, [r2, #0]
 80069c6:	0151      	lsls	r1, r2, #5
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	440a      	add	r2, r1
 80069cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069d0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80069d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	7812      	ldrb	r2, [r2, #0]
 80069ea:	0151      	lsls	r1, r2, #5
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	440a      	add	r2, r1
 80069f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80069f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	3301      	adds	r3, #1
 80069fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f242 7210 	movw	r2, #10000	; 0x2710
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d902      	bls.n	8006a10 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	75fb      	strb	r3, [r7, #23]
          break;
 8006a0e:	e056      	b.n	8006abe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	015a      	lsls	r2, r3, #5
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	4413      	add	r3, r2
 8006a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a28:	d0e7      	beq.n	80069fa <USB_EPStopXfer+0x82>
 8006a2a:	e048      	b.n	8006abe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	015a      	lsls	r2, r3, #5
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a44:	d13b      	bne.n	8006abe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	015a      	lsls	r2, r3, #5
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	7812      	ldrb	r2, [r2, #0]
 8006a5a:	0151      	lsls	r1, r2, #5
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	440a      	add	r2, r1
 8006a60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006a68:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	7812      	ldrb	r2, [r2, #0]
 8006a7e:	0151      	lsls	r1, r2, #5
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	440a      	add	r2, r1
 8006a84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	3301      	adds	r3, #1
 8006a92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f242 7210 	movw	r2, #10000	; 0x2710
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d902      	bls.n	8006aa4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	75fb      	strb	r3, [r7, #23]
          break;
 8006aa2:	e00c      	b.n	8006abe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ab8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006abc:	d0e7      	beq.n	8006a8e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	371c      	adds	r7, #28
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b089      	sub	sp, #36	; 0x24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	4611      	mov	r1, r2
 8006ad8:	461a      	mov	r2, r3
 8006ada:	460b      	mov	r3, r1
 8006adc:	71fb      	strb	r3, [r7, #7]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006aea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d123      	bne.n	8006b3a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006af2:	88bb      	ldrh	r3, [r7, #4]
 8006af4:	3303      	adds	r3, #3
 8006af6:	089b      	lsrs	r3, r3, #2
 8006af8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006afa:	2300      	movs	r3, #0
 8006afc:	61bb      	str	r3, [r7, #24]
 8006afe:	e018      	b.n	8006b32 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006b00:	79fb      	ldrb	r3, [r7, #7]
 8006b02:	031a      	lsls	r2, r3, #12
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	4413      	add	r3, r2
 8006b08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	3301      	adds	r3, #1
 8006b18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	3301      	adds	r3, #1
 8006b24:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	61bb      	str	r3, [r7, #24]
 8006b32:	69ba      	ldr	r2, [r7, #24]
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d3e2      	bcc.n	8006b00 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3724      	adds	r7, #36	; 0x24
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b08b      	sub	sp, #44	; 0x2c
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	4613      	mov	r3, r2
 8006b54:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006b5e:	88fb      	ldrh	r3, [r7, #6]
 8006b60:	089b      	lsrs	r3, r3, #2
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006b66:	88fb      	ldrh	r3, [r7, #6]
 8006b68:	f003 0303 	and.w	r3, r3, #3
 8006b6c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006b6e:	2300      	movs	r3, #0
 8006b70:	623b      	str	r3, [r7, #32]
 8006b72:	e014      	b.n	8006b9e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	3301      	adds	r3, #1
 8006b84:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b88:	3301      	adds	r3, #1
 8006b8a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8e:	3301      	adds	r3, #1
 8006b90:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b94:	3301      	adds	r3, #1
 8006b96:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006b98:	6a3b      	ldr	r3, [r7, #32]
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	623b      	str	r3, [r7, #32]
 8006b9e:	6a3a      	ldr	r2, [r7, #32]
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d3e6      	bcc.n	8006b74 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006ba6:	8bfb      	ldrh	r3, [r7, #30]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01e      	beq.n	8006bea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f107 0310 	add.w	r3, r7, #16
 8006bbc:	6812      	ldr	r2, [r2, #0]
 8006bbe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006bc0:	693a      	ldr	r2, [r7, #16]
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	00db      	lsls	r3, r3, #3
 8006bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd0:	701a      	strb	r2, [r3, #0]
      i++;
 8006bd2:	6a3b      	ldr	r3, [r7, #32]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	623b      	str	r3, [r7, #32]
      pDest++;
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bda:	3301      	adds	r3, #1
 8006bdc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006bde:	8bfb      	ldrh	r3, [r7, #30]
 8006be0:	3b01      	subs	r3, #1
 8006be2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006be4:	8bfb      	ldrh	r3, [r7, #30]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1ea      	bne.n	8006bc0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	372c      	adds	r7, #44	; 0x2c
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	785b      	ldrb	r3, [r3, #1]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d12c      	bne.n	8006c6e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	015a      	lsls	r2, r3, #5
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	db12      	blt.n	8006c4c <USB_EPSetStall+0x54>
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00f      	beq.n	8006c4c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	0151      	lsls	r1, r2, #5
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	440a      	add	r2, r1
 8006c42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006c4a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	015a      	lsls	r2, r3, #5
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	4413      	add	r3, r2
 8006c54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	0151      	lsls	r1, r2, #5
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	440a      	add	r2, r1
 8006c62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006c6a:	6013      	str	r3, [r2, #0]
 8006c6c:	e02b      	b.n	8006cc6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	015a      	lsls	r2, r3, #5
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	4413      	add	r3, r2
 8006c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	db12      	blt.n	8006ca6 <USB_EPSetStall+0xae>
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00f      	beq.n	8006ca6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	015a      	lsls	r2, r3, #5
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	0151      	lsls	r1, r2, #5
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	440a      	add	r2, r1
 8006c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ca0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ca4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	015a      	lsls	r2, r3, #5
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	4413      	add	r3, r2
 8006cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	0151      	lsls	r1, r2, #5
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	440a      	add	r2, r1
 8006cbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006cc4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3714      	adds	r7, #20
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	785b      	ldrb	r3, [r3, #1]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d128      	bne.n	8006d42 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	0151      	lsls	r1, r2, #5
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	440a      	add	r2, r1
 8006d06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006d0e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	791b      	ldrb	r3, [r3, #4]
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d003      	beq.n	8006d20 <USB_EPClearStall+0x4c>
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	791b      	ldrb	r3, [r3, #4]
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d138      	bne.n	8006d92 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	0151      	lsls	r1, r2, #5
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	440a      	add	r2, r1
 8006d36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d3e:	6013      	str	r3, [r2, #0]
 8006d40:	e027      	b.n	8006d92 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	015a      	lsls	r2, r3, #5
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	4413      	add	r3, r2
 8006d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	0151      	lsls	r1, r2, #5
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	440a      	add	r2, r1
 8006d58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006d60:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	791b      	ldrb	r3, [r3, #4]
 8006d66:	2b03      	cmp	r3, #3
 8006d68:	d003      	beq.n	8006d72 <USB_EPClearStall+0x9e>
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	791b      	ldrb	r3, [r3, #4]
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d10f      	bne.n	8006d92 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	0151      	lsls	r1, r2, #5
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	440a      	add	r2, r1
 8006d88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d90:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	460b      	mov	r3, r1
 8006daa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006dbe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006dc2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	78fb      	ldrb	r3, [r7, #3]
 8006dce:	011b      	lsls	r3, r3, #4
 8006dd0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006dd4:	68f9      	ldr	r1, [r7, #12]
 8006dd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3714      	adds	r7, #20
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006e06:	f023 0303 	bic.w	r3, r3, #3
 8006e0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e1a:	f023 0302 	bic.w	r3, r3, #2
 8006e1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr

08006e2e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e2e:	b480      	push	{r7}
 8006e30:	b085      	sub	sp, #20
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006e48:	f023 0303 	bic.w	r3, r3, #3
 8006e4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e5c:	f043 0302 	orr.w	r3, r3, #2
 8006e60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3714      	adds	r7, #20
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b085      	sub	sp, #20
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	695b      	ldr	r3, [r3, #20]
 8006e7c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	4013      	ands	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006e88:	68fb      	ldr	r3, [r7, #12]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b085      	sub	sp, #20
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eb2:	69db      	ldr	r3, [r3, #28]
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	0c1b      	lsrs	r3, r3, #16
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b085      	sub	sp, #20
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	4013      	ands	r3, r2
 8006eec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	b29b      	uxth	r3, r3
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3714      	adds	r7, #20
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b085      	sub	sp, #20
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
 8006f06:	460b      	mov	r3, r1
 8006f08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006f0e:	78fb      	ldrb	r3, [r7, #3]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b087      	sub	sp, #28
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
 8006f42:	460b      	mov	r3, r1
 8006f44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f5c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	f003 030f 	and.w	r3, r3, #15
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	fa22 f303 	lsr.w	r3, r2, r3
 8006f6a:	01db      	lsls	r3, r3, #7
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006f74:	78fb      	ldrb	r3, [r7, #3]
 8006f76:	015a      	lsls	r2, r3, #5
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	693a      	ldr	r2, [r7, #16]
 8006f84:	4013      	ands	r3, r2
 8006f86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f88:	68bb      	ldr	r3, [r7, #8]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	371c      	adds	r7, #28
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr

08006f96 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b083      	sub	sp, #12
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	f003 0301 	and.w	r3, r3, #1
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	370c      	adds	r7, #12
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b085      	sub	sp, #20
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fcc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006fd0:	f023 0307 	bic.w	r3, r3, #7
 8006fd4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fe4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fe8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3714      	adds	r7, #20
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	460b      	mov	r3, r1
 8007002:	607a      	str	r2, [r7, #4]
 8007004:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	333c      	adds	r3, #60	; 0x3c
 800700e:	3304      	adds	r3, #4
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	4a26      	ldr	r2, [pc, #152]	; (80070b0 <USB_EP0_OutStart+0xb8>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d90a      	bls.n	8007032 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007028:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800702c:	d101      	bne.n	8007032 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800702e:	2300      	movs	r3, #0
 8007030:	e037      	b.n	80070a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007038:	461a      	mov	r2, r3
 800703a:	2300      	movs	r3, #0
 800703c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800704c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007050:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007058:	691b      	ldr	r3, [r3, #16]
 800705a:	697a      	ldr	r2, [r7, #20]
 800705c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007060:	f043 0318 	orr.w	r3, r3, #24
 8007064:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007074:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007078:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800707a:	7afb      	ldrb	r3, [r7, #11]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d10f      	bne.n	80070a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007086:	461a      	mov	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800709a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800709e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	371c      	adds	r7, #28
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	4f54300a 	.word	0x4f54300a

080070b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	3301      	adds	r3, #1
 80070c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80070cc:	d901      	bls.n	80070d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e01b      	b.n	800710a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	691b      	ldr	r3, [r3, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	daf2      	bge.n	80070c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80070da:	2300      	movs	r3, #0
 80070dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	f043 0201 	orr.w	r2, r3, #1
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	3301      	adds	r3, #1
 80070ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80070f6:	d901      	bls.n	80070fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	e006      	b.n	800710a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b01      	cmp	r3, #1
 8007106:	d0f0      	beq.n	80070ea <USB_CoreReset+0x36>

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
	...

08007118 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	460b      	mov	r3, r1
 8007122:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007124:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007128:	f002 fc2e 	bl	8009988 <USBD_static_malloc>
 800712c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d109      	bne.n	8007148 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	32b0      	adds	r2, #176	; 0xb0
 800713e:	2100      	movs	r1, #0
 8007140:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007144:	2302      	movs	r3, #2
 8007146:	e0d4      	b.n	80072f2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007148:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800714c:	2100      	movs	r1, #0
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f002 fc7e 	bl	8009a50 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	32b0      	adds	r2, #176	; 0xb0
 800715e:	68f9      	ldr	r1, [r7, #12]
 8007160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	32b0      	adds	r2, #176	; 0xb0
 800716e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	7c1b      	ldrb	r3, [r3, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d138      	bne.n	80071f2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007180:	4b5e      	ldr	r3, [pc, #376]	; (80072fc <USBD_CDC_Init+0x1e4>)
 8007182:	7819      	ldrb	r1, [r3, #0]
 8007184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007188:	2202      	movs	r2, #2
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f002 fad9 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007190:	4b5a      	ldr	r3, [pc, #360]	; (80072fc <USBD_CDC_Init+0x1e4>)
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	f003 020f 	and.w	r2, r3, #15
 8007198:	6879      	ldr	r1, [r7, #4]
 800719a:	4613      	mov	r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	4413      	add	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	440b      	add	r3, r1
 80071a4:	3324      	adds	r3, #36	; 0x24
 80071a6:	2201      	movs	r2, #1
 80071a8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80071aa:	4b55      	ldr	r3, [pc, #340]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80071ac:	7819      	ldrb	r1, [r3, #0]
 80071ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071b2:	2202      	movs	r2, #2
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f002 fac4 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80071ba:	4b51      	ldr	r3, [pc, #324]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	f003 020f 	and.w	r2, r3, #15
 80071c2:	6879      	ldr	r1, [r7, #4]
 80071c4:	4613      	mov	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	440b      	add	r3, r1
 80071ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80071d2:	2201      	movs	r2, #1
 80071d4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80071d6:	4b4b      	ldr	r3, [pc, #300]	; (8007304 <USBD_CDC_Init+0x1ec>)
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	f003 020f 	and.w	r2, r3, #15
 80071de:	6879      	ldr	r1, [r7, #4]
 80071e0:	4613      	mov	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	4413      	add	r3, r2
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	440b      	add	r3, r1
 80071ea:	3326      	adds	r3, #38	; 0x26
 80071ec:	2210      	movs	r2, #16
 80071ee:	801a      	strh	r2, [r3, #0]
 80071f0:	e035      	b.n	800725e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80071f2:	4b42      	ldr	r3, [pc, #264]	; (80072fc <USBD_CDC_Init+0x1e4>)
 80071f4:	7819      	ldrb	r1, [r3, #0]
 80071f6:	2340      	movs	r3, #64	; 0x40
 80071f8:	2202      	movs	r2, #2
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f002 faa1 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007200:	4b3e      	ldr	r3, [pc, #248]	; (80072fc <USBD_CDC_Init+0x1e4>)
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	f003 020f 	and.w	r2, r3, #15
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	4613      	mov	r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	4413      	add	r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	440b      	add	r3, r1
 8007214:	3324      	adds	r3, #36	; 0x24
 8007216:	2201      	movs	r2, #1
 8007218:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800721a:	4b39      	ldr	r3, [pc, #228]	; (8007300 <USBD_CDC_Init+0x1e8>)
 800721c:	7819      	ldrb	r1, [r3, #0]
 800721e:	2340      	movs	r3, #64	; 0x40
 8007220:	2202      	movs	r2, #2
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f002 fa8d 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007228:	4b35      	ldr	r3, [pc, #212]	; (8007300 <USBD_CDC_Init+0x1e8>)
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	f003 020f 	and.w	r2, r3, #15
 8007230:	6879      	ldr	r1, [r7, #4]
 8007232:	4613      	mov	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	440b      	add	r3, r1
 800723c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007240:	2201      	movs	r2, #1
 8007242:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007244:	4b2f      	ldr	r3, [pc, #188]	; (8007304 <USBD_CDC_Init+0x1ec>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	f003 020f 	and.w	r2, r3, #15
 800724c:	6879      	ldr	r1, [r7, #4]
 800724e:	4613      	mov	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	440b      	add	r3, r1
 8007258:	3326      	adds	r3, #38	; 0x26
 800725a:	2210      	movs	r2, #16
 800725c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800725e:	4b29      	ldr	r3, [pc, #164]	; (8007304 <USBD_CDC_Init+0x1ec>)
 8007260:	7819      	ldrb	r1, [r3, #0]
 8007262:	2308      	movs	r3, #8
 8007264:	2203      	movs	r2, #3
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f002 fa6b 	bl	8009742 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800726c:	4b25      	ldr	r3, [pc, #148]	; (8007304 <USBD_CDC_Init+0x1ec>)
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	f003 020f 	and.w	r2, r3, #15
 8007274:	6879      	ldr	r1, [r7, #4]
 8007276:	4613      	mov	r3, r2
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4413      	add	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	440b      	add	r3, r1
 8007280:	3324      	adds	r3, #36	; 0x24
 8007282:	2201      	movs	r2, #1
 8007284:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	33b0      	adds	r3, #176	; 0xb0
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80072bc:	2302      	movs	r3, #2
 80072be:	e018      	b.n	80072f2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	7c1b      	ldrb	r3, [r3, #16]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10a      	bne.n	80072de <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072c8:	4b0d      	ldr	r3, [pc, #52]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80072ca:	7819      	ldrb	r1, [r3, #0]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80072d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f002 fb22 	bl	8009920 <USBD_LL_PrepareReceive>
 80072dc:	e008      	b.n	80072f0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072de:	4b08      	ldr	r3, [pc, #32]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80072e0:	7819      	ldrb	r1, [r3, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80072e8:	2340      	movs	r3, #64	; 0x40
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f002 fb18 	bl	8009920 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	200000cf 	.word	0x200000cf
 8007300:	200000d0 	.word	0x200000d0
 8007304:	200000d1 	.word	0x200000d1

08007308 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007314:	4b3a      	ldr	r3, [pc, #232]	; (8007400 <USBD_CDC_DeInit+0xf8>)
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	4619      	mov	r1, r3
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f002 fa37 	bl	800978e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007320:	4b37      	ldr	r3, [pc, #220]	; (8007400 <USBD_CDC_DeInit+0xf8>)
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	f003 020f 	and.w	r2, r3, #15
 8007328:	6879      	ldr	r1, [r7, #4]
 800732a:	4613      	mov	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	4413      	add	r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	440b      	add	r3, r1
 8007334:	3324      	adds	r3, #36	; 0x24
 8007336:	2200      	movs	r2, #0
 8007338:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800733a:	4b32      	ldr	r3, [pc, #200]	; (8007404 <USBD_CDC_DeInit+0xfc>)
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f002 fa24 	bl	800978e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007346:	4b2f      	ldr	r3, [pc, #188]	; (8007404 <USBD_CDC_DeInit+0xfc>)
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	f003 020f 	and.w	r2, r3, #15
 800734e:	6879      	ldr	r1, [r7, #4]
 8007350:	4613      	mov	r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	440b      	add	r3, r1
 800735a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800735e:	2200      	movs	r2, #0
 8007360:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007362:	4b29      	ldr	r3, [pc, #164]	; (8007408 <USBD_CDC_DeInit+0x100>)
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	4619      	mov	r1, r3
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f002 fa10 	bl	800978e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800736e:	4b26      	ldr	r3, [pc, #152]	; (8007408 <USBD_CDC_DeInit+0x100>)
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	f003 020f 	and.w	r2, r3, #15
 8007376:	6879      	ldr	r1, [r7, #4]
 8007378:	4613      	mov	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	4413      	add	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	440b      	add	r3, r1
 8007382:	3324      	adds	r3, #36	; 0x24
 8007384:	2200      	movs	r2, #0
 8007386:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007388:	4b1f      	ldr	r3, [pc, #124]	; (8007408 <USBD_CDC_DeInit+0x100>)
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	f003 020f 	and.w	r2, r3, #15
 8007390:	6879      	ldr	r1, [r7, #4]
 8007392:	4613      	mov	r3, r2
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	440b      	add	r3, r1
 800739c:	3326      	adds	r3, #38	; 0x26
 800739e:	2200      	movs	r2, #0
 80073a0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	32b0      	adds	r2, #176	; 0xb0
 80073ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d01f      	beq.n	80073f4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	33b0      	adds	r3, #176	; 0xb0
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	32b0      	adds	r2, #176	; 0xb0
 80073d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f002 fae4 	bl	80099a4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	32b0      	adds	r2, #176	; 0xb0
 80073e6:	2100      	movs	r1, #0
 80073e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3708      	adds	r7, #8
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	200000cf 	.word	0x200000cf
 8007404:	200000d0 	.word	0x200000d0
 8007408:	200000d1 	.word	0x200000d1

0800740c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	32b0      	adds	r2, #176	; 0xb0
 8007420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007424:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007426:	2300      	movs	r3, #0
 8007428:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800742a:	2300      	movs	r3, #0
 800742c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007438:	2303      	movs	r3, #3
 800743a:	e0bf      	b.n	80075bc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007444:	2b00      	cmp	r3, #0
 8007446:	d050      	beq.n	80074ea <USBD_CDC_Setup+0xde>
 8007448:	2b20      	cmp	r3, #32
 800744a:	f040 80af 	bne.w	80075ac <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	88db      	ldrh	r3, [r3, #6]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d03a      	beq.n	80074cc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	b25b      	sxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	da1b      	bge.n	8007498 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	33b0      	adds	r3, #176	; 0xb0
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007476:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	88d2      	ldrh	r2, [r2, #6]
 800747c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	88db      	ldrh	r3, [r3, #6]
 8007482:	2b07      	cmp	r3, #7
 8007484:	bf28      	it	cs
 8007486:	2307      	movcs	r3, #7
 8007488:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	89fa      	ldrh	r2, [r7, #14]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f001 fd49 	bl	8008f28 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007496:	e090      	b.n	80075ba <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	785a      	ldrb	r2, [r3, #1]
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	88db      	ldrh	r3, [r3, #6]
 80074a6:	2b3f      	cmp	r3, #63	; 0x3f
 80074a8:	d803      	bhi.n	80074b2 <USBD_CDC_Setup+0xa6>
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	88db      	ldrh	r3, [r3, #6]
 80074ae:	b2da      	uxtb	r2, r3
 80074b0:	e000      	b.n	80074b4 <USBD_CDC_Setup+0xa8>
 80074b2:	2240      	movs	r2, #64	; 0x40
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80074ba:	6939      	ldr	r1, [r7, #16]
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80074c2:	461a      	mov	r2, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f001 fd5b 	bl	8008f80 <USBD_CtlPrepareRx>
      break;
 80074ca:	e076      	b.n	80075ba <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	33b0      	adds	r3, #176	; 0xb0
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	4413      	add	r3, r2
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	683a      	ldr	r2, [r7, #0]
 80074e0:	7850      	ldrb	r0, [r2, #1]
 80074e2:	2200      	movs	r2, #0
 80074e4:	6839      	ldr	r1, [r7, #0]
 80074e6:	4798      	blx	r3
      break;
 80074e8:	e067      	b.n	80075ba <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	785b      	ldrb	r3, [r3, #1]
 80074ee:	2b0b      	cmp	r3, #11
 80074f0:	d851      	bhi.n	8007596 <USBD_CDC_Setup+0x18a>
 80074f2:	a201      	add	r2, pc, #4	; (adr r2, 80074f8 <USBD_CDC_Setup+0xec>)
 80074f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f8:	08007529 	.word	0x08007529
 80074fc:	080075a5 	.word	0x080075a5
 8007500:	08007597 	.word	0x08007597
 8007504:	08007597 	.word	0x08007597
 8007508:	08007597 	.word	0x08007597
 800750c:	08007597 	.word	0x08007597
 8007510:	08007597 	.word	0x08007597
 8007514:	08007597 	.word	0x08007597
 8007518:	08007597 	.word	0x08007597
 800751c:	08007597 	.word	0x08007597
 8007520:	08007553 	.word	0x08007553
 8007524:	0800757d 	.word	0x0800757d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b03      	cmp	r3, #3
 8007532:	d107      	bne.n	8007544 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007534:	f107 030a 	add.w	r3, r7, #10
 8007538:	2202      	movs	r2, #2
 800753a:	4619      	mov	r1, r3
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f001 fcf3 	bl	8008f28 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007542:	e032      	b.n	80075aa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f001 fc7d 	bl	8008e46 <USBD_CtlError>
            ret = USBD_FAIL;
 800754c:	2303      	movs	r3, #3
 800754e:	75fb      	strb	r3, [r7, #23]
          break;
 8007550:	e02b      	b.n	80075aa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b03      	cmp	r3, #3
 800755c:	d107      	bne.n	800756e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800755e:	f107 030d 	add.w	r3, r7, #13
 8007562:	2201      	movs	r2, #1
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f001 fcde 	bl	8008f28 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800756c:	e01d      	b.n	80075aa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800756e:	6839      	ldr	r1, [r7, #0]
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f001 fc68 	bl	8008e46 <USBD_CtlError>
            ret = USBD_FAIL;
 8007576:	2303      	movs	r3, #3
 8007578:	75fb      	strb	r3, [r7, #23]
          break;
 800757a:	e016      	b.n	80075aa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b03      	cmp	r3, #3
 8007586:	d00f      	beq.n	80075a8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007588:	6839      	ldr	r1, [r7, #0]
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f001 fc5b 	bl	8008e46 <USBD_CtlError>
            ret = USBD_FAIL;
 8007590:	2303      	movs	r3, #3
 8007592:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007594:	e008      	b.n	80075a8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007596:	6839      	ldr	r1, [r7, #0]
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f001 fc54 	bl	8008e46 <USBD_CtlError>
          ret = USBD_FAIL;
 800759e:	2303      	movs	r3, #3
 80075a0:	75fb      	strb	r3, [r7, #23]
          break;
 80075a2:	e002      	b.n	80075aa <USBD_CDC_Setup+0x19e>
          break;
 80075a4:	bf00      	nop
 80075a6:	e008      	b.n	80075ba <USBD_CDC_Setup+0x1ae>
          break;
 80075a8:	bf00      	nop
      }
      break;
 80075aa:	e006      	b.n	80075ba <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f001 fc49 	bl	8008e46 <USBD_CtlError>
      ret = USBD_FAIL;
 80075b4:	2303      	movs	r3, #3
 80075b6:	75fb      	strb	r3, [r7, #23]
      break;
 80075b8:	bf00      	nop
  }

  return (uint8_t)ret;
 80075ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	460b      	mov	r3, r1
 80075ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80075d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	32b0      	adds	r2, #176	; 0xb0
 80075e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80075ea:	2303      	movs	r3, #3
 80075ec:	e065      	b.n	80076ba <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	32b0      	adds	r2, #176	; 0xb0
 80075f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075fc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80075fe:	78fb      	ldrb	r3, [r7, #3]
 8007600:	f003 020f 	and.w	r2, r3, #15
 8007604:	6879      	ldr	r1, [r7, #4]
 8007606:	4613      	mov	r3, r2
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	4413      	add	r3, r2
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	440b      	add	r3, r1
 8007610:	3318      	adds	r3, #24
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d02f      	beq.n	8007678 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007618:	78fb      	ldrb	r3, [r7, #3]
 800761a:	f003 020f 	and.w	r2, r3, #15
 800761e:	6879      	ldr	r1, [r7, #4]
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	440b      	add	r3, r1
 800762a:	3318      	adds	r3, #24
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	78fb      	ldrb	r3, [r7, #3]
 8007630:	f003 010f 	and.w	r1, r3, #15
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	460b      	mov	r3, r1
 8007638:	00db      	lsls	r3, r3, #3
 800763a:	440b      	add	r3, r1
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4403      	add	r3, r0
 8007640:	331c      	adds	r3, #28
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	fbb2 f1f3 	udiv	r1, r2, r3
 8007648:	fb01 f303 	mul.w	r3, r1, r3
 800764c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800764e:	2b00      	cmp	r3, #0
 8007650:	d112      	bne.n	8007678 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007652:	78fb      	ldrb	r3, [r7, #3]
 8007654:	f003 020f 	and.w	r2, r3, #15
 8007658:	6879      	ldr	r1, [r7, #4]
 800765a:	4613      	mov	r3, r2
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	4413      	add	r3, r2
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	440b      	add	r3, r1
 8007664:	3318      	adds	r3, #24
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800766a:	78f9      	ldrb	r1, [r7, #3]
 800766c:	2300      	movs	r3, #0
 800766e:	2200      	movs	r2, #0
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f002 f934 	bl	80098de <USBD_LL_Transmit>
 8007676:	e01f      	b.n	80076b8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2200      	movs	r2, #0
 800767c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	33b0      	adds	r3, #176	; 0xb0
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d010      	beq.n	80076b8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	33b0      	adds	r3, #176	; 0xb0
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	4413      	add	r3, r2
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80076ae:	68ba      	ldr	r2, [r7, #8]
 80076b0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80076b4:	78fa      	ldrb	r2, [r7, #3]
 80076b6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	460b      	mov	r3, r1
 80076cc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	32b0      	adds	r2, #176	; 0xb0
 80076d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	32b0      	adds	r2, #176	; 0xb0
 80076e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80076f0:	2303      	movs	r3, #3
 80076f2:	e01a      	b.n	800772a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	4619      	mov	r1, r3
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f002 f932 	bl	8009962 <USBD_LL_GetRxDataSize>
 80076fe:	4602      	mov	r2, r0
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	33b0      	adds	r3, #176	; 0xb0
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007724:	4611      	mov	r1, r2
 8007726:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007728:	2300      	movs	r3, #0
}
 800772a:	4618      	mov	r0, r3
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007732:	b580      	push	{r7, lr}
 8007734:	b084      	sub	sp, #16
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	32b0      	adds	r2, #176	; 0xb0
 8007744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007748:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007750:	2303      	movs	r3, #3
 8007752:	e025      	b.n	80077a0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	33b0      	adds	r3, #176	; 0xb0
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d01a      	beq.n	800779e <USBD_CDC_EP0_RxReady+0x6c>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800776e:	2bff      	cmp	r3, #255	; 0xff
 8007770:	d015      	beq.n	800779e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	33b0      	adds	r3, #176	; 0xb0
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4413      	add	r3, r2
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800778a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007792:	b292      	uxth	r2, r2
 8007794:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	22ff      	movs	r2, #255	; 0xff
 800779a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b086      	sub	sp, #24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80077b0:	2182      	movs	r1, #130	; 0x82
 80077b2:	4818      	ldr	r0, [pc, #96]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077b4:	f000 fd0f 	bl	80081d6 <USBD_GetEpDesc>
 80077b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80077ba:	2101      	movs	r1, #1
 80077bc:	4815      	ldr	r0, [pc, #84]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077be:	f000 fd0a 	bl	80081d6 <USBD_GetEpDesc>
 80077c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077c4:	2181      	movs	r1, #129	; 0x81
 80077c6:	4813      	ldr	r0, [pc, #76]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077c8:	f000 fd05 	bl	80081d6 <USBD_GetEpDesc>
 80077cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	2210      	movs	r2, #16
 80077d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d006      	beq.n	80077ee <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077e8:	711a      	strb	r2, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d006      	beq.n	8007802 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077fc:	711a      	strb	r2, [r3, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2243      	movs	r2, #67	; 0x43
 8007806:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007808:	4b02      	ldr	r3, [pc, #8]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800780a:	4618      	mov	r0, r3
 800780c:	3718      	adds	r7, #24
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	2000008c 	.word	0x2000008c

08007818 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b086      	sub	sp, #24
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007820:	2182      	movs	r1, #130	; 0x82
 8007822:	4818      	ldr	r0, [pc, #96]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007824:	f000 fcd7 	bl	80081d6 <USBD_GetEpDesc>
 8007828:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800782a:	2101      	movs	r1, #1
 800782c:	4815      	ldr	r0, [pc, #84]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800782e:	f000 fcd2 	bl	80081d6 <USBD_GetEpDesc>
 8007832:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007834:	2181      	movs	r1, #129	; 0x81
 8007836:	4813      	ldr	r0, [pc, #76]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007838:	f000 fccd 	bl	80081d6 <USBD_GetEpDesc>
 800783c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d002      	beq.n	800784a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2210      	movs	r2, #16
 8007848:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d006      	beq.n	800785e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	2200      	movs	r2, #0
 8007854:	711a      	strb	r2, [r3, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f042 0202 	orr.w	r2, r2, #2
 800785c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d006      	beq.n	8007872 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	711a      	strb	r2, [r3, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	f042 0202 	orr.w	r2, r2, #2
 8007870:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2243      	movs	r2, #67	; 0x43
 8007876:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007878:	4b02      	ldr	r3, [pc, #8]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800787a:	4618      	mov	r0, r3
 800787c:	3718      	adds	r7, #24
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	2000008c 	.word	0x2000008c

08007888 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007890:	2182      	movs	r1, #130	; 0x82
 8007892:	4818      	ldr	r0, [pc, #96]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007894:	f000 fc9f 	bl	80081d6 <USBD_GetEpDesc>
 8007898:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800789a:	2101      	movs	r1, #1
 800789c:	4815      	ldr	r0, [pc, #84]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800789e:	f000 fc9a 	bl	80081d6 <USBD_GetEpDesc>
 80078a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80078a4:	2181      	movs	r1, #129	; 0x81
 80078a6:	4813      	ldr	r0, [pc, #76]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078a8:	f000 fc95 	bl	80081d6 <USBD_GetEpDesc>
 80078ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	2210      	movs	r2, #16
 80078b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d006      	beq.n	80078ce <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078c8:	711a      	strb	r2, [r3, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d006      	beq.n	80078e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078dc:	711a      	strb	r2, [r3, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2243      	movs	r2, #67	; 0x43
 80078e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80078e8:	4b02      	ldr	r3, [pc, #8]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3718      	adds	r7, #24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	2000008c 	.word	0x2000008c

080078f8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	220a      	movs	r2, #10
 8007904:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007906:	4b03      	ldr	r3, [pc, #12]	; (8007914 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007908:	4618      	mov	r0, r3
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	20000048 	.word	0x20000048

08007918 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007928:	2303      	movs	r3, #3
 800792a:	e009      	b.n	8007940 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	33b0      	adds	r3, #176	; 0xb0
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4413      	add	r3, r2
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	32b0      	adds	r2, #176	; 0xb0
 8007962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007966:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d101      	bne.n	8007972 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800796e:	2303      	movs	r3, #3
 8007970:	e008      	b.n	8007984 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007982:	2300      	movs	r3, #0
}
 8007984:	4618      	mov	r0, r3
 8007986:	371c      	adds	r7, #28
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	32b0      	adds	r2, #176	; 0xb0
 80079a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e004      	b.n	80079be <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	683a      	ldr	r2, [r7, #0]
 80079b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
	...

080079cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	32b0      	adds	r2, #176	; 0xb0
 80079de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079e2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	32b0      	adds	r2, #176	; 0xb0
 80079ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d101      	bne.n	80079fa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e018      	b.n	8007a2c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	7c1b      	ldrb	r3, [r3, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10a      	bne.n	8007a18 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a02:	4b0c      	ldr	r3, [pc, #48]	; (8007a34 <USBD_CDC_ReceivePacket+0x68>)
 8007a04:	7819      	ldrb	r1, [r3, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f001 ff85 	bl	8009920 <USBD_LL_PrepareReceive>
 8007a16:	e008      	b.n	8007a2a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a18:	4b06      	ldr	r3, [pc, #24]	; (8007a34 <USBD_CDC_ReceivePacket+0x68>)
 8007a1a:	7819      	ldrb	r1, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a22:	2340      	movs	r3, #64	; 0x40
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f001 ff7b 	bl	8009920 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	200000d0 	.word	0x200000d0

08007a38 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	4613      	mov	r3, r2
 8007a44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	e01f      	b.n	8007a90 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d003      	beq.n	8007a76 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	79fa      	ldrb	r2, [r7, #7]
 8007a82:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f001 fdf5 	bl	8009674 <USBD_LL_Init>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3718      	adds	r7, #24
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d101      	bne.n	8007ab0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e025      	b.n	8007afc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	32ae      	adds	r2, #174	; 0xae
 8007ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00f      	beq.n	8007aec <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	32ae      	adds	r2, #174	; 0xae
 8007ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007adc:	f107 020e 	add.w	r2, r7, #14
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	4798      	blx	r3
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007af2:	1c5a      	adds	r2, r3, #1
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f001 fdfd 	bl	800970c <USBD_LL_Start>
 8007b12:	4603      	mov	r3, r0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3708      	adds	r7, #8
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b24:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d009      	beq.n	8007b60 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	78fa      	ldrb	r2, [r7, #3]
 8007b56:	4611      	mov	r1, r2
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	4798      	blx	r3
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b084      	sub	sp, #16
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b76:	2300      	movs	r3, #0
 8007b78:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	78fa      	ldrb	r2, [r7, #3]
 8007b84:	4611      	mov	r1, r2
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	4798      	blx	r3
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007b90:	2303      	movs	r3, #3
 8007b92:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b084      	sub	sp, #16
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
 8007ba6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007bae:	6839      	ldr	r1, [r7, #0]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f001 f90e 	bl	8008dd2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007bd2:	f003 031f 	and.w	r3, r3, #31
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d01a      	beq.n	8007c10 <USBD_LL_SetupStage+0x72>
 8007bda:	2b02      	cmp	r3, #2
 8007bdc:	d822      	bhi.n	8007c24 <USBD_LL_SetupStage+0x86>
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d002      	beq.n	8007be8 <USBD_LL_SetupStage+0x4a>
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d00a      	beq.n	8007bfc <USBD_LL_SetupStage+0x5e>
 8007be6:	e01d      	b.n	8007c24 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007bee:	4619      	mov	r1, r3
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 fb65 	bl	80082c0 <USBD_StdDevReq>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	73fb      	strb	r3, [r7, #15]
      break;
 8007bfa:	e020      	b.n	8007c3e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fbcd 	bl	80083a4 <USBD_StdItfReq>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c0e:	e016      	b.n	8007c3e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c16:	4619      	mov	r1, r3
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fc2f 	bl	800847c <USBD_StdEPReq>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	73fb      	strb	r3, [r7, #15]
      break;
 8007c22:	e00c      	b.n	8007c3e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007c2a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	4619      	mov	r1, r3
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f001 fdca 	bl	80097cc <USBD_LL_StallEP>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c3c:	bf00      	nop
  }

  return ret;
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3710      	adds	r7, #16
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	460b      	mov	r3, r1
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007c5a:	7afb      	ldrb	r3, [r7, #11]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d16e      	bne.n	8007d3e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007c66:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	f040 8098 	bne.w	8007da4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d913      	bls.n	8007ca8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	689a      	ldr	r2, [r3, #8]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	1ad2      	subs	r2, r2, r3
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	68da      	ldr	r2, [r3, #12]
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	4293      	cmp	r3, r2
 8007c98:	bf28      	it	cs
 8007c9a:	4613      	movcs	r3, r2
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	6879      	ldr	r1, [r7, #4]
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f001 f98a 	bl	8008fba <USBD_CtlContinueRx>
 8007ca6:	e07d      	b.n	8007da4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007cae:	f003 031f 	and.w	r3, r3, #31
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d014      	beq.n	8007ce0 <USBD_LL_DataOutStage+0x98>
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d81d      	bhi.n	8007cf6 <USBD_LL_DataOutStage+0xae>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d002      	beq.n	8007cc4 <USBD_LL_DataOutStage+0x7c>
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d003      	beq.n	8007cca <USBD_LL_DataOutStage+0x82>
 8007cc2:	e018      	b.n	8007cf6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	75bb      	strb	r3, [r7, #22]
            break;
 8007cc8:	e018      	b.n	8007cfc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fa64 	bl	80081a2 <USBD_CoreFindIF>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	75bb      	strb	r3, [r7, #22]
            break;
 8007cde:	e00d      	b.n	8007cfc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	4619      	mov	r1, r3
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 fa66 	bl	80081bc <USBD_CoreFindEP>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	75bb      	strb	r3, [r7, #22]
            break;
 8007cf4:	e002      	b.n	8007cfc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	75bb      	strb	r3, [r7, #22]
            break;
 8007cfa:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007cfc:	7dbb      	ldrb	r3, [r7, #22]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d119      	bne.n	8007d36 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d113      	bne.n	8007d36 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007d0e:	7dba      	ldrb	r2, [r7, #22]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	32ae      	adds	r2, #174	; 0xae
 8007d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00b      	beq.n	8007d36 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007d1e:	7dba      	ldrb	r2, [r7, #22]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007d26:	7dba      	ldrb	r2, [r7, #22]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	32ae      	adds	r2, #174	; 0xae
 8007d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f001 f950 	bl	8008fdc <USBD_CtlSendStatus>
 8007d3c:	e032      	b.n	8007da4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007d3e:	7afb      	ldrb	r3, [r7, #11]
 8007d40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	4619      	mov	r1, r3
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 fa37 	bl	80081bc <USBD_CoreFindEP>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d52:	7dbb      	ldrb	r3, [r7, #22]
 8007d54:	2bff      	cmp	r3, #255	; 0xff
 8007d56:	d025      	beq.n	8007da4 <USBD_LL_DataOutStage+0x15c>
 8007d58:	7dbb      	ldrb	r3, [r7, #22]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d122      	bne.n	8007da4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b03      	cmp	r3, #3
 8007d68:	d117      	bne.n	8007d9a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007d6a:	7dba      	ldrb	r2, [r7, #22]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	32ae      	adds	r2, #174	; 0xae
 8007d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00f      	beq.n	8007d9a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007d7a:	7dba      	ldrb	r2, [r7, #22]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007d82:	7dba      	ldrb	r2, [r7, #22]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	32ae      	adds	r2, #174	; 0xae
 8007d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	7afa      	ldrb	r2, [r7, #11]
 8007d90:	4611      	mov	r1, r2
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	4798      	blx	r3
 8007d96:	4603      	mov	r3, r0
 8007d98:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007d9a:	7dfb      	ldrb	r3, [r7, #23]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d001      	beq.n	8007da4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007da0:	7dfb      	ldrb	r3, [r7, #23]
 8007da2:	e000      	b.n	8007da6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3718      	adds	r7, #24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b086      	sub	sp, #24
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	60f8      	str	r0, [r7, #12]
 8007db6:	460b      	mov	r3, r1
 8007db8:	607a      	str	r2, [r7, #4]
 8007dba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007dbc:	7afb      	ldrb	r3, [r7, #11]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d16f      	bne.n	8007ea2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3314      	adds	r3, #20
 8007dc6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d15a      	bne.n	8007e88 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	689a      	ldr	r2, [r3, #8]
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	68db      	ldr	r3, [r3, #12]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d914      	bls.n	8007e08 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	689a      	ldr	r2, [r3, #8]
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	1ad2      	subs	r2, r2, r3
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	461a      	mov	r2, r3
 8007df2:	6879      	ldr	r1, [r7, #4]
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f001 f8b2 	bl	8008f5e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2100      	movs	r1, #0
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f001 fd8d 	bl	8009920 <USBD_LL_PrepareReceive>
 8007e06:	e03f      	b.n	8007e88 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	68da      	ldr	r2, [r3, #12]
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d11c      	bne.n	8007e4e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d316      	bcc.n	8007e4e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d20f      	bcs.n	8007e4e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e2e:	2200      	movs	r2, #0
 8007e30:	2100      	movs	r1, #0
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f001 f893 	bl	8008f5e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e40:	2300      	movs	r3, #0
 8007e42:	2200      	movs	r2, #0
 8007e44:	2100      	movs	r1, #0
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f001 fd6a 	bl	8009920 <USBD_LL_PrepareReceive>
 8007e4c:	e01c      	b.n	8007e88 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b03      	cmp	r3, #3
 8007e58:	d10f      	bne.n	8007e7a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d009      	beq.n	8007e7a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e7a:	2180      	movs	r1, #128	; 0x80
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f001 fca5 	bl	80097cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f001 f8bd 	bl	8009002 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d03a      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007e92:	68f8      	ldr	r0, [r7, #12]
 8007e94:	f7ff fe42 	bl	8007b1c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007ea0:	e032      	b.n	8007f08 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	4619      	mov	r1, r3
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 f985 	bl	80081bc <USBD_CoreFindEP>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007eb6:	7dfb      	ldrb	r3, [r7, #23]
 8007eb8:	2bff      	cmp	r3, #255	; 0xff
 8007eba:	d025      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
 8007ebc:	7dfb      	ldrb	r3, [r7, #23]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d122      	bne.n	8007f08 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b03      	cmp	r3, #3
 8007ecc:	d11c      	bne.n	8007f08 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007ece:	7dfa      	ldrb	r2, [r7, #23]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	32ae      	adds	r2, #174	; 0xae
 8007ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d014      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007ede:	7dfa      	ldrb	r2, [r7, #23]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007ee6:	7dfa      	ldrb	r2, [r7, #23]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	32ae      	adds	r2, #174	; 0xae
 8007eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	7afa      	ldrb	r2, [r7, #11]
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	68f8      	ldr	r0, [r7, #12]
 8007ef8:	4798      	blx	r3
 8007efa:	4603      	mov	r3, r0
 8007efc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007efe:	7dbb      	ldrb	r3, [r7, #22]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d001      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007f04:	7dbb      	ldrb	r3, [r7, #22]
 8007f06:	e000      	b.n	8007f0a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3718      	adds	r7, #24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d014      	beq.n	8007f78 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00e      	beq.n	8007f78 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	6852      	ldr	r2, [r2, #4]
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	4611      	mov	r1, r2
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	4798      	blx	r3
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007f74:	2303      	movs	r3, #3
 8007f76:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f78:	2340      	movs	r3, #64	; 0x40
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f001 fbdf 	bl	8009742 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2240      	movs	r2, #64	; 0x40
 8007f90:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f94:	2340      	movs	r3, #64	; 0x40
 8007f96:	2200      	movs	r2, #0
 8007f98:	2180      	movs	r1, #128	; 0x80
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f001 fbd1 	bl	8009742 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2240      	movs	r2, #64	; 0x40
 8007faa:	621a      	str	r2, [r3, #32]

  return ret;
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	78fa      	ldrb	r2, [r7, #3]
 8007fc6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	2b04      	cmp	r3, #4
 8007fe8:	d006      	beq.n	8007ff8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ff0:	b2da      	uxtb	r2, r3
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2204      	movs	r2, #4
 8007ffc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	370c      	adds	r7, #12
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800800e:	b480      	push	{r7}
 8008010:	b083      	sub	sp, #12
 8008012:	af00      	add	r7, sp, #0
 8008014:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800801c:	b2db      	uxtb	r3, r3
 800801e:	2b04      	cmp	r3, #4
 8008020:	d106      	bne.n	8008030 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008028:	b2da      	uxtb	r2, r3
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	370c      	adds	r7, #12
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b082      	sub	sp, #8
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b03      	cmp	r3, #3
 8008050:	d110      	bne.n	8008074 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00b      	beq.n	8008074 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b082      	sub	sp, #8
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	460b      	mov	r3, r1
 8008088:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	32ae      	adds	r2, #174	; 0xae
 8008094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800809c:	2303      	movs	r3, #3
 800809e:	e01c      	b.n	80080da <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b03      	cmp	r3, #3
 80080aa:	d115      	bne.n	80080d8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	32ae      	adds	r2, #174	; 0xae
 80080b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ba:	6a1b      	ldr	r3, [r3, #32]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00b      	beq.n	80080d8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	32ae      	adds	r2, #174	; 0xae
 80080ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ce:	6a1b      	ldr	r3, [r3, #32]
 80080d0:	78fa      	ldrb	r2, [r7, #3]
 80080d2:	4611      	mov	r1, r2
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3708      	adds	r7, #8
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b082      	sub	sp, #8
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	460b      	mov	r3, r1
 80080ec:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	32ae      	adds	r2, #174	; 0xae
 80080f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d101      	bne.n	8008104 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008100:	2303      	movs	r3, #3
 8008102:	e01c      	b.n	800813e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800810a:	b2db      	uxtb	r3, r3
 800810c:	2b03      	cmp	r3, #3
 800810e:	d115      	bne.n	800813c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	32ae      	adds	r2, #174	; 0xae
 800811a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800811e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00b      	beq.n	800813c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	32ae      	adds	r2, #174	; 0xae
 800812e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008134:	78fa      	ldrb	r2, [r7, #3]
 8008136:	4611      	mov	r1, r2
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}

08008146 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008146:	b480      	push	{r7}
 8008148:	b083      	sub	sp, #12
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008164:	2300      	movs	r3, #0
 8008166:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00e      	beq.n	8008198 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	6852      	ldr	r2, [r2, #4]
 8008186:	b2d2      	uxtb	r2, r2
 8008188:	4611      	mov	r1, r2
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	4798      	blx	r3
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d001      	beq.n	8008198 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008194:	2303      	movs	r3, #3
 8008196:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008198:	7bfb      	ldrb	r3, [r7, #15]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b083      	sub	sp, #12
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	460b      	mov	r3, r1
 80081ac:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081ae:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	370c      	adds	r7, #12
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	460b      	mov	r3, r1
 80081c6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081c8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr

080081d6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b086      	sub	sp, #24
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
 80081de:	460b      	mov	r3, r1
 80081e0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	885b      	ldrh	r3, [r3, #2]
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d920      	bls.n	8008240 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	b29b      	uxth	r3, r3
 8008204:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008206:	e013      	b.n	8008230 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008208:	f107 030a 	add.w	r3, r7, #10
 800820c:	4619      	mov	r1, r3
 800820e:	6978      	ldr	r0, [r7, #20]
 8008210:	f000 f81b 	bl	800824a <USBD_GetNextDesc>
 8008214:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	785b      	ldrb	r3, [r3, #1]
 800821a:	2b05      	cmp	r3, #5
 800821c:	d108      	bne.n	8008230 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	789b      	ldrb	r3, [r3, #2]
 8008226:	78fa      	ldrb	r2, [r7, #3]
 8008228:	429a      	cmp	r2, r3
 800822a:	d008      	beq.n	800823e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800822c:	2300      	movs	r3, #0
 800822e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	885b      	ldrh	r3, [r3, #2]
 8008234:	b29a      	uxth	r2, r3
 8008236:	897b      	ldrh	r3, [r7, #10]
 8008238:	429a      	cmp	r2, r3
 800823a:	d8e5      	bhi.n	8008208 <USBD_GetEpDesc+0x32>
 800823c:	e000      	b.n	8008240 <USBD_GetEpDesc+0x6a>
          break;
 800823e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008240:	693b      	ldr	r3, [r7, #16]
}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800824a:	b480      	push	{r7}
 800824c:	b085      	sub	sp, #20
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
 8008252:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	881a      	ldrh	r2, [r3, #0]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	b29b      	uxth	r3, r3
 8008262:	4413      	add	r3, r2
 8008264:	b29a      	uxth	r2, r3
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008276:	68fb      	ldr	r3, [r7, #12]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008284:	b480      	push	{r7}
 8008286:	b087      	sub	sp, #28
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	3301      	adds	r3, #1
 800829a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80082a2:	8a3b      	ldrh	r3, [r7, #16]
 80082a4:	021b      	lsls	r3, r3, #8
 80082a6:	b21a      	sxth	r2, r3
 80082a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	b21b      	sxth	r3, r3
 80082b0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80082b2:	89fb      	ldrh	r3, [r7, #14]
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	371c      	adds	r7, #28
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80082d6:	2b40      	cmp	r3, #64	; 0x40
 80082d8:	d005      	beq.n	80082e6 <USBD_StdDevReq+0x26>
 80082da:	2b40      	cmp	r3, #64	; 0x40
 80082dc:	d857      	bhi.n	800838e <USBD_StdDevReq+0xce>
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00f      	beq.n	8008302 <USBD_StdDevReq+0x42>
 80082e2:	2b20      	cmp	r3, #32
 80082e4:	d153      	bne.n	800838e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	32ae      	adds	r2, #174	; 0xae
 80082f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	6839      	ldr	r1, [r7, #0]
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	4798      	blx	r3
 80082fc:	4603      	mov	r3, r0
 80082fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008300:	e04a      	b.n	8008398 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	785b      	ldrb	r3, [r3, #1]
 8008306:	2b09      	cmp	r3, #9
 8008308:	d83b      	bhi.n	8008382 <USBD_StdDevReq+0xc2>
 800830a:	a201      	add	r2, pc, #4	; (adr r2, 8008310 <USBD_StdDevReq+0x50>)
 800830c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008310:	08008365 	.word	0x08008365
 8008314:	08008379 	.word	0x08008379
 8008318:	08008383 	.word	0x08008383
 800831c:	0800836f 	.word	0x0800836f
 8008320:	08008383 	.word	0x08008383
 8008324:	08008343 	.word	0x08008343
 8008328:	08008339 	.word	0x08008339
 800832c:	08008383 	.word	0x08008383
 8008330:	0800835b 	.word	0x0800835b
 8008334:	0800834d 	.word	0x0800834d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008338:	6839      	ldr	r1, [r7, #0]
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fa3c 	bl	80087b8 <USBD_GetDescriptor>
          break;
 8008340:	e024      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008342:	6839      	ldr	r1, [r7, #0]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 fba1 	bl	8008a8c <USBD_SetAddress>
          break;
 800834a:	e01f      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fbe0 	bl	8008b14 <USBD_SetConfig>
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
          break;
 8008358:	e018      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 fc83 	bl	8008c68 <USBD_GetConfig>
          break;
 8008362:	e013      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008364:	6839      	ldr	r1, [r7, #0]
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fcb4 	bl	8008cd4 <USBD_GetStatus>
          break;
 800836c:	e00e      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800836e:	6839      	ldr	r1, [r7, #0]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 fce3 	bl	8008d3c <USBD_SetFeature>
          break;
 8008376:	e009      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008378:	6839      	ldr	r1, [r7, #0]
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fd07 	bl	8008d8e <USBD_ClrFeature>
          break;
 8008380:	e004      	b.n	800838c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008382:	6839      	ldr	r1, [r7, #0]
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 fd5e 	bl	8008e46 <USBD_CtlError>
          break;
 800838a:	bf00      	nop
      }
      break;
 800838c:	e004      	b.n	8008398 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800838e:	6839      	ldr	r1, [r7, #0]
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 fd58 	bl	8008e46 <USBD_CtlError>
      break;
 8008396:	bf00      	nop
  }

  return ret;
 8008398:	7bfb      	ldrb	r3, [r7, #15]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop

080083a4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083ae:	2300      	movs	r3, #0
 80083b0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083ba:	2b40      	cmp	r3, #64	; 0x40
 80083bc:	d005      	beq.n	80083ca <USBD_StdItfReq+0x26>
 80083be:	2b40      	cmp	r3, #64	; 0x40
 80083c0:	d852      	bhi.n	8008468 <USBD_StdItfReq+0xc4>
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <USBD_StdItfReq+0x26>
 80083c6:	2b20      	cmp	r3, #32
 80083c8:	d14e      	bne.n	8008468 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	3b01      	subs	r3, #1
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	d840      	bhi.n	800845a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	889b      	ldrh	r3, [r3, #4]
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d836      	bhi.n	8008450 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	889b      	ldrh	r3, [r3, #4]
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	4619      	mov	r1, r3
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f7ff fed9 	bl	80081a2 <USBD_CoreFindIF>
 80083f0:	4603      	mov	r3, r0
 80083f2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
 80083f6:	2bff      	cmp	r3, #255	; 0xff
 80083f8:	d01d      	beq.n	8008436 <USBD_StdItfReq+0x92>
 80083fa:	7bbb      	ldrb	r3, [r7, #14]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d11a      	bne.n	8008436 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008400:	7bba      	ldrb	r2, [r7, #14]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	32ae      	adds	r2, #174	; 0xae
 8008406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00f      	beq.n	8008430 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008410:	7bba      	ldrb	r2, [r7, #14]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008418:	7bba      	ldrb	r2, [r7, #14]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	32ae      	adds	r2, #174	; 0xae
 800841e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	4798      	blx	r3
 800842a:	4603      	mov	r3, r0
 800842c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800842e:	e004      	b.n	800843a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008430:	2303      	movs	r3, #3
 8008432:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008434:	e001      	b.n	800843a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008436:	2303      	movs	r3, #3
 8008438:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	88db      	ldrh	r3, [r3, #6]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d110      	bne.n	8008464 <USBD_StdItfReq+0xc0>
 8008442:	7bfb      	ldrb	r3, [r7, #15]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d10d      	bne.n	8008464 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 fdc7 	bl	8008fdc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800844e:	e009      	b.n	8008464 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fcf7 	bl	8008e46 <USBD_CtlError>
          break;
 8008458:	e004      	b.n	8008464 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800845a:	6839      	ldr	r1, [r7, #0]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fcf2 	bl	8008e46 <USBD_CtlError>
          break;
 8008462:	e000      	b.n	8008466 <USBD_StdItfReq+0xc2>
          break;
 8008464:	bf00      	nop
      }
      break;
 8008466:	e004      	b.n	8008472 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008468:	6839      	ldr	r1, [r7, #0]
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fceb 	bl	8008e46 <USBD_CtlError>
      break;
 8008470:	bf00      	nop
  }

  return ret;
 8008472:	7bfb      	ldrb	r3, [r7, #15]
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008486:	2300      	movs	r3, #0
 8008488:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	889b      	ldrh	r3, [r3, #4]
 800848e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008498:	2b40      	cmp	r3, #64	; 0x40
 800849a:	d007      	beq.n	80084ac <USBD_StdEPReq+0x30>
 800849c:	2b40      	cmp	r3, #64	; 0x40
 800849e:	f200 817f 	bhi.w	80087a0 <USBD_StdEPReq+0x324>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d02a      	beq.n	80084fc <USBD_StdEPReq+0x80>
 80084a6:	2b20      	cmp	r3, #32
 80084a8:	f040 817a 	bne.w	80087a0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80084ac:	7bbb      	ldrb	r3, [r7, #14]
 80084ae:	4619      	mov	r1, r3
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f7ff fe83 	bl	80081bc <USBD_CoreFindEP>
 80084b6:	4603      	mov	r3, r0
 80084b8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084ba:	7b7b      	ldrb	r3, [r7, #13]
 80084bc:	2bff      	cmp	r3, #255	; 0xff
 80084be:	f000 8174 	beq.w	80087aa <USBD_StdEPReq+0x32e>
 80084c2:	7b7b      	ldrb	r3, [r7, #13]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f040 8170 	bne.w	80087aa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80084ca:	7b7a      	ldrb	r2, [r7, #13]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80084d2:	7b7a      	ldrb	r2, [r7, #13]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	32ae      	adds	r2, #174	; 0xae
 80084d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 8163 	beq.w	80087aa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80084e4:	7b7a      	ldrb	r2, [r7, #13]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	32ae      	adds	r2, #174	; 0xae
 80084ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	4798      	blx	r3
 80084f6:	4603      	mov	r3, r0
 80084f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80084fa:	e156      	b.n	80087aa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	785b      	ldrb	r3, [r3, #1]
 8008500:	2b03      	cmp	r3, #3
 8008502:	d008      	beq.n	8008516 <USBD_StdEPReq+0x9a>
 8008504:	2b03      	cmp	r3, #3
 8008506:	f300 8145 	bgt.w	8008794 <USBD_StdEPReq+0x318>
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 809b 	beq.w	8008646 <USBD_StdEPReq+0x1ca>
 8008510:	2b01      	cmp	r3, #1
 8008512:	d03c      	beq.n	800858e <USBD_StdEPReq+0x112>
 8008514:	e13e      	b.n	8008794 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b02      	cmp	r3, #2
 8008520:	d002      	beq.n	8008528 <USBD_StdEPReq+0xac>
 8008522:	2b03      	cmp	r3, #3
 8008524:	d016      	beq.n	8008554 <USBD_StdEPReq+0xd8>
 8008526:	e02c      	b.n	8008582 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008528:	7bbb      	ldrb	r3, [r7, #14]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00d      	beq.n	800854a <USBD_StdEPReq+0xce>
 800852e:	7bbb      	ldrb	r3, [r7, #14]
 8008530:	2b80      	cmp	r3, #128	; 0x80
 8008532:	d00a      	beq.n	800854a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008534:	7bbb      	ldrb	r3, [r7, #14]
 8008536:	4619      	mov	r1, r3
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f001 f947 	bl	80097cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800853e:	2180      	movs	r1, #128	; 0x80
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f001 f943 	bl	80097cc <USBD_LL_StallEP>
 8008546:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008548:	e020      	b.n	800858c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800854a:	6839      	ldr	r1, [r7, #0]
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 fc7a 	bl	8008e46 <USBD_CtlError>
              break;
 8008552:	e01b      	b.n	800858c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	885b      	ldrh	r3, [r3, #2]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10e      	bne.n	800857a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800855c:	7bbb      	ldrb	r3, [r7, #14]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00b      	beq.n	800857a <USBD_StdEPReq+0xfe>
 8008562:	7bbb      	ldrb	r3, [r7, #14]
 8008564:	2b80      	cmp	r3, #128	; 0x80
 8008566:	d008      	beq.n	800857a <USBD_StdEPReq+0xfe>
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	88db      	ldrh	r3, [r3, #6]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d104      	bne.n	800857a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008570:	7bbb      	ldrb	r3, [r7, #14]
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f001 f929 	bl	80097cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fd2e 	bl	8008fdc <USBD_CtlSendStatus>

              break;
 8008580:	e004      	b.n	800858c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008582:	6839      	ldr	r1, [r7, #0]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fc5e 	bl	8008e46 <USBD_CtlError>
              break;
 800858a:	bf00      	nop
          }
          break;
 800858c:	e107      	b.n	800879e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b02      	cmp	r3, #2
 8008598:	d002      	beq.n	80085a0 <USBD_StdEPReq+0x124>
 800859a:	2b03      	cmp	r3, #3
 800859c:	d016      	beq.n	80085cc <USBD_StdEPReq+0x150>
 800859e:	e04b      	b.n	8008638 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085a0:	7bbb      	ldrb	r3, [r7, #14]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00d      	beq.n	80085c2 <USBD_StdEPReq+0x146>
 80085a6:	7bbb      	ldrb	r3, [r7, #14]
 80085a8:	2b80      	cmp	r3, #128	; 0x80
 80085aa:	d00a      	beq.n	80085c2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80085ac:	7bbb      	ldrb	r3, [r7, #14]
 80085ae:	4619      	mov	r1, r3
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f001 f90b 	bl	80097cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80085b6:	2180      	movs	r1, #128	; 0x80
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f001 f907 	bl	80097cc <USBD_LL_StallEP>
 80085be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085c0:	e040      	b.n	8008644 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80085c2:	6839      	ldr	r1, [r7, #0]
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fc3e 	bl	8008e46 <USBD_CtlError>
              break;
 80085ca:	e03b      	b.n	8008644 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	885b      	ldrh	r3, [r3, #2]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d136      	bne.n	8008642 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80085d4:	7bbb      	ldrb	r3, [r7, #14]
 80085d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d004      	beq.n	80085e8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80085de:	7bbb      	ldrb	r3, [r7, #14]
 80085e0:	4619      	mov	r1, r3
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f001 f911 	bl	800980a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fcf7 	bl	8008fdc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80085ee:	7bbb      	ldrb	r3, [r7, #14]
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f7ff fde2 	bl	80081bc <USBD_CoreFindEP>
 80085f8:	4603      	mov	r3, r0
 80085fa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80085fc:	7b7b      	ldrb	r3, [r7, #13]
 80085fe:	2bff      	cmp	r3, #255	; 0xff
 8008600:	d01f      	beq.n	8008642 <USBD_StdEPReq+0x1c6>
 8008602:	7b7b      	ldrb	r3, [r7, #13]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d11c      	bne.n	8008642 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008608:	7b7a      	ldrb	r2, [r7, #13]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008610:	7b7a      	ldrb	r2, [r7, #13]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	32ae      	adds	r2, #174	; 0xae
 8008616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d010      	beq.n	8008642 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008620:	7b7a      	ldrb	r2, [r7, #13]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	32ae      	adds	r2, #174	; 0xae
 8008626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	6839      	ldr	r1, [r7, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	4798      	blx	r3
 8008632:	4603      	mov	r3, r0
 8008634:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008636:	e004      	b.n	8008642 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008638:	6839      	ldr	r1, [r7, #0]
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 fc03 	bl	8008e46 <USBD_CtlError>
              break;
 8008640:	e000      	b.n	8008644 <USBD_StdEPReq+0x1c8>
              break;
 8008642:	bf00      	nop
          }
          break;
 8008644:	e0ab      	b.n	800879e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b02      	cmp	r3, #2
 8008650:	d002      	beq.n	8008658 <USBD_StdEPReq+0x1dc>
 8008652:	2b03      	cmp	r3, #3
 8008654:	d032      	beq.n	80086bc <USBD_StdEPReq+0x240>
 8008656:	e097      	b.n	8008788 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008658:	7bbb      	ldrb	r3, [r7, #14]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d007      	beq.n	800866e <USBD_StdEPReq+0x1f2>
 800865e:	7bbb      	ldrb	r3, [r7, #14]
 8008660:	2b80      	cmp	r3, #128	; 0x80
 8008662:	d004      	beq.n	800866e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fbed 	bl	8008e46 <USBD_CtlError>
                break;
 800866c:	e091      	b.n	8008792 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800866e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008672:	2b00      	cmp	r3, #0
 8008674:	da0b      	bge.n	800868e <USBD_StdEPReq+0x212>
 8008676:	7bbb      	ldrb	r3, [r7, #14]
 8008678:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800867c:	4613      	mov	r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4413      	add	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	3310      	adds	r3, #16
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	4413      	add	r3, r2
 800868a:	3304      	adds	r3, #4
 800868c:	e00b      	b.n	80086a6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800868e:	7bbb      	ldrb	r3, [r7, #14]
 8008690:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008694:	4613      	mov	r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	4413      	add	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	4413      	add	r3, r2
 80086a4:	3304      	adds	r3, #4
 80086a6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2200      	movs	r2, #0
 80086ac:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2202      	movs	r2, #2
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 fc37 	bl	8008f28 <USBD_CtlSendData>
              break;
 80086ba:	e06a      	b.n	8008792 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	da11      	bge.n	80086e8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086c4:	7bbb      	ldrb	r3, [r7, #14]
 80086c6:	f003 020f 	and.w	r2, r3, #15
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	4613      	mov	r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	440b      	add	r3, r1
 80086d6:	3324      	adds	r3, #36	; 0x24
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d117      	bne.n	800870e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80086de:	6839      	ldr	r1, [r7, #0]
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 fbb0 	bl	8008e46 <USBD_CtlError>
                  break;
 80086e6:	e054      	b.n	8008792 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80086e8:	7bbb      	ldrb	r3, [r7, #14]
 80086ea:	f003 020f 	and.w	r2, r3, #15
 80086ee:	6879      	ldr	r1, [r7, #4]
 80086f0:	4613      	mov	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	4413      	add	r3, r2
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	440b      	add	r3, r1
 80086fa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d104      	bne.n	800870e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008704:	6839      	ldr	r1, [r7, #0]
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 fb9d 	bl	8008e46 <USBD_CtlError>
                  break;
 800870c:	e041      	b.n	8008792 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800870e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008712:	2b00      	cmp	r3, #0
 8008714:	da0b      	bge.n	800872e <USBD_StdEPReq+0x2b2>
 8008716:	7bbb      	ldrb	r3, [r7, #14]
 8008718:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800871c:	4613      	mov	r3, r2
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	4413      	add	r3, r2
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	3310      	adds	r3, #16
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	4413      	add	r3, r2
 800872a:	3304      	adds	r3, #4
 800872c:	e00b      	b.n	8008746 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800872e:	7bbb      	ldrb	r3, [r7, #14]
 8008730:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008734:	4613      	mov	r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4413      	add	r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	4413      	add	r3, r2
 8008744:	3304      	adds	r3, #4
 8008746:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008748:	7bbb      	ldrb	r3, [r7, #14]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d002      	beq.n	8008754 <USBD_StdEPReq+0x2d8>
 800874e:	7bbb      	ldrb	r3, [r7, #14]
 8008750:	2b80      	cmp	r3, #128	; 0x80
 8008752:	d103      	bne.n	800875c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]
 800875a:	e00e      	b.n	800877a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800875c:	7bbb      	ldrb	r3, [r7, #14]
 800875e:	4619      	mov	r1, r3
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f001 f871 	bl	8009848 <USBD_LL_IsStallEP>
 8008766:	4603      	mov	r3, r0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d003      	beq.n	8008774 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2201      	movs	r2, #1
 8008770:	601a      	str	r2, [r3, #0]
 8008772:	e002      	b.n	800877a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2202      	movs	r2, #2
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 fbd1 	bl	8008f28 <USBD_CtlSendData>
              break;
 8008786:	e004      	b.n	8008792 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008788:	6839      	ldr	r1, [r7, #0]
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fb5b 	bl	8008e46 <USBD_CtlError>
              break;
 8008790:	bf00      	nop
          }
          break;
 8008792:	e004      	b.n	800879e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008794:	6839      	ldr	r1, [r7, #0]
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fb55 	bl	8008e46 <USBD_CtlError>
          break;
 800879c:	bf00      	nop
      }
      break;
 800879e:	e005      	b.n	80087ac <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fb4f 	bl	8008e46 <USBD_CtlError>
      break;
 80087a8:	e000      	b.n	80087ac <USBD_StdEPReq+0x330>
      break;
 80087aa:	bf00      	nop
  }

  return ret;
 80087ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
	...

080087b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087c2:	2300      	movs	r3, #0
 80087c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80087c6:	2300      	movs	r3, #0
 80087c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	885b      	ldrh	r3, [r3, #2]
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	3b01      	subs	r3, #1
 80087d8:	2b06      	cmp	r3, #6
 80087da:	f200 8128 	bhi.w	8008a2e <USBD_GetDescriptor+0x276>
 80087de:	a201      	add	r2, pc, #4	; (adr r2, 80087e4 <USBD_GetDescriptor+0x2c>)
 80087e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e4:	08008801 	.word	0x08008801
 80087e8:	08008819 	.word	0x08008819
 80087ec:	08008859 	.word	0x08008859
 80087f0:	08008a2f 	.word	0x08008a2f
 80087f4:	08008a2f 	.word	0x08008a2f
 80087f8:	080089cf 	.word	0x080089cf
 80087fc:	080089fb 	.word	0x080089fb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	7c12      	ldrb	r2, [r2, #16]
 800880c:	f107 0108 	add.w	r1, r7, #8
 8008810:	4610      	mov	r0, r2
 8008812:	4798      	blx	r3
 8008814:	60f8      	str	r0, [r7, #12]
      break;
 8008816:	e112      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	7c1b      	ldrb	r3, [r3, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10d      	bne.n	800883c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008828:	f107 0208 	add.w	r2, r7, #8
 800882c:	4610      	mov	r0, r2
 800882e:	4798      	blx	r3
 8008830:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3301      	adds	r3, #1
 8008836:	2202      	movs	r2, #2
 8008838:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800883a:	e100      	b.n	8008a3e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008844:	f107 0208 	add.w	r2, r7, #8
 8008848:	4610      	mov	r0, r2
 800884a:	4798      	blx	r3
 800884c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3301      	adds	r3, #1
 8008852:	2202      	movs	r2, #2
 8008854:	701a      	strb	r2, [r3, #0]
      break;
 8008856:	e0f2      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	885b      	ldrh	r3, [r3, #2]
 800885c:	b2db      	uxtb	r3, r3
 800885e:	2b05      	cmp	r3, #5
 8008860:	f200 80ac 	bhi.w	80089bc <USBD_GetDescriptor+0x204>
 8008864:	a201      	add	r2, pc, #4	; (adr r2, 800886c <USBD_GetDescriptor+0xb4>)
 8008866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800886a:	bf00      	nop
 800886c:	08008885 	.word	0x08008885
 8008870:	080088b9 	.word	0x080088b9
 8008874:	080088ed 	.word	0x080088ed
 8008878:	08008921 	.word	0x08008921
 800887c:	08008955 	.word	0x08008955
 8008880:	08008989 	.word	0x08008989
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00b      	beq.n	80088a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	7c12      	ldrb	r2, [r2, #16]
 800889c:	f107 0108 	add.w	r1, r7, #8
 80088a0:	4610      	mov	r0, r2
 80088a2:	4798      	blx	r3
 80088a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088a6:	e091      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088a8:	6839      	ldr	r1, [r7, #0]
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f000 facb 	bl	8008e46 <USBD_CtlError>
            err++;
 80088b0:	7afb      	ldrb	r3, [r7, #11]
 80088b2:	3301      	adds	r3, #1
 80088b4:	72fb      	strb	r3, [r7, #11]
          break;
 80088b6:	e089      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00b      	beq.n	80088dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	7c12      	ldrb	r2, [r2, #16]
 80088d0:	f107 0108 	add.w	r1, r7, #8
 80088d4:	4610      	mov	r0, r2
 80088d6:	4798      	blx	r3
 80088d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088da:	e077      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088dc:	6839      	ldr	r1, [r7, #0]
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fab1 	bl	8008e46 <USBD_CtlError>
            err++;
 80088e4:	7afb      	ldrb	r3, [r7, #11]
 80088e6:	3301      	adds	r3, #1
 80088e8:	72fb      	strb	r3, [r7, #11]
          break;
 80088ea:	e06f      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00b      	beq.n	8008910 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	7c12      	ldrb	r2, [r2, #16]
 8008904:	f107 0108 	add.w	r1, r7, #8
 8008908:	4610      	mov	r0, r2
 800890a:	4798      	blx	r3
 800890c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800890e:	e05d      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008910:	6839      	ldr	r1, [r7, #0]
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 fa97 	bl	8008e46 <USBD_CtlError>
            err++;
 8008918:	7afb      	ldrb	r3, [r7, #11]
 800891a:	3301      	adds	r3, #1
 800891c:	72fb      	strb	r3, [r7, #11]
          break;
 800891e:	e055      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d00b      	beq.n	8008944 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	7c12      	ldrb	r2, [r2, #16]
 8008938:	f107 0108 	add.w	r1, r7, #8
 800893c:	4610      	mov	r0, r2
 800893e:	4798      	blx	r3
 8008940:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008942:	e043      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fa7d 	bl	8008e46 <USBD_CtlError>
            err++;
 800894c:	7afb      	ldrb	r3, [r7, #11]
 800894e:	3301      	adds	r3, #1
 8008950:	72fb      	strb	r3, [r7, #11]
          break;
 8008952:	e03b      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00b      	beq.n	8008978 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008966:	695b      	ldr	r3, [r3, #20]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	7c12      	ldrb	r2, [r2, #16]
 800896c:	f107 0108 	add.w	r1, r7, #8
 8008970:	4610      	mov	r0, r2
 8008972:	4798      	blx	r3
 8008974:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008976:	e029      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fa63 	bl	8008e46 <USBD_CtlError>
            err++;
 8008980:	7afb      	ldrb	r3, [r7, #11]
 8008982:	3301      	adds	r3, #1
 8008984:	72fb      	strb	r3, [r7, #11]
          break;
 8008986:	e021      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800898e:	699b      	ldr	r3, [r3, #24]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00b      	beq.n	80089ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	7c12      	ldrb	r2, [r2, #16]
 80089a0:	f107 0108 	add.w	r1, r7, #8
 80089a4:	4610      	mov	r0, r2
 80089a6:	4798      	blx	r3
 80089a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089aa:	e00f      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fa49 	bl	8008e46 <USBD_CtlError>
            err++;
 80089b4:	7afb      	ldrb	r3, [r7, #11]
 80089b6:	3301      	adds	r3, #1
 80089b8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ba:	e007      	b.n	80089cc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fa41 	bl	8008e46 <USBD_CtlError>
          err++;
 80089c4:	7afb      	ldrb	r3, [r7, #11]
 80089c6:	3301      	adds	r3, #1
 80089c8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80089ca:	bf00      	nop
      }
      break;
 80089cc:	e037      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	7c1b      	ldrb	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d109      	bne.n	80089ea <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089de:	f107 0208 	add.w	r2, r7, #8
 80089e2:	4610      	mov	r0, r2
 80089e4:	4798      	blx	r3
 80089e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089e8:	e029      	b.n	8008a3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089ea:	6839      	ldr	r1, [r7, #0]
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 fa2a 	bl	8008e46 <USBD_CtlError>
        err++;
 80089f2:	7afb      	ldrb	r3, [r7, #11]
 80089f4:	3301      	adds	r3, #1
 80089f6:	72fb      	strb	r3, [r7, #11]
      break;
 80089f8:	e021      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	7c1b      	ldrb	r3, [r3, #16]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10d      	bne.n	8008a1e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a0a:	f107 0208 	add.w	r2, r7, #8
 8008a0e:	4610      	mov	r0, r2
 8008a10:	4798      	blx	r3
 8008a12:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	3301      	adds	r3, #1
 8008a18:	2207      	movs	r2, #7
 8008a1a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a1c:	e00f      	b.n	8008a3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a1e:	6839      	ldr	r1, [r7, #0]
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 fa10 	bl	8008e46 <USBD_CtlError>
        err++;
 8008a26:	7afb      	ldrb	r3, [r7, #11]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a2c:	e007      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fa08 	bl	8008e46 <USBD_CtlError>
      err++;
 8008a36:	7afb      	ldrb	r3, [r7, #11]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a3c:	bf00      	nop
  }

  if (err != 0U)
 8008a3e:	7afb      	ldrb	r3, [r7, #11]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d11e      	bne.n	8008a82 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	88db      	ldrh	r3, [r3, #6]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d016      	beq.n	8008a7a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008a4c:	893b      	ldrh	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d00e      	beq.n	8008a70 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	88da      	ldrh	r2, [r3, #6]
 8008a56:	893b      	ldrh	r3, [r7, #8]
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	bf28      	it	cs
 8008a5c:	4613      	movcs	r3, r2
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a62:	893b      	ldrh	r3, [r7, #8]
 8008a64:	461a      	mov	r2, r3
 8008a66:	68f9      	ldr	r1, [r7, #12]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fa5d 	bl	8008f28 <USBD_CtlSendData>
 8008a6e:	e009      	b.n	8008a84 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 f9e7 	bl	8008e46 <USBD_CtlError>
 8008a78:	e004      	b.n	8008a84 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 faae 	bl	8008fdc <USBD_CtlSendStatus>
 8008a80:	e000      	b.n	8008a84 <USBD_GetDescriptor+0x2cc>
    return;
 8008a82:	bf00      	nop
  }
}
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop

08008a8c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	889b      	ldrh	r3, [r3, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d131      	bne.n	8008b02 <USBD_SetAddress+0x76>
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	88db      	ldrh	r3, [r3, #6]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d12d      	bne.n	8008b02 <USBD_SetAddress+0x76>
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	885b      	ldrh	r3, [r3, #2]
 8008aaa:	2b7f      	cmp	r3, #127	; 0x7f
 8008aac:	d829      	bhi.n	8008b02 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	885b      	ldrh	r3, [r3, #2]
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ab8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	2b03      	cmp	r3, #3
 8008ac4:	d104      	bne.n	8008ad0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f9bc 	bl	8008e46 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ace:	e01d      	b.n	8008b0c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	7bfa      	ldrb	r2, [r7, #15]
 8008ad4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ad8:	7bfb      	ldrb	r3, [r7, #15]
 8008ada:	4619      	mov	r1, r3
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fedf 	bl	80098a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 fa7a 	bl	8008fdc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008ae8:	7bfb      	ldrb	r3, [r7, #15]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d004      	beq.n	8008af8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2202      	movs	r2, #2
 8008af2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008af6:	e009      	b.n	8008b0c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b00:	e004      	b.n	8008b0c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b02:	6839      	ldr	r1, [r7, #0]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f99e 	bl	8008e46 <USBD_CtlError>
  }
}
 8008b0a:	bf00      	nop
 8008b0c:	bf00      	nop
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	885b      	ldrh	r3, [r3, #2]
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	4b4e      	ldr	r3, [pc, #312]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b2c:	4b4d      	ldr	r3, [pc, #308]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d905      	bls.n	8008b40 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f985 	bl	8008e46 <USBD_CtlError>
    return USBD_FAIL;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e08c      	b.n	8008c5a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d002      	beq.n	8008b52 <USBD_SetConfig+0x3e>
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d029      	beq.n	8008ba4 <USBD_SetConfig+0x90>
 8008b50:	e075      	b.n	8008c3e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008b52:	4b44      	ldr	r3, [pc, #272]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d020      	beq.n	8008b9c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008b5a:	4b42      	ldr	r3, [pc, #264]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008b64:	4b3f      	ldr	r3, [pc, #252]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7fe ffe1 	bl	8007b32 <USBD_SetClassConfig>
 8008b70:	4603      	mov	r3, r0
 8008b72:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008b74:	7bfb      	ldrb	r3, [r7, #15]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d008      	beq.n	8008b8c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008b7a:	6839      	ldr	r1, [r7, #0]
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f962 	bl	8008e46 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2202      	movs	r2, #2
 8008b86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008b8a:	e065      	b.n	8008c58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fa25 	bl	8008fdc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2203      	movs	r2, #3
 8008b96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008b9a:	e05d      	b.n	8008c58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fa1d 	bl	8008fdc <USBD_CtlSendStatus>
      break;
 8008ba2:	e059      	b.n	8008c58 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008ba4:	4b2f      	ldr	r3, [pc, #188]	; (8008c64 <USBD_SetConfig+0x150>)
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d112      	bne.n	8008bd2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2202      	movs	r2, #2
 8008bb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008bb4:	4b2b      	ldr	r3, [pc, #172]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008bbe:	4b29      	ldr	r3, [pc, #164]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7fe ffd0 	bl	8007b6a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fa06 	bl	8008fdc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008bd0:	e042      	b.n	8008c58 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008bd2:	4b24      	ldr	r3, [pc, #144]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d02a      	beq.n	8008c36 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	4619      	mov	r1, r3
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f7fe ffbe 	bl	8007b6a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008bee:	4b1d      	ldr	r3, [pc, #116]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008bf8:	4b1a      	ldr	r3, [pc, #104]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7fe ff97 	bl	8007b32 <USBD_SetClassConfig>
 8008c04:	4603      	mov	r3, r0
 8008c06:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00f      	beq.n	8008c2e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008c0e:	6839      	ldr	r1, [r7, #0]
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 f918 	bl	8008e46 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f7fe ffa3 	bl	8007b6a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2202      	movs	r2, #2
 8008c28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008c2c:	e014      	b.n	8008c58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f9d4 	bl	8008fdc <USBD_CtlSendStatus>
      break;
 8008c34:	e010      	b.n	8008c58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f9d0 	bl	8008fdc <USBD_CtlSendStatus>
      break;
 8008c3c:	e00c      	b.n	8008c58 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 f900 	bl	8008e46 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c46:	4b07      	ldr	r3, [pc, #28]	; (8008c64 <USBD_SetConfig+0x150>)
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f7fe ff8c 	bl	8007b6a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008c52:	2303      	movs	r3, #3
 8008c54:	73fb      	strb	r3, [r7, #15]
      break;
 8008c56:	bf00      	nop
  }

  return ret;
 8008c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3710      	adds	r7, #16
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	200003dc 	.word	0x200003dc

08008c68 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	88db      	ldrh	r3, [r3, #6]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d004      	beq.n	8008c84 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f8e2 	bl	8008e46 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c82:	e023      	b.n	8008ccc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	dc02      	bgt.n	8008c96 <USBD_GetConfig+0x2e>
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	dc03      	bgt.n	8008c9c <USBD_GetConfig+0x34>
 8008c94:	e015      	b.n	8008cc2 <USBD_GetConfig+0x5a>
 8008c96:	2b03      	cmp	r3, #3
 8008c98:	d00b      	beq.n	8008cb2 <USBD_GetConfig+0x4a>
 8008c9a:	e012      	b.n	8008cc2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	3308      	adds	r3, #8
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	4619      	mov	r1, r3
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 f93c 	bl	8008f28 <USBD_CtlSendData>
        break;
 8008cb0:	e00c      	b.n	8008ccc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	4619      	mov	r1, r3
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 f934 	bl	8008f28 <USBD_CtlSendData>
        break;
 8008cc0:	e004      	b.n	8008ccc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008cc2:	6839      	ldr	r1, [r7, #0]
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f8be 	bl	8008e46 <USBD_CtlError>
        break;
 8008cca:	bf00      	nop
}
 8008ccc:	bf00      	nop
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d81e      	bhi.n	8008d2a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	88db      	ldrh	r3, [r3, #6]
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d004      	beq.n	8008cfe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008cf4:	6839      	ldr	r1, [r7, #0]
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f8a5 	bl	8008e46 <USBD_CtlError>
        break;
 8008cfc:	e01a      	b.n	8008d34 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2201      	movs	r2, #1
 8008d02:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d005      	beq.n	8008d1a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	f043 0202 	orr.w	r2, r3, #2
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	330c      	adds	r3, #12
 8008d1e:	2202      	movs	r2, #2
 8008d20:	4619      	mov	r1, r3
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 f900 	bl	8008f28 <USBD_CtlSendData>
      break;
 8008d28:	e004      	b.n	8008d34 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008d2a:	6839      	ldr	r1, [r7, #0]
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f88a 	bl	8008e46 <USBD_CtlError>
      break;
 8008d32:	bf00      	nop
  }
}
 8008d34:	bf00      	nop
 8008d36:	3708      	adds	r7, #8
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	885b      	ldrh	r3, [r3, #2]
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d107      	bne.n	8008d5e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2201      	movs	r2, #1
 8008d52:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f940 	bl	8008fdc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008d5c:	e013      	b.n	8008d86 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	885b      	ldrh	r3, [r3, #2]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d10b      	bne.n	8008d7e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	889b      	ldrh	r3, [r3, #4]
 8008d6a:	0a1b      	lsrs	r3, r3, #8
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f930 	bl	8008fdc <USBD_CtlSendStatus>
}
 8008d7c:	e003      	b.n	8008d86 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f860 	bl	8008e46 <USBD_CtlError>
}
 8008d86:	bf00      	nop
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b082      	sub	sp, #8
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
 8008d96:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	3b01      	subs	r3, #1
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d80b      	bhi.n	8008dbe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	885b      	ldrh	r3, [r3, #2]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d10c      	bne.n	8008dc8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f910 	bl	8008fdc <USBD_CtlSendStatus>
      }
      break;
 8008dbc:	e004      	b.n	8008dc8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008dbe:	6839      	ldr	r1, [r7, #0]
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f840 	bl	8008e46 <USBD_CtlError>
      break;
 8008dc6:	e000      	b.n	8008dca <USBD_ClrFeature+0x3c>
      break;
 8008dc8:	bf00      	nop
  }
}
 8008dca:	bf00      	nop
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b084      	sub	sp, #16
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	781a      	ldrb	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	3301      	adds	r3, #1
 8008dec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	781a      	ldrb	r2, [r3, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f7ff fa41 	bl	8008284 <SWAPBYTE>
 8008e02:	4603      	mov	r3, r0
 8008e04:	461a      	mov	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	3301      	adds	r3, #1
 8008e14:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	f7ff fa34 	bl	8008284 <SWAPBYTE>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	461a      	mov	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	3301      	adds	r3, #1
 8008e28:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f7ff fa27 	bl	8008284 <SWAPBYTE>
 8008e36:	4603      	mov	r3, r0
 8008e38:	461a      	mov	r2, r3
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	80da      	strh	r2, [r3, #6]
}
 8008e3e:	bf00      	nop
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b082      	sub	sp, #8
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e50:	2180      	movs	r1, #128	; 0x80
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fcba 	bl	80097cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008e58:	2100      	movs	r1, #0
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fcb6 	bl	80097cc <USBD_LL_StallEP>
}
 8008e60:	bf00      	nop
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d036      	beq.n	8008eec <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008e82:	6938      	ldr	r0, [r7, #16]
 8008e84:	f000 f836 	bl	8008ef4 <USBD_GetLen>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	005b      	lsls	r3, r3, #1
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008e96:	7dfb      	ldrb	r3, [r7, #23]
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	7812      	ldrb	r2, [r2, #0]
 8008ea0:	701a      	strb	r2, [r3, #0]
  idx++;
 8008ea2:	7dfb      	ldrb	r3, [r7, #23]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008ea8:	7dfb      	ldrb	r3, [r7, #23]
 8008eaa:	68ba      	ldr	r2, [r7, #8]
 8008eac:	4413      	add	r3, r2
 8008eae:	2203      	movs	r2, #3
 8008eb0:	701a      	strb	r2, [r3, #0]
  idx++;
 8008eb2:	7dfb      	ldrb	r3, [r7, #23]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008eb8:	e013      	b.n	8008ee2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008eba:	7dfb      	ldrb	r3, [r7, #23]
 8008ebc:	68ba      	ldr	r2, [r7, #8]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	693a      	ldr	r2, [r7, #16]
 8008ec2:	7812      	ldrb	r2, [r2, #0]
 8008ec4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	613b      	str	r3, [r7, #16]
    idx++;
 8008ecc:	7dfb      	ldrb	r3, [r7, #23]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	2200      	movs	r2, #0
 8008eda:	701a      	strb	r2, [r3, #0]
    idx++;
 8008edc:	7dfb      	ldrb	r3, [r7, #23]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e7      	bne.n	8008eba <USBD_GetString+0x52>
 8008eea:	e000      	b.n	8008eee <USBD_GetString+0x86>
    return;
 8008eec:	bf00      	nop
  }
}
 8008eee:	3718      	adds	r7, #24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008efc:	2300      	movs	r3, #0
 8008efe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008f04:	e005      	b.n	8008f12 <USBD_GetLen+0x1e>
  {
    len++;
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1f5      	bne.n	8008f06 <USBD_GetLen+0x12>
  }

  return len;
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3714      	adds	r7, #20
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2202      	movs	r2, #2
 8008f38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f000 fcc5 	bl	80098de <USBD_LL_Transmit>

  return USBD_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008f5e:	b580      	push	{r7, lr}
 8008f60:	b084      	sub	sp, #16
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	60f8      	str	r0, [r7, #12]
 8008f66:	60b9      	str	r1, [r7, #8]
 8008f68:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	68ba      	ldr	r2, [r7, #8]
 8008f6e:	2100      	movs	r1, #0
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f000 fcb4 	bl	80098de <USBD_LL_Transmit>

  return USBD_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2203      	movs	r2, #3
 8008f90:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	68ba      	ldr	r2, [r7, #8]
 8008fa8:	2100      	movs	r1, #0
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 fcb8 	bl	8009920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b084      	sub	sp, #16
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	60f8      	str	r0, [r7, #12]
 8008fc2:	60b9      	str	r1, [r7, #8]
 8008fc4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	2100      	movs	r1, #0
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f000 fca7 	bl	8009920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2204      	movs	r2, #4
 8008fe8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008fec:	2300      	movs	r3, #0
 8008fee:	2200      	movs	r2, #0
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fc73 	bl	80098de <USBD_LL_Transmit>

  return USBD_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3708      	adds	r7, #8
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b082      	sub	sp, #8
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2205      	movs	r2, #5
 800900e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009012:	2300      	movs	r3, #0
 8009014:	2200      	movs	r2, #0
 8009016:	2100      	movs	r1, #0
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 fc81 	bl	8009920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800902c:	2200      	movs	r2, #0
 800902e:	4912      	ldr	r1, [pc, #72]	; (8009078 <MX_USB_DEVICE_Init+0x50>)
 8009030:	4812      	ldr	r0, [pc, #72]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009032:	f7fe fd01 	bl	8007a38 <USBD_Init>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800903c:	f7f8 fbc4 	bl	80017c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009040:	490f      	ldr	r1, [pc, #60]	; (8009080 <MX_USB_DEVICE_Init+0x58>)
 8009042:	480e      	ldr	r0, [pc, #56]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009044:	f7fe fd28 	bl	8007a98 <USBD_RegisterClass>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d001      	beq.n	8009052 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800904e:	f7f8 fbbb 	bl	80017c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009052:	490c      	ldr	r1, [pc, #48]	; (8009084 <MX_USB_DEVICE_Init+0x5c>)
 8009054:	4809      	ldr	r0, [pc, #36]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009056:	f7fe fc5f 	bl	8007918 <USBD_CDC_RegisterInterface>
 800905a:	4603      	mov	r3, r0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d001      	beq.n	8009064 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009060:	f7f8 fbb2 	bl	80017c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009064:	4805      	ldr	r0, [pc, #20]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009066:	f7fe fd4d 	bl	8007b04 <USBD_Start>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d001      	beq.n	8009074 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009070:	f7f8 fbaa 	bl	80017c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009074:	bf00      	nop
 8009076:	bd80      	pop	{r7, pc}
 8009078:	200000e8 	.word	0x200000e8
 800907c:	200003e0 	.word	0x200003e0
 8009080:	20000054 	.word	0x20000054
 8009084:	200000d4 	.word	0x200000d4

08009088 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800908c:	2200      	movs	r2, #0
 800908e:	4905      	ldr	r1, [pc, #20]	; (80090a4 <CDC_Init_FS+0x1c>)
 8009090:	4805      	ldr	r0, [pc, #20]	; (80090a8 <CDC_Init_FS+0x20>)
 8009092:	f7fe fc5b 	bl	800794c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009096:	4905      	ldr	r1, [pc, #20]	; (80090ac <CDC_Init_FS+0x24>)
 8009098:	4803      	ldr	r0, [pc, #12]	; (80090a8 <CDC_Init_FS+0x20>)
 800909a:	f7fe fc79 	bl	8007990 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800909e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	20000ebc 	.word	0x20000ebc
 80090a8:	200003e0 	.word	0x200003e0
 80090ac:	200006bc 	.word	0x200006bc

080090b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80090b0:	b480      	push	{r7}
 80090b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80090b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	4603      	mov	r3, r0
 80090c8:	6039      	str	r1, [r7, #0]
 80090ca:	71fb      	strb	r3, [r7, #7]
 80090cc:	4613      	mov	r3, r2
 80090ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80090d0:	79fb      	ldrb	r3, [r7, #7]
 80090d2:	2b23      	cmp	r3, #35	; 0x23
 80090d4:	d84a      	bhi.n	800916c <CDC_Control_FS+0xac>
 80090d6:	a201      	add	r2, pc, #4	; (adr r2, 80090dc <CDC_Control_FS+0x1c>)
 80090d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090dc:	0800916d 	.word	0x0800916d
 80090e0:	0800916d 	.word	0x0800916d
 80090e4:	0800916d 	.word	0x0800916d
 80090e8:	0800916d 	.word	0x0800916d
 80090ec:	0800916d 	.word	0x0800916d
 80090f0:	0800916d 	.word	0x0800916d
 80090f4:	0800916d 	.word	0x0800916d
 80090f8:	0800916d 	.word	0x0800916d
 80090fc:	0800916d 	.word	0x0800916d
 8009100:	0800916d 	.word	0x0800916d
 8009104:	0800916d 	.word	0x0800916d
 8009108:	0800916d 	.word	0x0800916d
 800910c:	0800916d 	.word	0x0800916d
 8009110:	0800916d 	.word	0x0800916d
 8009114:	0800916d 	.word	0x0800916d
 8009118:	0800916d 	.word	0x0800916d
 800911c:	0800916d 	.word	0x0800916d
 8009120:	0800916d 	.word	0x0800916d
 8009124:	0800916d 	.word	0x0800916d
 8009128:	0800916d 	.word	0x0800916d
 800912c:	0800916d 	.word	0x0800916d
 8009130:	0800916d 	.word	0x0800916d
 8009134:	0800916d 	.word	0x0800916d
 8009138:	0800916d 	.word	0x0800916d
 800913c:	0800916d 	.word	0x0800916d
 8009140:	0800916d 	.word	0x0800916d
 8009144:	0800916d 	.word	0x0800916d
 8009148:	0800916d 	.word	0x0800916d
 800914c:	0800916d 	.word	0x0800916d
 8009150:	0800916d 	.word	0x0800916d
 8009154:	0800916d 	.word	0x0800916d
 8009158:	0800916d 	.word	0x0800916d
 800915c:	0800916d 	.word	0x0800916d
 8009160:	0800916d 	.word	0x0800916d
 8009164:	0800916d 	.word	0x0800916d
 8009168:	0800916d 	.word	0x0800916d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800916c:	bf00      	nop
  }

  return (USBD_OK);
 800916e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009170:	4618      	mov	r0, r3
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr

0800917c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b082      	sub	sp, #8
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009186:	6879      	ldr	r1, [r7, #4]
 8009188:	4805      	ldr	r0, [pc, #20]	; (80091a0 <CDC_Receive_FS+0x24>)
 800918a:	f7fe fc01 	bl	8007990 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800918e:	4804      	ldr	r0, [pc, #16]	; (80091a0 <CDC_Receive_FS+0x24>)
 8009190:	f7fe fc1c 	bl	80079cc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009194:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009196:	4618      	mov	r0, r3
 8009198:	3708      	adds	r7, #8
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	200003e0 	.word	0x200003e0

080091a4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b087      	sub	sp, #28
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	4613      	mov	r3, r2
 80091b0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80091b2:	2300      	movs	r3, #0
 80091b4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80091b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	371c      	adds	r7, #28
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr
	...

080091c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2212      	movs	r2, #18
 80091d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80091da:	4b03      	ldr	r3, [pc, #12]	; (80091e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80091dc:	4618      	mov	r0, r3
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	20000104 	.word	0x20000104

080091ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	6039      	str	r1, [r7, #0]
 80091f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	2204      	movs	r2, #4
 80091fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091fe:	4b03      	ldr	r3, [pc, #12]	; (800920c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009200:	4618      	mov	r0, r3
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr
 800920c:	20000118 	.word	0x20000118

08009210 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	4603      	mov	r3, r0
 8009218:	6039      	str	r1, [r7, #0]
 800921a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d105      	bne.n	800922e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	4907      	ldr	r1, [pc, #28]	; (8009244 <USBD_FS_ProductStrDescriptor+0x34>)
 8009226:	4808      	ldr	r0, [pc, #32]	; (8009248 <USBD_FS_ProductStrDescriptor+0x38>)
 8009228:	f7ff fe1e 	bl	8008e68 <USBD_GetString>
 800922c:	e004      	b.n	8009238 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800922e:	683a      	ldr	r2, [r7, #0]
 8009230:	4904      	ldr	r1, [pc, #16]	; (8009244 <USBD_FS_ProductStrDescriptor+0x34>)
 8009232:	4805      	ldr	r0, [pc, #20]	; (8009248 <USBD_FS_ProductStrDescriptor+0x38>)
 8009234:	f7ff fe18 	bl	8008e68 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009238:	4b02      	ldr	r3, [pc, #8]	; (8009244 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800923a:	4618      	mov	r0, r3
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	200016bc 	.word	0x200016bc
 8009248:	0800a3e0 	.word	0x0800a3e0

0800924c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	4603      	mov	r3, r0
 8009254:	6039      	str	r1, [r7, #0]
 8009256:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	4904      	ldr	r1, [pc, #16]	; (800926c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800925c:	4804      	ldr	r0, [pc, #16]	; (8009270 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800925e:	f7ff fe03 	bl	8008e68 <USBD_GetString>
  return USBD_StrDesc;
 8009262:	4b02      	ldr	r3, [pc, #8]	; (800926c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009264:	4618      	mov	r0, r3
 8009266:	3708      	adds	r7, #8
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}
 800926c:	200016bc 	.word	0x200016bc
 8009270:	0800a3f8 	.word	0x0800a3f8

08009274 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	4603      	mov	r3, r0
 800927c:	6039      	str	r1, [r7, #0]
 800927e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	221a      	movs	r2, #26
 8009284:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009286:	f000 f843 	bl	8009310 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800928a:	4b02      	ldr	r3, [pc, #8]	; (8009294 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800928c:	4618      	mov	r0, r3
 800928e:	3708      	adds	r7, #8
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	2000011c 	.word	0x2000011c

08009298 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b082      	sub	sp, #8
 800929c:	af00      	add	r7, sp, #0
 800929e:	4603      	mov	r3, r0
 80092a0:	6039      	str	r1, [r7, #0]
 80092a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80092a4:	79fb      	ldrb	r3, [r7, #7]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d105      	bne.n	80092b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80092aa:	683a      	ldr	r2, [r7, #0]
 80092ac:	4907      	ldr	r1, [pc, #28]	; (80092cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80092ae:	4808      	ldr	r0, [pc, #32]	; (80092d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80092b0:	f7ff fdda 	bl	8008e68 <USBD_GetString>
 80092b4:	e004      	b.n	80092c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	4904      	ldr	r1, [pc, #16]	; (80092cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80092ba:	4805      	ldr	r0, [pc, #20]	; (80092d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80092bc:	f7ff fdd4 	bl	8008e68 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092c0:	4b02      	ldr	r3, [pc, #8]	; (80092cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3708      	adds	r7, #8
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	200016bc 	.word	0x200016bc
 80092d0:	0800a40c 	.word	0x0800a40c

080092d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b082      	sub	sp, #8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	4603      	mov	r3, r0
 80092dc:	6039      	str	r1, [r7, #0]
 80092de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092e0:	79fb      	ldrb	r3, [r7, #7]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d105      	bne.n	80092f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092e6:	683a      	ldr	r2, [r7, #0]
 80092e8:	4907      	ldr	r1, [pc, #28]	; (8009308 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092ea:	4808      	ldr	r0, [pc, #32]	; (800930c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092ec:	f7ff fdbc 	bl	8008e68 <USBD_GetString>
 80092f0:	e004      	b.n	80092fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092f2:	683a      	ldr	r2, [r7, #0]
 80092f4:	4904      	ldr	r1, [pc, #16]	; (8009308 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092f6:	4805      	ldr	r0, [pc, #20]	; (800930c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092f8:	f7ff fdb6 	bl	8008e68 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092fc:	4b02      	ldr	r3, [pc, #8]	; (8009308 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3708      	adds	r7, #8
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	200016bc 	.word	0x200016bc
 800930c:	0800a418 	.word	0x0800a418

08009310 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009316:	4b0f      	ldr	r3, [pc, #60]	; (8009354 <Get_SerialNum+0x44>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800931c:	4b0e      	ldr	r3, [pc, #56]	; (8009358 <Get_SerialNum+0x48>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009322:	4b0e      	ldr	r3, [pc, #56]	; (800935c <Get_SerialNum+0x4c>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4413      	add	r3, r2
 800932e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d009      	beq.n	800934a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009336:	2208      	movs	r2, #8
 8009338:	4909      	ldr	r1, [pc, #36]	; (8009360 <Get_SerialNum+0x50>)
 800933a:	68f8      	ldr	r0, [r7, #12]
 800933c:	f000 f814 	bl	8009368 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009340:	2204      	movs	r2, #4
 8009342:	4908      	ldr	r1, [pc, #32]	; (8009364 <Get_SerialNum+0x54>)
 8009344:	68b8      	ldr	r0, [r7, #8]
 8009346:	f000 f80f 	bl	8009368 <IntToUnicode>
  }
}
 800934a:	bf00      	nop
 800934c:	3710      	adds	r7, #16
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop
 8009354:	1fff7a10 	.word	0x1fff7a10
 8009358:	1fff7a14 	.word	0x1fff7a14
 800935c:	1fff7a18 	.word	0x1fff7a18
 8009360:	2000011e 	.word	0x2000011e
 8009364:	2000012e 	.word	0x2000012e

08009368 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	4613      	mov	r3, r2
 8009374:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009376:	2300      	movs	r3, #0
 8009378:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800937a:	2300      	movs	r3, #0
 800937c:	75fb      	strb	r3, [r7, #23]
 800937e:	e027      	b.n	80093d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	0f1b      	lsrs	r3, r3, #28
 8009384:	2b09      	cmp	r3, #9
 8009386:	d80b      	bhi.n	80093a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	0f1b      	lsrs	r3, r3, #28
 800938c:	b2da      	uxtb	r2, r3
 800938e:	7dfb      	ldrb	r3, [r7, #23]
 8009390:	005b      	lsls	r3, r3, #1
 8009392:	4619      	mov	r1, r3
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	440b      	add	r3, r1
 8009398:	3230      	adds	r2, #48	; 0x30
 800939a:	b2d2      	uxtb	r2, r2
 800939c:	701a      	strb	r2, [r3, #0]
 800939e:	e00a      	b.n	80093b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	0f1b      	lsrs	r3, r3, #28
 80093a4:	b2da      	uxtb	r2, r3
 80093a6:	7dfb      	ldrb	r3, [r7, #23]
 80093a8:	005b      	lsls	r3, r3, #1
 80093aa:	4619      	mov	r1, r3
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	440b      	add	r3, r1
 80093b0:	3237      	adds	r2, #55	; 0x37
 80093b2:	b2d2      	uxtb	r2, r2
 80093b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	011b      	lsls	r3, r3, #4
 80093ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80093bc:	7dfb      	ldrb	r3, [r7, #23]
 80093be:	005b      	lsls	r3, r3, #1
 80093c0:	3301      	adds	r3, #1
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	4413      	add	r3, r2
 80093c6:	2200      	movs	r2, #0
 80093c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80093ca:	7dfb      	ldrb	r3, [r7, #23]
 80093cc:	3301      	adds	r3, #1
 80093ce:	75fb      	strb	r3, [r7, #23]
 80093d0:	7dfa      	ldrb	r2, [r7, #23]
 80093d2:	79fb      	ldrb	r3, [r7, #7]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d3d3      	bcc.n	8009380 <IntToUnicode+0x18>
  }
}
 80093d8:	bf00      	nop
 80093da:	bf00      	nop
 80093dc:	371c      	adds	r7, #28
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr
	...

080093e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b08a      	sub	sp, #40	; 0x28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093f0:	f107 0314 	add.w	r3, r7, #20
 80093f4:	2200      	movs	r2, #0
 80093f6:	601a      	str	r2, [r3, #0]
 80093f8:	605a      	str	r2, [r3, #4]
 80093fa:	609a      	str	r2, [r3, #8]
 80093fc:	60da      	str	r2, [r3, #12]
 80093fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009408:	d13a      	bne.n	8009480 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800940a:	2300      	movs	r3, #0
 800940c:	613b      	str	r3, [r7, #16]
 800940e:	4b1e      	ldr	r3, [pc, #120]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 8009410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009412:	4a1d      	ldr	r2, [pc, #116]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 8009414:	f043 0301 	orr.w	r3, r3, #1
 8009418:	6313      	str	r3, [r2, #48]	; 0x30
 800941a:	4b1b      	ldr	r3, [pc, #108]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800941c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	613b      	str	r3, [r7, #16]
 8009424:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009426:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800942a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800942c:	2302      	movs	r3, #2
 800942e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009430:	2300      	movs	r3, #0
 8009432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009434:	2303      	movs	r3, #3
 8009436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009438:	230a      	movs	r3, #10
 800943a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800943c:	f107 0314 	add.w	r3, r7, #20
 8009440:	4619      	mov	r1, r3
 8009442:	4812      	ldr	r0, [pc, #72]	; (800948c <HAL_PCD_MspInit+0xa4>)
 8009444:	f7f8 fe32 	bl	80020ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009448:	4b0f      	ldr	r3, [pc, #60]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800944a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800944c:	4a0e      	ldr	r2, [pc, #56]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800944e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009452:	6353      	str	r3, [r2, #52]	; 0x34
 8009454:	2300      	movs	r3, #0
 8009456:	60fb      	str	r3, [r7, #12]
 8009458:	4b0b      	ldr	r3, [pc, #44]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800945a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800945c:	4a0a      	ldr	r2, [pc, #40]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800945e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009462:	6453      	str	r3, [r2, #68]	; 0x44
 8009464:	4b08      	ldr	r3, [pc, #32]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 8009466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800946c:	60fb      	str	r3, [r7, #12]
 800946e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009470:	2200      	movs	r2, #0
 8009472:	2100      	movs	r1, #0
 8009474:	2043      	movs	r0, #67	; 0x43
 8009476:	f7f8 fd50 	bl	8001f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800947a:	2043      	movs	r0, #67	; 0x43
 800947c:	f7f8 fd69 	bl	8001f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009480:	bf00      	nop
 8009482:	3728      	adds	r7, #40	; 0x28
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	40023800 	.word	0x40023800
 800948c:	40020000 	.word	0x40020000

08009490 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	; 0x4e0
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80094a4:	4619      	mov	r1, r3
 80094a6:	4610      	mov	r0, r2
 80094a8:	f7fe fb79 	bl	8007b9e <USBD_LL_SetupStage>
}
 80094ac:	bf00      	nop
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 80094c6:	78fa      	ldrb	r2, [r7, #3]
 80094c8:	6879      	ldr	r1, [r7, #4]
 80094ca:	4613      	mov	r3, r2
 80094cc:	00db      	lsls	r3, r3, #3
 80094ce:	4413      	add	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	78fb      	ldrb	r3, [r7, #3]
 80094dc:	4619      	mov	r1, r3
 80094de:	f7fe fbb3 	bl	8007c48 <USBD_LL_DataOutStage>
}
 80094e2:	bf00      	nop
 80094e4:	3708      	adds	r7, #8
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b082      	sub	sp, #8
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	460b      	mov	r3, r1
 80094f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 80094fc:	78fa      	ldrb	r2, [r7, #3]
 80094fe:	6879      	ldr	r1, [r7, #4]
 8009500:	4613      	mov	r3, r2
 8009502:	00db      	lsls	r3, r3, #3
 8009504:	4413      	add	r3, r2
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	440b      	add	r3, r1
 800950a:	3320      	adds	r3, #32
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	4619      	mov	r1, r3
 8009512:	f7fe fc4c 	bl	8007dae <USBD_LL_DataInStage>
}
 8009516:	bf00      	nop
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b082      	sub	sp, #8
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800952c:	4618      	mov	r0, r3
 800952e:	f7fe fd86 	bl	800803e <USBD_LL_SOF>
}
 8009532:	bf00      	nop
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b084      	sub	sp, #16
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009542:	2301      	movs	r3, #1
 8009544:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	79db      	ldrb	r3, [r3, #7]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d102      	bne.n	8009554 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800954e:	2300      	movs	r3, #0
 8009550:	73fb      	strb	r3, [r7, #15]
 8009552:	e008      	b.n	8009566 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	79db      	ldrb	r3, [r3, #7]
 8009558:	2b02      	cmp	r3, #2
 800955a:	d102      	bne.n	8009562 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800955c:	2301      	movs	r3, #1
 800955e:	73fb      	strb	r3, [r7, #15]
 8009560:	e001      	b.n	8009566 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009562:	f7f8 f931 	bl	80017c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800956c:	7bfa      	ldrb	r2, [r7, #15]
 800956e:	4611      	mov	r1, r2
 8009570:	4618      	mov	r0, r3
 8009572:	f7fe fd20 	bl	8007fb6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800957c:	4618      	mov	r0, r3
 800957e:	f7fe fcc8 	bl	8007f12 <USBD_LL_Reset>
}
 8009582:	bf00      	nop
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
	...

0800958c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800959a:	4618      	mov	r0, r3
 800959c:	f7fe fd1b 	bl	8007fd6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	6812      	ldr	r2, [r2, #0]
 80095ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80095b2:	f043 0301 	orr.w	r3, r3, #1
 80095b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	7adb      	ldrb	r3, [r3, #11]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d005      	beq.n	80095cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80095c0:	4b04      	ldr	r3, [pc, #16]	; (80095d4 <HAL_PCD_SuspendCallback+0x48>)
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	4a03      	ldr	r2, [pc, #12]	; (80095d4 <HAL_PCD_SuspendCallback+0x48>)
 80095c6:	f043 0306 	orr.w	r3, r3, #6
 80095ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095cc:	bf00      	nop
 80095ce:	3708      	adds	r7, #8
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}
 80095d4:	e000ed00 	.word	0xe000ed00

080095d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80095e6:	4618      	mov	r0, r3
 80095e8:	f7fe fd11 	bl	800800e <USBD_LL_Resume>
}
 80095ec:	bf00      	nop
 80095ee:	3708      	adds	r7, #8
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	460b      	mov	r3, r1
 80095fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	4611      	mov	r1, r2
 800960a:	4618      	mov	r0, r3
 800960c:	f7fe fd69 	bl	80080e2 <USBD_LL_IsoOUTIncomplete>
}
 8009610:	bf00      	nop
 8009612:	3708      	adds	r7, #8
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	460b      	mov	r3, r1
 8009622:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800962a:	78fa      	ldrb	r2, [r7, #3]
 800962c:	4611      	mov	r1, r2
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe fd25 	bl	800807e <USBD_LL_IsoINIncomplete>
}
 8009634:	bf00      	nop
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe fd7b 	bl	8008146 <USBD_LL_DevConnected>
}
 8009650:	bf00      	nop
 8009652:	3708      	adds	r7, #8
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8009666:	4618      	mov	r0, r3
 8009668:	f7fe fd78 	bl	800815c <USBD_LL_DevDisconnected>
}
 800966c:	bf00      	nop
 800966e:	3708      	adds	r7, #8
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d13c      	bne.n	80096fe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009684:	4a20      	ldr	r2, [pc, #128]	; (8009708 <USBD_LL_Init+0x94>)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a1e      	ldr	r2, [pc, #120]	; (8009708 <USBD_LL_Init+0x94>)
 8009690:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009694:	4b1c      	ldr	r3, [pc, #112]	; (8009708 <USBD_LL_Init+0x94>)
 8009696:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800969a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800969c:	4b1a      	ldr	r3, [pc, #104]	; (8009708 <USBD_LL_Init+0x94>)
 800969e:	2204      	movs	r2, #4
 80096a0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80096a2:	4b19      	ldr	r3, [pc, #100]	; (8009708 <USBD_LL_Init+0x94>)
 80096a4:	2202      	movs	r2, #2
 80096a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80096a8:	4b17      	ldr	r3, [pc, #92]	; (8009708 <USBD_LL_Init+0x94>)
 80096aa:	2200      	movs	r2, #0
 80096ac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80096ae:	4b16      	ldr	r3, [pc, #88]	; (8009708 <USBD_LL_Init+0x94>)
 80096b0:	2202      	movs	r2, #2
 80096b2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80096b4:	4b14      	ldr	r3, [pc, #80]	; (8009708 <USBD_LL_Init+0x94>)
 80096b6:	2200      	movs	r2, #0
 80096b8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80096ba:	4b13      	ldr	r3, [pc, #76]	; (8009708 <USBD_LL_Init+0x94>)
 80096bc:	2200      	movs	r2, #0
 80096be:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80096c0:	4b11      	ldr	r3, [pc, #68]	; (8009708 <USBD_LL_Init+0x94>)
 80096c2:	2200      	movs	r2, #0
 80096c4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80096c6:	4b10      	ldr	r3, [pc, #64]	; (8009708 <USBD_LL_Init+0x94>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80096cc:	4b0e      	ldr	r3, [pc, #56]	; (8009708 <USBD_LL_Init+0x94>)
 80096ce:	2200      	movs	r2, #0
 80096d0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80096d2:	480d      	ldr	r0, [pc, #52]	; (8009708 <USBD_LL_Init+0x94>)
 80096d4:	f7f8 feb7 	bl	8002446 <HAL_PCD_Init>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80096de:	f7f8 f873 	bl	80017c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80096e2:	2180      	movs	r1, #128	; 0x80
 80096e4:	4808      	ldr	r0, [pc, #32]	; (8009708 <USBD_LL_Init+0x94>)
 80096e6:	f7fa f8e2 	bl	80038ae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80096ea:	2240      	movs	r2, #64	; 0x40
 80096ec:	2100      	movs	r1, #0
 80096ee:	4806      	ldr	r0, [pc, #24]	; (8009708 <USBD_LL_Init+0x94>)
 80096f0:	f7fa f896 	bl	8003820 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80096f4:	2280      	movs	r2, #128	; 0x80
 80096f6:	2101      	movs	r1, #1
 80096f8:	4803      	ldr	r0, [pc, #12]	; (8009708 <USBD_LL_Init+0x94>)
 80096fa:	f7fa f891 	bl	8003820 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	200018bc 	.word	0x200018bc

0800970c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009714:	2300      	movs	r3, #0
 8009716:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009718:	2300      	movs	r3, #0
 800971a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009722:	4618      	mov	r0, r3
 8009724:	f7f8 ff9e 	bl	8002664 <HAL_PCD_Start>
 8009728:	4603      	mov	r3, r0
 800972a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800972c:	7bfb      	ldrb	r3, [r7, #15]
 800972e:	4618      	mov	r0, r3
 8009730:	f000 f942 	bl	80099b8 <USBD_Get_USB_Status>
 8009734:	4603      	mov	r3, r0
 8009736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009738:	7bbb      	ldrb	r3, [r7, #14]
}
 800973a:	4618      	mov	r0, r3
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b084      	sub	sp, #16
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	4608      	mov	r0, r1
 800974c:	4611      	mov	r1, r2
 800974e:	461a      	mov	r2, r3
 8009750:	4603      	mov	r3, r0
 8009752:	70fb      	strb	r3, [r7, #3]
 8009754:	460b      	mov	r3, r1
 8009756:	70bb      	strb	r3, [r7, #2]
 8009758:	4613      	mov	r3, r2
 800975a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800975c:	2300      	movs	r3, #0
 800975e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009760:	2300      	movs	r3, #0
 8009762:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800976a:	78bb      	ldrb	r3, [r7, #2]
 800976c:	883a      	ldrh	r2, [r7, #0]
 800976e:	78f9      	ldrb	r1, [r7, #3]
 8009770:	f7f9 fc72 	bl	8003058 <HAL_PCD_EP_Open>
 8009774:	4603      	mov	r3, r0
 8009776:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009778:	7bfb      	ldrb	r3, [r7, #15]
 800977a:	4618      	mov	r0, r3
 800977c:	f000 f91c 	bl	80099b8 <USBD_Get_USB_Status>
 8009780:	4603      	mov	r3, r0
 8009782:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009784:	7bbb      	ldrb	r3, [r7, #14]
}
 8009786:	4618      	mov	r0, r3
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800978e:	b580      	push	{r7, lr}
 8009790:	b084      	sub	sp, #16
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	460b      	mov	r3, r1
 8009798:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800979a:	2300      	movs	r3, #0
 800979c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800979e:	2300      	movs	r3, #0
 80097a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097a8:	78fa      	ldrb	r2, [r7, #3]
 80097aa:	4611      	mov	r1, r2
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7f9 fcbb 	bl	8003128 <HAL_PCD_EP_Close>
 80097b2:	4603      	mov	r3, r0
 80097b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097b6:	7bfb      	ldrb	r3, [r7, #15]
 80097b8:	4618      	mov	r0, r3
 80097ba:	f000 f8fd 	bl	80099b8 <USBD_Get_USB_Status>
 80097be:	4603      	mov	r3, r0
 80097c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	460b      	mov	r3, r1
 80097d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097d8:	2300      	movs	r3, #0
 80097da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097e6:	78fa      	ldrb	r2, [r7, #3]
 80097e8:	4611      	mov	r1, r2
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7f9 fd73 	bl	80032d6 <HAL_PCD_EP_SetStall>
 80097f0:	4603      	mov	r3, r0
 80097f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097f4:	7bfb      	ldrb	r3, [r7, #15]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f000 f8de 	bl	80099b8 <USBD_Get_USB_Status>
 80097fc:	4603      	mov	r3, r0
 80097fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009800:	7bbb      	ldrb	r3, [r7, #14]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}

0800980a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800980a:	b580      	push	{r7, lr}
 800980c:	b084      	sub	sp, #16
 800980e:	af00      	add	r7, sp, #0
 8009810:	6078      	str	r0, [r7, #4]
 8009812:	460b      	mov	r3, r1
 8009814:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009816:	2300      	movs	r3, #0
 8009818:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009824:	78fa      	ldrb	r2, [r7, #3]
 8009826:	4611      	mov	r1, r2
 8009828:	4618      	mov	r0, r3
 800982a:	f7f9 fdb7 	bl	800339c <HAL_PCD_EP_ClrStall>
 800982e:	4603      	mov	r3, r0
 8009830:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009832:	7bfb      	ldrb	r3, [r7, #15]
 8009834:	4618      	mov	r0, r3
 8009836:	f000 f8bf 	bl	80099b8 <USBD_Get_USB_Status>
 800983a:	4603      	mov	r3, r0
 800983c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800983e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009840:	4618      	mov	r0, r3
 8009842:	3710      	adds	r7, #16
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	460b      	mov	r3, r1
 8009852:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800985a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800985c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009860:	2b00      	cmp	r3, #0
 8009862:	da0b      	bge.n	800987c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009864:	78fb      	ldrb	r3, [r7, #3]
 8009866:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800986a:	68f9      	ldr	r1, [r7, #12]
 800986c:	4613      	mov	r3, r2
 800986e:	00db      	lsls	r3, r3, #3
 8009870:	4413      	add	r3, r2
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	440b      	add	r3, r1
 8009876:	3316      	adds	r3, #22
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	e00b      	b.n	8009894 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800987c:	78fb      	ldrb	r3, [r7, #3]
 800987e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009882:	68f9      	ldr	r1, [r7, #12]
 8009884:	4613      	mov	r3, r2
 8009886:	00db      	lsls	r3, r3, #3
 8009888:	4413      	add	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	440b      	add	r3, r1
 800988e:	f203 2356 	addw	r3, r3, #598	; 0x256
 8009892:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009894:	4618      	mov	r0, r3
 8009896:	3714      	adds	r7, #20
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	460b      	mov	r3, r1
 80098aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098ac:	2300      	movs	r3, #0
 80098ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098b0:	2300      	movs	r3, #0
 80098b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80098ba:	78fa      	ldrb	r2, [r7, #3]
 80098bc:	4611      	mov	r1, r2
 80098be:	4618      	mov	r0, r3
 80098c0:	f7f9 fba6 	bl	8003010 <HAL_PCD_SetAddress>
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	4618      	mov	r0, r3
 80098cc:	f000 f874 	bl	80099b8 <USBD_Get_USB_Status>
 80098d0:	4603      	mov	r3, r0
 80098d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3710      	adds	r7, #16
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}

080098de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098de:	b580      	push	{r7, lr}
 80098e0:	b086      	sub	sp, #24
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	60f8      	str	r0, [r7, #12]
 80098e6:	607a      	str	r2, [r7, #4]
 80098e8:	603b      	str	r3, [r7, #0]
 80098ea:	460b      	mov	r3, r1
 80098ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098ee:	2300      	movs	r3, #0
 80098f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098f2:	2300      	movs	r3, #0
 80098f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80098fc:	7af9      	ldrb	r1, [r7, #11]
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	687a      	ldr	r2, [r7, #4]
 8009902:	f7f9 fcae 	bl	8003262 <HAL_PCD_EP_Transmit>
 8009906:	4603      	mov	r3, r0
 8009908:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800990a:	7dfb      	ldrb	r3, [r7, #23]
 800990c:	4618      	mov	r0, r3
 800990e:	f000 f853 	bl	80099b8 <USBD_Get_USB_Status>
 8009912:	4603      	mov	r3, r0
 8009914:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009916:	7dbb      	ldrb	r3, [r7, #22]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3718      	adds	r7, #24
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b086      	sub	sp, #24
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	607a      	str	r2, [r7, #4]
 800992a:	603b      	str	r3, [r7, #0]
 800992c:	460b      	mov	r3, r1
 800992e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009930:	2300      	movs	r3, #0
 8009932:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800993e:	7af9      	ldrb	r1, [r7, #11]
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	f7f9 fc3a 	bl	80031bc <HAL_PCD_EP_Receive>
 8009948:	4603      	mov	r3, r0
 800994a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800994c:	7dfb      	ldrb	r3, [r7, #23]
 800994e:	4618      	mov	r0, r3
 8009950:	f000 f832 	bl	80099b8 <USBD_Get_USB_Status>
 8009954:	4603      	mov	r3, r0
 8009956:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009958:	7dbb      	ldrb	r3, [r7, #22]
}
 800995a:	4618      	mov	r0, r3
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b082      	sub	sp, #8
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
 800996a:	460b      	mov	r3, r1
 800996c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009974:	78fa      	ldrb	r2, [r7, #3]
 8009976:	4611      	mov	r1, r2
 8009978:	4618      	mov	r0, r3
 800997a:	f7f9 fc5a 	bl	8003232 <HAL_PCD_EP_GetRxCount>
 800997e:	4603      	mov	r3, r0
}
 8009980:	4618      	mov	r0, r3
 8009982:	3708      	adds	r7, #8
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009990:	4b03      	ldr	r3, [pc, #12]	; (80099a0 <USBD_static_malloc+0x18>)
}
 8009992:	4618      	mov	r0, r3
 8009994:	370c      	adds	r7, #12
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	20001da0 	.word	0x20001da0

080099a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]

}
 80099ac:	bf00      	nop
 80099ae:	370c      	adds	r7, #12
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	4603      	mov	r3, r0
 80099c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80099c6:	79fb      	ldrb	r3, [r7, #7]
 80099c8:	2b03      	cmp	r3, #3
 80099ca:	d817      	bhi.n	80099fc <USBD_Get_USB_Status+0x44>
 80099cc:	a201      	add	r2, pc, #4	; (adr r2, 80099d4 <USBD_Get_USB_Status+0x1c>)
 80099ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d2:	bf00      	nop
 80099d4:	080099e5 	.word	0x080099e5
 80099d8:	080099eb 	.word	0x080099eb
 80099dc:	080099f1 	.word	0x080099f1
 80099e0:	080099f7 	.word	0x080099f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	73fb      	strb	r3, [r7, #15]
    break;
 80099e8:	e00b      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80099ea:	2303      	movs	r3, #3
 80099ec:	73fb      	strb	r3, [r7, #15]
    break;
 80099ee:	e008      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099f0:	2301      	movs	r3, #1
 80099f2:	73fb      	strb	r3, [r7, #15]
    break;
 80099f4:	e005      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099f6:	2303      	movs	r3, #3
 80099f8:	73fb      	strb	r3, [r7, #15]
    break;
 80099fa:	e002      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099fc:	2303      	movs	r3, #3
 80099fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009a00:	bf00      	nop
  }
  return usb_status;
 8009a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3714      	adds	r7, #20
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <_vsiprintf_r>:
 8009a10:	b500      	push	{lr}
 8009a12:	b09b      	sub	sp, #108	; 0x6c
 8009a14:	9100      	str	r1, [sp, #0]
 8009a16:	9104      	str	r1, [sp, #16]
 8009a18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a1c:	9105      	str	r1, [sp, #20]
 8009a1e:	9102      	str	r1, [sp, #8]
 8009a20:	4905      	ldr	r1, [pc, #20]	; (8009a38 <_vsiprintf_r+0x28>)
 8009a22:	9103      	str	r1, [sp, #12]
 8009a24:	4669      	mov	r1, sp
 8009a26:	f000 f999 	bl	8009d5c <_svfiprintf_r>
 8009a2a:	9b00      	ldr	r3, [sp, #0]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	701a      	strb	r2, [r3, #0]
 8009a30:	b01b      	add	sp, #108	; 0x6c
 8009a32:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a36:	bf00      	nop
 8009a38:	ffff0208 	.word	0xffff0208

08009a3c <vsiprintf>:
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	460a      	mov	r2, r1
 8009a40:	4601      	mov	r1, r0
 8009a42:	4802      	ldr	r0, [pc, #8]	; (8009a4c <vsiprintf+0x10>)
 8009a44:	6800      	ldr	r0, [r0, #0]
 8009a46:	f7ff bfe3 	b.w	8009a10 <_vsiprintf_r>
 8009a4a:	bf00      	nop
 8009a4c:	20000184 	.word	0x20000184

08009a50 <memset>:
 8009a50:	4402      	add	r2, r0
 8009a52:	4603      	mov	r3, r0
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d100      	bne.n	8009a5a <memset+0xa>
 8009a58:	4770      	bx	lr
 8009a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8009a5e:	e7f9      	b.n	8009a54 <memset+0x4>

08009a60 <__errno>:
 8009a60:	4b01      	ldr	r3, [pc, #4]	; (8009a68 <__errno+0x8>)
 8009a62:	6818      	ldr	r0, [r3, #0]
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop
 8009a68:	20000184 	.word	0x20000184

08009a6c <__libc_init_array>:
 8009a6c:	b570      	push	{r4, r5, r6, lr}
 8009a6e:	4d0d      	ldr	r5, [pc, #52]	; (8009aa4 <__libc_init_array+0x38>)
 8009a70:	4c0d      	ldr	r4, [pc, #52]	; (8009aa8 <__libc_init_array+0x3c>)
 8009a72:	1b64      	subs	r4, r4, r5
 8009a74:	10a4      	asrs	r4, r4, #2
 8009a76:	2600      	movs	r6, #0
 8009a78:	42a6      	cmp	r6, r4
 8009a7a:	d109      	bne.n	8009a90 <__libc_init_array+0x24>
 8009a7c:	4d0b      	ldr	r5, [pc, #44]	; (8009aac <__libc_init_array+0x40>)
 8009a7e:	4c0c      	ldr	r4, [pc, #48]	; (8009ab0 <__libc_init_array+0x44>)
 8009a80:	f000 fc6a 	bl	800a358 <_init>
 8009a84:	1b64      	subs	r4, r4, r5
 8009a86:	10a4      	asrs	r4, r4, #2
 8009a88:	2600      	movs	r6, #0
 8009a8a:	42a6      	cmp	r6, r4
 8009a8c:	d105      	bne.n	8009a9a <__libc_init_array+0x2e>
 8009a8e:	bd70      	pop	{r4, r5, r6, pc}
 8009a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a94:	4798      	blx	r3
 8009a96:	3601      	adds	r6, #1
 8009a98:	e7ee      	b.n	8009a78 <__libc_init_array+0xc>
 8009a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a9e:	4798      	blx	r3
 8009aa0:	3601      	adds	r6, #1
 8009aa2:	e7f2      	b.n	8009a8a <__libc_init_array+0x1e>
 8009aa4:	0800cf88 	.word	0x0800cf88
 8009aa8:	0800cf88 	.word	0x0800cf88
 8009aac:	0800cf88 	.word	0x0800cf88
 8009ab0:	0800cf8c 	.word	0x0800cf8c

08009ab4 <__retarget_lock_acquire_recursive>:
 8009ab4:	4770      	bx	lr

08009ab6 <__retarget_lock_release_recursive>:
 8009ab6:	4770      	bx	lr

08009ab8 <_free_r>:
 8009ab8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009aba:	2900      	cmp	r1, #0
 8009abc:	d044      	beq.n	8009b48 <_free_r+0x90>
 8009abe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ac2:	9001      	str	r0, [sp, #4]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f1a1 0404 	sub.w	r4, r1, #4
 8009aca:	bfb8      	it	lt
 8009acc:	18e4      	addlt	r4, r4, r3
 8009ace:	f000 f8df 	bl	8009c90 <__malloc_lock>
 8009ad2:	4a1e      	ldr	r2, [pc, #120]	; (8009b4c <_free_r+0x94>)
 8009ad4:	9801      	ldr	r0, [sp, #4]
 8009ad6:	6813      	ldr	r3, [r2, #0]
 8009ad8:	b933      	cbnz	r3, 8009ae8 <_free_r+0x30>
 8009ada:	6063      	str	r3, [r4, #4]
 8009adc:	6014      	str	r4, [r2, #0]
 8009ade:	b003      	add	sp, #12
 8009ae0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ae4:	f000 b8da 	b.w	8009c9c <__malloc_unlock>
 8009ae8:	42a3      	cmp	r3, r4
 8009aea:	d908      	bls.n	8009afe <_free_r+0x46>
 8009aec:	6825      	ldr	r5, [r4, #0]
 8009aee:	1961      	adds	r1, r4, r5
 8009af0:	428b      	cmp	r3, r1
 8009af2:	bf01      	itttt	eq
 8009af4:	6819      	ldreq	r1, [r3, #0]
 8009af6:	685b      	ldreq	r3, [r3, #4]
 8009af8:	1949      	addeq	r1, r1, r5
 8009afa:	6021      	streq	r1, [r4, #0]
 8009afc:	e7ed      	b.n	8009ada <_free_r+0x22>
 8009afe:	461a      	mov	r2, r3
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	b10b      	cbz	r3, 8009b08 <_free_r+0x50>
 8009b04:	42a3      	cmp	r3, r4
 8009b06:	d9fa      	bls.n	8009afe <_free_r+0x46>
 8009b08:	6811      	ldr	r1, [r2, #0]
 8009b0a:	1855      	adds	r5, r2, r1
 8009b0c:	42a5      	cmp	r5, r4
 8009b0e:	d10b      	bne.n	8009b28 <_free_r+0x70>
 8009b10:	6824      	ldr	r4, [r4, #0]
 8009b12:	4421      	add	r1, r4
 8009b14:	1854      	adds	r4, r2, r1
 8009b16:	42a3      	cmp	r3, r4
 8009b18:	6011      	str	r1, [r2, #0]
 8009b1a:	d1e0      	bne.n	8009ade <_free_r+0x26>
 8009b1c:	681c      	ldr	r4, [r3, #0]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	6053      	str	r3, [r2, #4]
 8009b22:	440c      	add	r4, r1
 8009b24:	6014      	str	r4, [r2, #0]
 8009b26:	e7da      	b.n	8009ade <_free_r+0x26>
 8009b28:	d902      	bls.n	8009b30 <_free_r+0x78>
 8009b2a:	230c      	movs	r3, #12
 8009b2c:	6003      	str	r3, [r0, #0]
 8009b2e:	e7d6      	b.n	8009ade <_free_r+0x26>
 8009b30:	6825      	ldr	r5, [r4, #0]
 8009b32:	1961      	adds	r1, r4, r5
 8009b34:	428b      	cmp	r3, r1
 8009b36:	bf04      	itt	eq
 8009b38:	6819      	ldreq	r1, [r3, #0]
 8009b3a:	685b      	ldreq	r3, [r3, #4]
 8009b3c:	6063      	str	r3, [r4, #4]
 8009b3e:	bf04      	itt	eq
 8009b40:	1949      	addeq	r1, r1, r5
 8009b42:	6021      	streq	r1, [r4, #0]
 8009b44:	6054      	str	r4, [r2, #4]
 8009b46:	e7ca      	b.n	8009ade <_free_r+0x26>
 8009b48:	b003      	add	sp, #12
 8009b4a:	bd30      	pop	{r4, r5, pc}
 8009b4c:	20002100 	.word	0x20002100

08009b50 <sbrk_aligned>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	4e0e      	ldr	r6, [pc, #56]	; (8009b8c <sbrk_aligned+0x3c>)
 8009b54:	460c      	mov	r4, r1
 8009b56:	6831      	ldr	r1, [r6, #0]
 8009b58:	4605      	mov	r5, r0
 8009b5a:	b911      	cbnz	r1, 8009b62 <sbrk_aligned+0x12>
 8009b5c:	f000 fba6 	bl	800a2ac <_sbrk_r>
 8009b60:	6030      	str	r0, [r6, #0]
 8009b62:	4621      	mov	r1, r4
 8009b64:	4628      	mov	r0, r5
 8009b66:	f000 fba1 	bl	800a2ac <_sbrk_r>
 8009b6a:	1c43      	adds	r3, r0, #1
 8009b6c:	d00a      	beq.n	8009b84 <sbrk_aligned+0x34>
 8009b6e:	1cc4      	adds	r4, r0, #3
 8009b70:	f024 0403 	bic.w	r4, r4, #3
 8009b74:	42a0      	cmp	r0, r4
 8009b76:	d007      	beq.n	8009b88 <sbrk_aligned+0x38>
 8009b78:	1a21      	subs	r1, r4, r0
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	f000 fb96 	bl	800a2ac <_sbrk_r>
 8009b80:	3001      	adds	r0, #1
 8009b82:	d101      	bne.n	8009b88 <sbrk_aligned+0x38>
 8009b84:	f04f 34ff 	mov.w	r4, #4294967295
 8009b88:	4620      	mov	r0, r4
 8009b8a:	bd70      	pop	{r4, r5, r6, pc}
 8009b8c:	20002104 	.word	0x20002104

08009b90 <_malloc_r>:
 8009b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b94:	1ccd      	adds	r5, r1, #3
 8009b96:	f025 0503 	bic.w	r5, r5, #3
 8009b9a:	3508      	adds	r5, #8
 8009b9c:	2d0c      	cmp	r5, #12
 8009b9e:	bf38      	it	cc
 8009ba0:	250c      	movcc	r5, #12
 8009ba2:	2d00      	cmp	r5, #0
 8009ba4:	4607      	mov	r7, r0
 8009ba6:	db01      	blt.n	8009bac <_malloc_r+0x1c>
 8009ba8:	42a9      	cmp	r1, r5
 8009baa:	d905      	bls.n	8009bb8 <_malloc_r+0x28>
 8009bac:	230c      	movs	r3, #12
 8009bae:	603b      	str	r3, [r7, #0]
 8009bb0:	2600      	movs	r6, #0
 8009bb2:	4630      	mov	r0, r6
 8009bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009c8c <_malloc_r+0xfc>
 8009bbc:	f000 f868 	bl	8009c90 <__malloc_lock>
 8009bc0:	f8d8 3000 	ldr.w	r3, [r8]
 8009bc4:	461c      	mov	r4, r3
 8009bc6:	bb5c      	cbnz	r4, 8009c20 <_malloc_r+0x90>
 8009bc8:	4629      	mov	r1, r5
 8009bca:	4638      	mov	r0, r7
 8009bcc:	f7ff ffc0 	bl	8009b50 <sbrk_aligned>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	d155      	bne.n	8009c82 <_malloc_r+0xf2>
 8009bd6:	f8d8 4000 	ldr.w	r4, [r8]
 8009bda:	4626      	mov	r6, r4
 8009bdc:	2e00      	cmp	r6, #0
 8009bde:	d145      	bne.n	8009c6c <_malloc_r+0xdc>
 8009be0:	2c00      	cmp	r4, #0
 8009be2:	d048      	beq.n	8009c76 <_malloc_r+0xe6>
 8009be4:	6823      	ldr	r3, [r4, #0]
 8009be6:	4631      	mov	r1, r6
 8009be8:	4638      	mov	r0, r7
 8009bea:	eb04 0903 	add.w	r9, r4, r3
 8009bee:	f000 fb5d 	bl	800a2ac <_sbrk_r>
 8009bf2:	4581      	cmp	r9, r0
 8009bf4:	d13f      	bne.n	8009c76 <_malloc_r+0xe6>
 8009bf6:	6821      	ldr	r1, [r4, #0]
 8009bf8:	1a6d      	subs	r5, r5, r1
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	4638      	mov	r0, r7
 8009bfe:	f7ff ffa7 	bl	8009b50 <sbrk_aligned>
 8009c02:	3001      	adds	r0, #1
 8009c04:	d037      	beq.n	8009c76 <_malloc_r+0xe6>
 8009c06:	6823      	ldr	r3, [r4, #0]
 8009c08:	442b      	add	r3, r5
 8009c0a:	6023      	str	r3, [r4, #0]
 8009c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d038      	beq.n	8009c86 <_malloc_r+0xf6>
 8009c14:	685a      	ldr	r2, [r3, #4]
 8009c16:	42a2      	cmp	r2, r4
 8009c18:	d12b      	bne.n	8009c72 <_malloc_r+0xe2>
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	605a      	str	r2, [r3, #4]
 8009c1e:	e00f      	b.n	8009c40 <_malloc_r+0xb0>
 8009c20:	6822      	ldr	r2, [r4, #0]
 8009c22:	1b52      	subs	r2, r2, r5
 8009c24:	d41f      	bmi.n	8009c66 <_malloc_r+0xd6>
 8009c26:	2a0b      	cmp	r2, #11
 8009c28:	d917      	bls.n	8009c5a <_malloc_r+0xca>
 8009c2a:	1961      	adds	r1, r4, r5
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	6025      	str	r5, [r4, #0]
 8009c30:	bf18      	it	ne
 8009c32:	6059      	strne	r1, [r3, #4]
 8009c34:	6863      	ldr	r3, [r4, #4]
 8009c36:	bf08      	it	eq
 8009c38:	f8c8 1000 	streq.w	r1, [r8]
 8009c3c:	5162      	str	r2, [r4, r5]
 8009c3e:	604b      	str	r3, [r1, #4]
 8009c40:	4638      	mov	r0, r7
 8009c42:	f104 060b 	add.w	r6, r4, #11
 8009c46:	f000 f829 	bl	8009c9c <__malloc_unlock>
 8009c4a:	f026 0607 	bic.w	r6, r6, #7
 8009c4e:	1d23      	adds	r3, r4, #4
 8009c50:	1af2      	subs	r2, r6, r3
 8009c52:	d0ae      	beq.n	8009bb2 <_malloc_r+0x22>
 8009c54:	1b9b      	subs	r3, r3, r6
 8009c56:	50a3      	str	r3, [r4, r2]
 8009c58:	e7ab      	b.n	8009bb2 <_malloc_r+0x22>
 8009c5a:	42a3      	cmp	r3, r4
 8009c5c:	6862      	ldr	r2, [r4, #4]
 8009c5e:	d1dd      	bne.n	8009c1c <_malloc_r+0x8c>
 8009c60:	f8c8 2000 	str.w	r2, [r8]
 8009c64:	e7ec      	b.n	8009c40 <_malloc_r+0xb0>
 8009c66:	4623      	mov	r3, r4
 8009c68:	6864      	ldr	r4, [r4, #4]
 8009c6a:	e7ac      	b.n	8009bc6 <_malloc_r+0x36>
 8009c6c:	4634      	mov	r4, r6
 8009c6e:	6876      	ldr	r6, [r6, #4]
 8009c70:	e7b4      	b.n	8009bdc <_malloc_r+0x4c>
 8009c72:	4613      	mov	r3, r2
 8009c74:	e7cc      	b.n	8009c10 <_malloc_r+0x80>
 8009c76:	230c      	movs	r3, #12
 8009c78:	603b      	str	r3, [r7, #0]
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	f000 f80e 	bl	8009c9c <__malloc_unlock>
 8009c80:	e797      	b.n	8009bb2 <_malloc_r+0x22>
 8009c82:	6025      	str	r5, [r4, #0]
 8009c84:	e7dc      	b.n	8009c40 <_malloc_r+0xb0>
 8009c86:	605b      	str	r3, [r3, #4]
 8009c88:	deff      	udf	#255	; 0xff
 8009c8a:	bf00      	nop
 8009c8c:	20002100 	.word	0x20002100

08009c90 <__malloc_lock>:
 8009c90:	4801      	ldr	r0, [pc, #4]	; (8009c98 <__malloc_lock+0x8>)
 8009c92:	f7ff bf0f 	b.w	8009ab4 <__retarget_lock_acquire_recursive>
 8009c96:	bf00      	nop
 8009c98:	200020fc 	.word	0x200020fc

08009c9c <__malloc_unlock>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	; (8009ca4 <__malloc_unlock+0x8>)
 8009c9e:	f7ff bf0a 	b.w	8009ab6 <__retarget_lock_release_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	200020fc 	.word	0x200020fc

08009ca8 <__ssputs_r>:
 8009ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cac:	688e      	ldr	r6, [r1, #8]
 8009cae:	461f      	mov	r7, r3
 8009cb0:	42be      	cmp	r6, r7
 8009cb2:	680b      	ldr	r3, [r1, #0]
 8009cb4:	4682      	mov	sl, r0
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	4690      	mov	r8, r2
 8009cba:	d82c      	bhi.n	8009d16 <__ssputs_r+0x6e>
 8009cbc:	898a      	ldrh	r2, [r1, #12]
 8009cbe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009cc2:	d026      	beq.n	8009d12 <__ssputs_r+0x6a>
 8009cc4:	6965      	ldr	r5, [r4, #20]
 8009cc6:	6909      	ldr	r1, [r1, #16]
 8009cc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ccc:	eba3 0901 	sub.w	r9, r3, r1
 8009cd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cd4:	1c7b      	adds	r3, r7, #1
 8009cd6:	444b      	add	r3, r9
 8009cd8:	106d      	asrs	r5, r5, #1
 8009cda:	429d      	cmp	r5, r3
 8009cdc:	bf38      	it	cc
 8009cde:	461d      	movcc	r5, r3
 8009ce0:	0553      	lsls	r3, r2, #21
 8009ce2:	d527      	bpl.n	8009d34 <__ssputs_r+0x8c>
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	f7ff ff53 	bl	8009b90 <_malloc_r>
 8009cea:	4606      	mov	r6, r0
 8009cec:	b360      	cbz	r0, 8009d48 <__ssputs_r+0xa0>
 8009cee:	6921      	ldr	r1, [r4, #16]
 8009cf0:	464a      	mov	r2, r9
 8009cf2:	f000 faeb 	bl	800a2cc <memcpy>
 8009cf6:	89a3      	ldrh	r3, [r4, #12]
 8009cf8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d00:	81a3      	strh	r3, [r4, #12]
 8009d02:	6126      	str	r6, [r4, #16]
 8009d04:	6165      	str	r5, [r4, #20]
 8009d06:	444e      	add	r6, r9
 8009d08:	eba5 0509 	sub.w	r5, r5, r9
 8009d0c:	6026      	str	r6, [r4, #0]
 8009d0e:	60a5      	str	r5, [r4, #8]
 8009d10:	463e      	mov	r6, r7
 8009d12:	42be      	cmp	r6, r7
 8009d14:	d900      	bls.n	8009d18 <__ssputs_r+0x70>
 8009d16:	463e      	mov	r6, r7
 8009d18:	6820      	ldr	r0, [r4, #0]
 8009d1a:	4632      	mov	r2, r6
 8009d1c:	4641      	mov	r1, r8
 8009d1e:	f000 faab 	bl	800a278 <memmove>
 8009d22:	68a3      	ldr	r3, [r4, #8]
 8009d24:	1b9b      	subs	r3, r3, r6
 8009d26:	60a3      	str	r3, [r4, #8]
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	4433      	add	r3, r6
 8009d2c:	6023      	str	r3, [r4, #0]
 8009d2e:	2000      	movs	r0, #0
 8009d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d34:	462a      	mov	r2, r5
 8009d36:	f000 fad7 	bl	800a2e8 <_realloc_r>
 8009d3a:	4606      	mov	r6, r0
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d1e0      	bne.n	8009d02 <__ssputs_r+0x5a>
 8009d40:	6921      	ldr	r1, [r4, #16]
 8009d42:	4650      	mov	r0, sl
 8009d44:	f7ff feb8 	bl	8009ab8 <_free_r>
 8009d48:	230c      	movs	r3, #12
 8009d4a:	f8ca 3000 	str.w	r3, [sl]
 8009d4e:	89a3      	ldrh	r3, [r4, #12]
 8009d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d54:	81a3      	strh	r3, [r4, #12]
 8009d56:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5a:	e7e9      	b.n	8009d30 <__ssputs_r+0x88>

08009d5c <_svfiprintf_r>:
 8009d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	4698      	mov	r8, r3
 8009d62:	898b      	ldrh	r3, [r1, #12]
 8009d64:	061b      	lsls	r3, r3, #24
 8009d66:	b09d      	sub	sp, #116	; 0x74
 8009d68:	4607      	mov	r7, r0
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	4614      	mov	r4, r2
 8009d6e:	d50e      	bpl.n	8009d8e <_svfiprintf_r+0x32>
 8009d70:	690b      	ldr	r3, [r1, #16]
 8009d72:	b963      	cbnz	r3, 8009d8e <_svfiprintf_r+0x32>
 8009d74:	2140      	movs	r1, #64	; 0x40
 8009d76:	f7ff ff0b 	bl	8009b90 <_malloc_r>
 8009d7a:	6028      	str	r0, [r5, #0]
 8009d7c:	6128      	str	r0, [r5, #16]
 8009d7e:	b920      	cbnz	r0, 8009d8a <_svfiprintf_r+0x2e>
 8009d80:	230c      	movs	r3, #12
 8009d82:	603b      	str	r3, [r7, #0]
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	e0d0      	b.n	8009f2c <_svfiprintf_r+0x1d0>
 8009d8a:	2340      	movs	r3, #64	; 0x40
 8009d8c:	616b      	str	r3, [r5, #20]
 8009d8e:	2300      	movs	r3, #0
 8009d90:	9309      	str	r3, [sp, #36]	; 0x24
 8009d92:	2320      	movs	r3, #32
 8009d94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d98:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d9c:	2330      	movs	r3, #48	; 0x30
 8009d9e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009f44 <_svfiprintf_r+0x1e8>
 8009da2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009da6:	f04f 0901 	mov.w	r9, #1
 8009daa:	4623      	mov	r3, r4
 8009dac:	469a      	mov	sl, r3
 8009dae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009db2:	b10a      	cbz	r2, 8009db8 <_svfiprintf_r+0x5c>
 8009db4:	2a25      	cmp	r2, #37	; 0x25
 8009db6:	d1f9      	bne.n	8009dac <_svfiprintf_r+0x50>
 8009db8:	ebba 0b04 	subs.w	fp, sl, r4
 8009dbc:	d00b      	beq.n	8009dd6 <_svfiprintf_r+0x7a>
 8009dbe:	465b      	mov	r3, fp
 8009dc0:	4622      	mov	r2, r4
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	4638      	mov	r0, r7
 8009dc6:	f7ff ff6f 	bl	8009ca8 <__ssputs_r>
 8009dca:	3001      	adds	r0, #1
 8009dcc:	f000 80a9 	beq.w	8009f22 <_svfiprintf_r+0x1c6>
 8009dd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dd2:	445a      	add	r2, fp
 8009dd4:	9209      	str	r2, [sp, #36]	; 0x24
 8009dd6:	f89a 3000 	ldrb.w	r3, [sl]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f000 80a1 	beq.w	8009f22 <_svfiprintf_r+0x1c6>
 8009de0:	2300      	movs	r3, #0
 8009de2:	f04f 32ff 	mov.w	r2, #4294967295
 8009de6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dea:	f10a 0a01 	add.w	sl, sl, #1
 8009dee:	9304      	str	r3, [sp, #16]
 8009df0:	9307      	str	r3, [sp, #28]
 8009df2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009df6:	931a      	str	r3, [sp, #104]	; 0x68
 8009df8:	4654      	mov	r4, sl
 8009dfa:	2205      	movs	r2, #5
 8009dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e00:	4850      	ldr	r0, [pc, #320]	; (8009f44 <_svfiprintf_r+0x1e8>)
 8009e02:	f7f6 f9e5 	bl	80001d0 <memchr>
 8009e06:	9a04      	ldr	r2, [sp, #16]
 8009e08:	b9d8      	cbnz	r0, 8009e42 <_svfiprintf_r+0xe6>
 8009e0a:	06d0      	lsls	r0, r2, #27
 8009e0c:	bf44      	itt	mi
 8009e0e:	2320      	movmi	r3, #32
 8009e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e14:	0711      	lsls	r1, r2, #28
 8009e16:	bf44      	itt	mi
 8009e18:	232b      	movmi	r3, #43	; 0x2b
 8009e1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e1e:	f89a 3000 	ldrb.w	r3, [sl]
 8009e22:	2b2a      	cmp	r3, #42	; 0x2a
 8009e24:	d015      	beq.n	8009e52 <_svfiprintf_r+0xf6>
 8009e26:	9a07      	ldr	r2, [sp, #28]
 8009e28:	4654      	mov	r4, sl
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f04f 0c0a 	mov.w	ip, #10
 8009e30:	4621      	mov	r1, r4
 8009e32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e36:	3b30      	subs	r3, #48	; 0x30
 8009e38:	2b09      	cmp	r3, #9
 8009e3a:	d94d      	bls.n	8009ed8 <_svfiprintf_r+0x17c>
 8009e3c:	b1b0      	cbz	r0, 8009e6c <_svfiprintf_r+0x110>
 8009e3e:	9207      	str	r2, [sp, #28]
 8009e40:	e014      	b.n	8009e6c <_svfiprintf_r+0x110>
 8009e42:	eba0 0308 	sub.w	r3, r0, r8
 8009e46:	fa09 f303 	lsl.w	r3, r9, r3
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	9304      	str	r3, [sp, #16]
 8009e4e:	46a2      	mov	sl, r4
 8009e50:	e7d2      	b.n	8009df8 <_svfiprintf_r+0x9c>
 8009e52:	9b03      	ldr	r3, [sp, #12]
 8009e54:	1d19      	adds	r1, r3, #4
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	9103      	str	r1, [sp, #12]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	bfbb      	ittet	lt
 8009e5e:	425b      	neglt	r3, r3
 8009e60:	f042 0202 	orrlt.w	r2, r2, #2
 8009e64:	9307      	strge	r3, [sp, #28]
 8009e66:	9307      	strlt	r3, [sp, #28]
 8009e68:	bfb8      	it	lt
 8009e6a:	9204      	strlt	r2, [sp, #16]
 8009e6c:	7823      	ldrb	r3, [r4, #0]
 8009e6e:	2b2e      	cmp	r3, #46	; 0x2e
 8009e70:	d10c      	bne.n	8009e8c <_svfiprintf_r+0x130>
 8009e72:	7863      	ldrb	r3, [r4, #1]
 8009e74:	2b2a      	cmp	r3, #42	; 0x2a
 8009e76:	d134      	bne.n	8009ee2 <_svfiprintf_r+0x186>
 8009e78:	9b03      	ldr	r3, [sp, #12]
 8009e7a:	1d1a      	adds	r2, r3, #4
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	9203      	str	r2, [sp, #12]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	bfb8      	it	lt
 8009e84:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e88:	3402      	adds	r4, #2
 8009e8a:	9305      	str	r3, [sp, #20]
 8009e8c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009f54 <_svfiprintf_r+0x1f8>
 8009e90:	7821      	ldrb	r1, [r4, #0]
 8009e92:	2203      	movs	r2, #3
 8009e94:	4650      	mov	r0, sl
 8009e96:	f7f6 f99b 	bl	80001d0 <memchr>
 8009e9a:	b138      	cbz	r0, 8009eac <_svfiprintf_r+0x150>
 8009e9c:	9b04      	ldr	r3, [sp, #16]
 8009e9e:	eba0 000a 	sub.w	r0, r0, sl
 8009ea2:	2240      	movs	r2, #64	; 0x40
 8009ea4:	4082      	lsls	r2, r0
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	3401      	adds	r4, #1
 8009eaa:	9304      	str	r3, [sp, #16]
 8009eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb0:	4825      	ldr	r0, [pc, #148]	; (8009f48 <_svfiprintf_r+0x1ec>)
 8009eb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009eb6:	2206      	movs	r2, #6
 8009eb8:	f7f6 f98a 	bl	80001d0 <memchr>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	d038      	beq.n	8009f32 <_svfiprintf_r+0x1d6>
 8009ec0:	4b22      	ldr	r3, [pc, #136]	; (8009f4c <_svfiprintf_r+0x1f0>)
 8009ec2:	bb1b      	cbnz	r3, 8009f0c <_svfiprintf_r+0x1b0>
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	3307      	adds	r3, #7
 8009ec8:	f023 0307 	bic.w	r3, r3, #7
 8009ecc:	3308      	adds	r3, #8
 8009ece:	9303      	str	r3, [sp, #12]
 8009ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed2:	4433      	add	r3, r6
 8009ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ed6:	e768      	b.n	8009daa <_svfiprintf_r+0x4e>
 8009ed8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009edc:	460c      	mov	r4, r1
 8009ede:	2001      	movs	r0, #1
 8009ee0:	e7a6      	b.n	8009e30 <_svfiprintf_r+0xd4>
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	3401      	adds	r4, #1
 8009ee6:	9305      	str	r3, [sp, #20]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	f04f 0c0a 	mov.w	ip, #10
 8009eee:	4620      	mov	r0, r4
 8009ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ef4:	3a30      	subs	r2, #48	; 0x30
 8009ef6:	2a09      	cmp	r2, #9
 8009ef8:	d903      	bls.n	8009f02 <_svfiprintf_r+0x1a6>
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d0c6      	beq.n	8009e8c <_svfiprintf_r+0x130>
 8009efe:	9105      	str	r1, [sp, #20]
 8009f00:	e7c4      	b.n	8009e8c <_svfiprintf_r+0x130>
 8009f02:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f06:	4604      	mov	r4, r0
 8009f08:	2301      	movs	r3, #1
 8009f0a:	e7f0      	b.n	8009eee <_svfiprintf_r+0x192>
 8009f0c:	ab03      	add	r3, sp, #12
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	462a      	mov	r2, r5
 8009f12:	4b0f      	ldr	r3, [pc, #60]	; (8009f50 <_svfiprintf_r+0x1f4>)
 8009f14:	a904      	add	r1, sp, #16
 8009f16:	4638      	mov	r0, r7
 8009f18:	f3af 8000 	nop.w
 8009f1c:	1c42      	adds	r2, r0, #1
 8009f1e:	4606      	mov	r6, r0
 8009f20:	d1d6      	bne.n	8009ed0 <_svfiprintf_r+0x174>
 8009f22:	89ab      	ldrh	r3, [r5, #12]
 8009f24:	065b      	lsls	r3, r3, #25
 8009f26:	f53f af2d 	bmi.w	8009d84 <_svfiprintf_r+0x28>
 8009f2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f2c:	b01d      	add	sp, #116	; 0x74
 8009f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f32:	ab03      	add	r3, sp, #12
 8009f34:	9300      	str	r3, [sp, #0]
 8009f36:	462a      	mov	r2, r5
 8009f38:	4b05      	ldr	r3, [pc, #20]	; (8009f50 <_svfiprintf_r+0x1f4>)
 8009f3a:	a904      	add	r1, sp, #16
 8009f3c:	4638      	mov	r0, r7
 8009f3e:	f000 f879 	bl	800a034 <_printf_i>
 8009f42:	e7eb      	b.n	8009f1c <_svfiprintf_r+0x1c0>
 8009f44:	0800cf4c 	.word	0x0800cf4c
 8009f48:	0800cf56 	.word	0x0800cf56
 8009f4c:	00000000 	.word	0x00000000
 8009f50:	08009ca9 	.word	0x08009ca9
 8009f54:	0800cf52 	.word	0x0800cf52

08009f58 <_printf_common>:
 8009f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f5c:	4616      	mov	r6, r2
 8009f5e:	4699      	mov	r9, r3
 8009f60:	688a      	ldr	r2, [r1, #8]
 8009f62:	690b      	ldr	r3, [r1, #16]
 8009f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	bfb8      	it	lt
 8009f6c:	4613      	movlt	r3, r2
 8009f6e:	6033      	str	r3, [r6, #0]
 8009f70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f74:	4607      	mov	r7, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b10a      	cbz	r2, 8009f7e <_printf_common+0x26>
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	0699      	lsls	r1, r3, #26
 8009f82:	bf42      	ittt	mi
 8009f84:	6833      	ldrmi	r3, [r6, #0]
 8009f86:	3302      	addmi	r3, #2
 8009f88:	6033      	strmi	r3, [r6, #0]
 8009f8a:	6825      	ldr	r5, [r4, #0]
 8009f8c:	f015 0506 	ands.w	r5, r5, #6
 8009f90:	d106      	bne.n	8009fa0 <_printf_common+0x48>
 8009f92:	f104 0a19 	add.w	sl, r4, #25
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	6832      	ldr	r2, [r6, #0]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	42ab      	cmp	r3, r5
 8009f9e:	dc26      	bgt.n	8009fee <_printf_common+0x96>
 8009fa0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009fa4:	1e13      	subs	r3, r2, #0
 8009fa6:	6822      	ldr	r2, [r4, #0]
 8009fa8:	bf18      	it	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	0692      	lsls	r2, r2, #26
 8009fae:	d42b      	bmi.n	800a008 <_printf_common+0xb0>
 8009fb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	47c0      	blx	r8
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d01e      	beq.n	8009ffc <_printf_common+0xa4>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	6922      	ldr	r2, [r4, #16]
 8009fc2:	f003 0306 	and.w	r3, r3, #6
 8009fc6:	2b04      	cmp	r3, #4
 8009fc8:	bf02      	ittt	eq
 8009fca:	68e5      	ldreq	r5, [r4, #12]
 8009fcc:	6833      	ldreq	r3, [r6, #0]
 8009fce:	1aed      	subeq	r5, r5, r3
 8009fd0:	68a3      	ldr	r3, [r4, #8]
 8009fd2:	bf0c      	ite	eq
 8009fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fd8:	2500      	movne	r5, #0
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	bfc4      	itt	gt
 8009fde:	1a9b      	subgt	r3, r3, r2
 8009fe0:	18ed      	addgt	r5, r5, r3
 8009fe2:	2600      	movs	r6, #0
 8009fe4:	341a      	adds	r4, #26
 8009fe6:	42b5      	cmp	r5, r6
 8009fe8:	d11a      	bne.n	800a020 <_printf_common+0xc8>
 8009fea:	2000      	movs	r0, #0
 8009fec:	e008      	b.n	800a000 <_printf_common+0xa8>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4652      	mov	r2, sl
 8009ff2:	4649      	mov	r1, r9
 8009ff4:	4638      	mov	r0, r7
 8009ff6:	47c0      	blx	r8
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d103      	bne.n	800a004 <_printf_common+0xac>
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295
 800a000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a004:	3501      	adds	r5, #1
 800a006:	e7c6      	b.n	8009f96 <_printf_common+0x3e>
 800a008:	18e1      	adds	r1, r4, r3
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	2030      	movs	r0, #48	; 0x30
 800a00e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a012:	4422      	add	r2, r4
 800a014:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a018:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a01c:	3302      	adds	r3, #2
 800a01e:	e7c7      	b.n	8009fb0 <_printf_common+0x58>
 800a020:	2301      	movs	r3, #1
 800a022:	4622      	mov	r2, r4
 800a024:	4649      	mov	r1, r9
 800a026:	4638      	mov	r0, r7
 800a028:	47c0      	blx	r8
 800a02a:	3001      	adds	r0, #1
 800a02c:	d0e6      	beq.n	8009ffc <_printf_common+0xa4>
 800a02e:	3601      	adds	r6, #1
 800a030:	e7d9      	b.n	8009fe6 <_printf_common+0x8e>
	...

0800a034 <_printf_i>:
 800a034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	7e0f      	ldrb	r7, [r1, #24]
 800a03a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a03c:	2f78      	cmp	r7, #120	; 0x78
 800a03e:	4691      	mov	r9, r2
 800a040:	4680      	mov	r8, r0
 800a042:	460c      	mov	r4, r1
 800a044:	469a      	mov	sl, r3
 800a046:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a04a:	d807      	bhi.n	800a05c <_printf_i+0x28>
 800a04c:	2f62      	cmp	r7, #98	; 0x62
 800a04e:	d80a      	bhi.n	800a066 <_printf_i+0x32>
 800a050:	2f00      	cmp	r7, #0
 800a052:	f000 80d4 	beq.w	800a1fe <_printf_i+0x1ca>
 800a056:	2f58      	cmp	r7, #88	; 0x58
 800a058:	f000 80c0 	beq.w	800a1dc <_printf_i+0x1a8>
 800a05c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a060:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a064:	e03a      	b.n	800a0dc <_printf_i+0xa8>
 800a066:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a06a:	2b15      	cmp	r3, #21
 800a06c:	d8f6      	bhi.n	800a05c <_printf_i+0x28>
 800a06e:	a101      	add	r1, pc, #4	; (adr r1, 800a074 <_printf_i+0x40>)
 800a070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a074:	0800a0cd 	.word	0x0800a0cd
 800a078:	0800a0e1 	.word	0x0800a0e1
 800a07c:	0800a05d 	.word	0x0800a05d
 800a080:	0800a05d 	.word	0x0800a05d
 800a084:	0800a05d 	.word	0x0800a05d
 800a088:	0800a05d 	.word	0x0800a05d
 800a08c:	0800a0e1 	.word	0x0800a0e1
 800a090:	0800a05d 	.word	0x0800a05d
 800a094:	0800a05d 	.word	0x0800a05d
 800a098:	0800a05d 	.word	0x0800a05d
 800a09c:	0800a05d 	.word	0x0800a05d
 800a0a0:	0800a1e5 	.word	0x0800a1e5
 800a0a4:	0800a10d 	.word	0x0800a10d
 800a0a8:	0800a19f 	.word	0x0800a19f
 800a0ac:	0800a05d 	.word	0x0800a05d
 800a0b0:	0800a05d 	.word	0x0800a05d
 800a0b4:	0800a207 	.word	0x0800a207
 800a0b8:	0800a05d 	.word	0x0800a05d
 800a0bc:	0800a10d 	.word	0x0800a10d
 800a0c0:	0800a05d 	.word	0x0800a05d
 800a0c4:	0800a05d 	.word	0x0800a05d
 800a0c8:	0800a1a7 	.word	0x0800a1a7
 800a0cc:	682b      	ldr	r3, [r5, #0]
 800a0ce:	1d1a      	adds	r2, r3, #4
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	602a      	str	r2, [r5, #0]
 800a0d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e09f      	b.n	800a220 <_printf_i+0x1ec>
 800a0e0:	6820      	ldr	r0, [r4, #0]
 800a0e2:	682b      	ldr	r3, [r5, #0]
 800a0e4:	0607      	lsls	r7, r0, #24
 800a0e6:	f103 0104 	add.w	r1, r3, #4
 800a0ea:	6029      	str	r1, [r5, #0]
 800a0ec:	d501      	bpl.n	800a0f2 <_printf_i+0xbe>
 800a0ee:	681e      	ldr	r6, [r3, #0]
 800a0f0:	e003      	b.n	800a0fa <_printf_i+0xc6>
 800a0f2:	0646      	lsls	r6, r0, #25
 800a0f4:	d5fb      	bpl.n	800a0ee <_printf_i+0xba>
 800a0f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a0fa:	2e00      	cmp	r6, #0
 800a0fc:	da03      	bge.n	800a106 <_printf_i+0xd2>
 800a0fe:	232d      	movs	r3, #45	; 0x2d
 800a100:	4276      	negs	r6, r6
 800a102:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a106:	485a      	ldr	r0, [pc, #360]	; (800a270 <_printf_i+0x23c>)
 800a108:	230a      	movs	r3, #10
 800a10a:	e012      	b.n	800a132 <_printf_i+0xfe>
 800a10c:	682b      	ldr	r3, [r5, #0]
 800a10e:	6820      	ldr	r0, [r4, #0]
 800a110:	1d19      	adds	r1, r3, #4
 800a112:	6029      	str	r1, [r5, #0]
 800a114:	0605      	lsls	r5, r0, #24
 800a116:	d501      	bpl.n	800a11c <_printf_i+0xe8>
 800a118:	681e      	ldr	r6, [r3, #0]
 800a11a:	e002      	b.n	800a122 <_printf_i+0xee>
 800a11c:	0641      	lsls	r1, r0, #25
 800a11e:	d5fb      	bpl.n	800a118 <_printf_i+0xe4>
 800a120:	881e      	ldrh	r6, [r3, #0]
 800a122:	4853      	ldr	r0, [pc, #332]	; (800a270 <_printf_i+0x23c>)
 800a124:	2f6f      	cmp	r7, #111	; 0x6f
 800a126:	bf0c      	ite	eq
 800a128:	2308      	moveq	r3, #8
 800a12a:	230a      	movne	r3, #10
 800a12c:	2100      	movs	r1, #0
 800a12e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a132:	6865      	ldr	r5, [r4, #4]
 800a134:	60a5      	str	r5, [r4, #8]
 800a136:	2d00      	cmp	r5, #0
 800a138:	bfa2      	ittt	ge
 800a13a:	6821      	ldrge	r1, [r4, #0]
 800a13c:	f021 0104 	bicge.w	r1, r1, #4
 800a140:	6021      	strge	r1, [r4, #0]
 800a142:	b90e      	cbnz	r6, 800a148 <_printf_i+0x114>
 800a144:	2d00      	cmp	r5, #0
 800a146:	d04b      	beq.n	800a1e0 <_printf_i+0x1ac>
 800a148:	4615      	mov	r5, r2
 800a14a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a14e:	fb03 6711 	mls	r7, r3, r1, r6
 800a152:	5dc7      	ldrb	r7, [r0, r7]
 800a154:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a158:	4637      	mov	r7, r6
 800a15a:	42bb      	cmp	r3, r7
 800a15c:	460e      	mov	r6, r1
 800a15e:	d9f4      	bls.n	800a14a <_printf_i+0x116>
 800a160:	2b08      	cmp	r3, #8
 800a162:	d10b      	bne.n	800a17c <_printf_i+0x148>
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	07de      	lsls	r6, r3, #31
 800a168:	d508      	bpl.n	800a17c <_printf_i+0x148>
 800a16a:	6923      	ldr	r3, [r4, #16]
 800a16c:	6861      	ldr	r1, [r4, #4]
 800a16e:	4299      	cmp	r1, r3
 800a170:	bfde      	ittt	le
 800a172:	2330      	movle	r3, #48	; 0x30
 800a174:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a178:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a17c:	1b52      	subs	r2, r2, r5
 800a17e:	6122      	str	r2, [r4, #16]
 800a180:	f8cd a000 	str.w	sl, [sp]
 800a184:	464b      	mov	r3, r9
 800a186:	aa03      	add	r2, sp, #12
 800a188:	4621      	mov	r1, r4
 800a18a:	4640      	mov	r0, r8
 800a18c:	f7ff fee4 	bl	8009f58 <_printf_common>
 800a190:	3001      	adds	r0, #1
 800a192:	d14a      	bne.n	800a22a <_printf_i+0x1f6>
 800a194:	f04f 30ff 	mov.w	r0, #4294967295
 800a198:	b004      	add	sp, #16
 800a19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19e:	6823      	ldr	r3, [r4, #0]
 800a1a0:	f043 0320 	orr.w	r3, r3, #32
 800a1a4:	6023      	str	r3, [r4, #0]
 800a1a6:	4833      	ldr	r0, [pc, #204]	; (800a274 <_printf_i+0x240>)
 800a1a8:	2778      	movs	r7, #120	; 0x78
 800a1aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a1ae:	6823      	ldr	r3, [r4, #0]
 800a1b0:	6829      	ldr	r1, [r5, #0]
 800a1b2:	061f      	lsls	r7, r3, #24
 800a1b4:	f851 6b04 	ldr.w	r6, [r1], #4
 800a1b8:	d402      	bmi.n	800a1c0 <_printf_i+0x18c>
 800a1ba:	065f      	lsls	r7, r3, #25
 800a1bc:	bf48      	it	mi
 800a1be:	b2b6      	uxthmi	r6, r6
 800a1c0:	07df      	lsls	r7, r3, #31
 800a1c2:	bf48      	it	mi
 800a1c4:	f043 0320 	orrmi.w	r3, r3, #32
 800a1c8:	6029      	str	r1, [r5, #0]
 800a1ca:	bf48      	it	mi
 800a1cc:	6023      	strmi	r3, [r4, #0]
 800a1ce:	b91e      	cbnz	r6, 800a1d8 <_printf_i+0x1a4>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	f023 0320 	bic.w	r3, r3, #32
 800a1d6:	6023      	str	r3, [r4, #0]
 800a1d8:	2310      	movs	r3, #16
 800a1da:	e7a7      	b.n	800a12c <_printf_i+0xf8>
 800a1dc:	4824      	ldr	r0, [pc, #144]	; (800a270 <_printf_i+0x23c>)
 800a1de:	e7e4      	b.n	800a1aa <_printf_i+0x176>
 800a1e0:	4615      	mov	r5, r2
 800a1e2:	e7bd      	b.n	800a160 <_printf_i+0x12c>
 800a1e4:	682b      	ldr	r3, [r5, #0]
 800a1e6:	6826      	ldr	r6, [r4, #0]
 800a1e8:	6961      	ldr	r1, [r4, #20]
 800a1ea:	1d18      	adds	r0, r3, #4
 800a1ec:	6028      	str	r0, [r5, #0]
 800a1ee:	0635      	lsls	r5, r6, #24
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	d501      	bpl.n	800a1f8 <_printf_i+0x1c4>
 800a1f4:	6019      	str	r1, [r3, #0]
 800a1f6:	e002      	b.n	800a1fe <_printf_i+0x1ca>
 800a1f8:	0670      	lsls	r0, r6, #25
 800a1fa:	d5fb      	bpl.n	800a1f4 <_printf_i+0x1c0>
 800a1fc:	8019      	strh	r1, [r3, #0]
 800a1fe:	2300      	movs	r3, #0
 800a200:	6123      	str	r3, [r4, #16]
 800a202:	4615      	mov	r5, r2
 800a204:	e7bc      	b.n	800a180 <_printf_i+0x14c>
 800a206:	682b      	ldr	r3, [r5, #0]
 800a208:	1d1a      	adds	r2, r3, #4
 800a20a:	602a      	str	r2, [r5, #0]
 800a20c:	681d      	ldr	r5, [r3, #0]
 800a20e:	6862      	ldr	r2, [r4, #4]
 800a210:	2100      	movs	r1, #0
 800a212:	4628      	mov	r0, r5
 800a214:	f7f5 ffdc 	bl	80001d0 <memchr>
 800a218:	b108      	cbz	r0, 800a21e <_printf_i+0x1ea>
 800a21a:	1b40      	subs	r0, r0, r5
 800a21c:	6060      	str	r0, [r4, #4]
 800a21e:	6863      	ldr	r3, [r4, #4]
 800a220:	6123      	str	r3, [r4, #16]
 800a222:	2300      	movs	r3, #0
 800a224:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a228:	e7aa      	b.n	800a180 <_printf_i+0x14c>
 800a22a:	6923      	ldr	r3, [r4, #16]
 800a22c:	462a      	mov	r2, r5
 800a22e:	4649      	mov	r1, r9
 800a230:	4640      	mov	r0, r8
 800a232:	47d0      	blx	sl
 800a234:	3001      	adds	r0, #1
 800a236:	d0ad      	beq.n	800a194 <_printf_i+0x160>
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	079b      	lsls	r3, r3, #30
 800a23c:	d413      	bmi.n	800a266 <_printf_i+0x232>
 800a23e:	68e0      	ldr	r0, [r4, #12]
 800a240:	9b03      	ldr	r3, [sp, #12]
 800a242:	4298      	cmp	r0, r3
 800a244:	bfb8      	it	lt
 800a246:	4618      	movlt	r0, r3
 800a248:	e7a6      	b.n	800a198 <_printf_i+0x164>
 800a24a:	2301      	movs	r3, #1
 800a24c:	4632      	mov	r2, r6
 800a24e:	4649      	mov	r1, r9
 800a250:	4640      	mov	r0, r8
 800a252:	47d0      	blx	sl
 800a254:	3001      	adds	r0, #1
 800a256:	d09d      	beq.n	800a194 <_printf_i+0x160>
 800a258:	3501      	adds	r5, #1
 800a25a:	68e3      	ldr	r3, [r4, #12]
 800a25c:	9903      	ldr	r1, [sp, #12]
 800a25e:	1a5b      	subs	r3, r3, r1
 800a260:	42ab      	cmp	r3, r5
 800a262:	dcf2      	bgt.n	800a24a <_printf_i+0x216>
 800a264:	e7eb      	b.n	800a23e <_printf_i+0x20a>
 800a266:	2500      	movs	r5, #0
 800a268:	f104 0619 	add.w	r6, r4, #25
 800a26c:	e7f5      	b.n	800a25a <_printf_i+0x226>
 800a26e:	bf00      	nop
 800a270:	0800cf5d 	.word	0x0800cf5d
 800a274:	0800cf6e 	.word	0x0800cf6e

0800a278 <memmove>:
 800a278:	4288      	cmp	r0, r1
 800a27a:	b510      	push	{r4, lr}
 800a27c:	eb01 0402 	add.w	r4, r1, r2
 800a280:	d902      	bls.n	800a288 <memmove+0x10>
 800a282:	4284      	cmp	r4, r0
 800a284:	4623      	mov	r3, r4
 800a286:	d807      	bhi.n	800a298 <memmove+0x20>
 800a288:	1e43      	subs	r3, r0, #1
 800a28a:	42a1      	cmp	r1, r4
 800a28c:	d008      	beq.n	800a2a0 <memmove+0x28>
 800a28e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a292:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a296:	e7f8      	b.n	800a28a <memmove+0x12>
 800a298:	4402      	add	r2, r0
 800a29a:	4601      	mov	r1, r0
 800a29c:	428a      	cmp	r2, r1
 800a29e:	d100      	bne.n	800a2a2 <memmove+0x2a>
 800a2a0:	bd10      	pop	{r4, pc}
 800a2a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a2a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a2aa:	e7f7      	b.n	800a29c <memmove+0x24>

0800a2ac <_sbrk_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4d06      	ldr	r5, [pc, #24]	; (800a2c8 <_sbrk_r+0x1c>)
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	4608      	mov	r0, r1
 800a2b6:	602b      	str	r3, [r5, #0]
 800a2b8:	f7f7 fbd2 	bl	8001a60 <_sbrk>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d102      	bne.n	800a2c6 <_sbrk_r+0x1a>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	b103      	cbz	r3, 800a2c6 <_sbrk_r+0x1a>
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	bd38      	pop	{r3, r4, r5, pc}
 800a2c8:	200020f8 	.word	0x200020f8

0800a2cc <memcpy>:
 800a2cc:	440a      	add	r2, r1
 800a2ce:	4291      	cmp	r1, r2
 800a2d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2d4:	d100      	bne.n	800a2d8 <memcpy+0xc>
 800a2d6:	4770      	bx	lr
 800a2d8:	b510      	push	{r4, lr}
 800a2da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2e2:	4291      	cmp	r1, r2
 800a2e4:	d1f9      	bne.n	800a2da <memcpy+0xe>
 800a2e6:	bd10      	pop	{r4, pc}

0800a2e8 <_realloc_r>:
 800a2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ec:	4680      	mov	r8, r0
 800a2ee:	4614      	mov	r4, r2
 800a2f0:	460e      	mov	r6, r1
 800a2f2:	b921      	cbnz	r1, 800a2fe <_realloc_r+0x16>
 800a2f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	f7ff bc49 	b.w	8009b90 <_malloc_r>
 800a2fe:	b92a      	cbnz	r2, 800a30c <_realloc_r+0x24>
 800a300:	f7ff fbda 	bl	8009ab8 <_free_r>
 800a304:	4625      	mov	r5, r4
 800a306:	4628      	mov	r0, r5
 800a308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a30c:	f000 f81b 	bl	800a346 <_malloc_usable_size_r>
 800a310:	4284      	cmp	r4, r0
 800a312:	4607      	mov	r7, r0
 800a314:	d802      	bhi.n	800a31c <_realloc_r+0x34>
 800a316:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a31a:	d812      	bhi.n	800a342 <_realloc_r+0x5a>
 800a31c:	4621      	mov	r1, r4
 800a31e:	4640      	mov	r0, r8
 800a320:	f7ff fc36 	bl	8009b90 <_malloc_r>
 800a324:	4605      	mov	r5, r0
 800a326:	2800      	cmp	r0, #0
 800a328:	d0ed      	beq.n	800a306 <_realloc_r+0x1e>
 800a32a:	42bc      	cmp	r4, r7
 800a32c:	4622      	mov	r2, r4
 800a32e:	4631      	mov	r1, r6
 800a330:	bf28      	it	cs
 800a332:	463a      	movcs	r2, r7
 800a334:	f7ff ffca 	bl	800a2cc <memcpy>
 800a338:	4631      	mov	r1, r6
 800a33a:	4640      	mov	r0, r8
 800a33c:	f7ff fbbc 	bl	8009ab8 <_free_r>
 800a340:	e7e1      	b.n	800a306 <_realloc_r+0x1e>
 800a342:	4635      	mov	r5, r6
 800a344:	e7df      	b.n	800a306 <_realloc_r+0x1e>

0800a346 <_malloc_usable_size_r>:
 800a346:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a34a:	1f18      	subs	r0, r3, #4
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bfbc      	itt	lt
 800a350:	580b      	ldrlt	r3, [r1, r0]
 800a352:	18c0      	addlt	r0, r0, r3
 800a354:	4770      	bx	lr
	...

0800a358 <_init>:
 800a358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a35a:	bf00      	nop
 800a35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a35e:	bc08      	pop	{r3}
 800a360:	469e      	mov	lr, r3
 800a362:	4770      	bx	lr

0800a364 <_fini>:
 800a364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a366:	bf00      	nop
 800a368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a36a:	bc08      	pop	{r3}
 800a36c:	469e      	mov	lr, r3
 800a36e:	4770      	bx	lr
