// Seed: 4271769150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  int id_19, id_20;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    output tri1 id_3,
    output supply1 void id_4,
    input tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10
    , id_15,
    output supply0 id_11,
    input supply1 id_12,
    output tri1 id_13
);
  assign id_2 = id_15;
  wire id_16;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  always id_1 = 1'h0;
endmodule
