<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			XC5VLX110TFF1136-1 (Xilinx)

Click here to go to specific block report:
<a href="rpt_fpga_top_areasrr.htm#fpga_top"><h5 align="center">fpga_top</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.mem_controller_interface_1_layer0"><h5 align="center">mem_controller_interface_1_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.clk_inb_1s_0s"><h5 align="center">clk_inb_1s_0s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.clk_inb_1s_1s"><h5 align="center">clk_inb_1s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.gated_clkbuf"><h5 align="center">gated_clkbuf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s"><h5 align="center">clkrst_gen_2_0s_1s_1s_0s_0s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000"><h5 align="center">cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000"><h5 align="center">xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000</h5></a><br><a href="rpt_fpga_top_areasrr.htm#clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0"><h5 align="center">dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0"><h5 align="center">xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer"><h5 align="center">reset_synchronizer</h5></a><br><a href="rpt_fpga_top_areasrr.htm#clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf"><h5 align="center">high_fanout_buf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1"><h5 align="center">reset_synchronizer_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.cpu_top_dma_18_layer0"><h5 align="center">cpu_top_dma_18_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.xilinx_pci_exp_ep"><h5 align="center">xilinx_pci_exp_ep</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xilinx_pci_exp_ep.pci_exp_64b_app"><h5 align="center">pci_exp_64b_app</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pci_exp_64b_app.PIO"><h5 align="center">PIO</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO.PIO_EP"><h5 align="center">PIO_EP</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO_EP.PIO_EP_MEM_ACCESS"><h5 align="center">PIO_EP_MEM_ACCESS</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO_EP_MEM_ACCESS.EP_MEM"><h5 align="center">EP_MEM</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO_EP.PIO_EP_MEM_ACCESS_1"><h5 align="center">PIO_EP_MEM_ACCESS_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO_EP.PIO_64_RX_ENGINE"><h5 align="center">PIO_64_RX_ENGINE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO_EP.PIO_64_TX_ENGINE"><h5 align="center">PIO_64_TX_ENGINE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#PIO.PIO_TO_CTRL"><h5 align="center">PIO_TO_CTRL</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xilinx_pci_exp_ep.pcieblk"><h5 align="center">pcieblk</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcieblk.pcie_ep_top_Z16_layer0"><h5 align="center">pcie_ep_top_Z16_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0"><h5 align="center">pcie_blk_if_Z15_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0"><h5 align="center">pcie_blk_ll_Z14_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0"><h5 align="center">pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb"><h5 align="center">pcie_blk_ll_tx_arb</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0"><h5 align="center">pcie_blk_ll_tx_Z8_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0"><h5 align="center">pcie_blk_plus_ll_rx_Z12_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0"><h5 align="center">tlm_rx_data_snk_Z11_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0"><h5 align="center">tlm_rx_data_snk_mal_Z9_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt"><h5 align="center">tlm_rx_data_snk_pwr_mgmt</h5></a><br><a href="rpt_fpga_top_areasrr.htm#tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0"><h5 align="center">tlm_rx_data_snk_bar_Z10_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder"><h5 align="center">cmm_decoder</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo"><h5 align="center">pcie_blk_ll_oqbqfifo</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s"><h5 align="center">sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s"><h5 align="center">pcie_blk_ll_arb_0s_0s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0"><h5 align="center">pcie_blk_ll_credit_Z13_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160"><h5 align="center">my_SRL16E_4160</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420"><h5 align="center">my_SRL16E_4420</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1"><h5 align="center">my_SRL16E_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691"><h5 align="center">my_SRL16E_43691</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043"><h5 align="center">my_SRL16E_48043</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261"><h5 align="center">my_SRL16E_261</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275"><h5 align="center">my_SRL16E_65275</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421"><h5 align="center">my_SRL16E_4421</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019"><h5 align="center">my_SRL16E_65019</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612"><h5 align="center">my_SRL16E_3612</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384"><h5 align="center">my_SRL16E_12384</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189"><h5 align="center">my_SRL16E_22189</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032"><h5 align="center">my_SRL16E_4032</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407"><h5 align="center">my_SRL16E_1407</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3"><h5 align="center">my_SRL16E_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204"><h5 align="center">my_SRL16E_204</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981"><h5 align="center">my_SRL16E_981</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_if_Z15_layer0.pcie_blk_cf"><h5 align="center">pcie_blk_cf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf.pcie_blk_cf_mgmt"><h5 align="center">pcie_blk_cf_mgmt</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf.pcie_blk_cf_err"><h5 align="center">pcie_blk_cf_err</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cor"><h5 align="center">cmm_errman_cor</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cnt_en"><h5 align="center">cmm_errman_cnt_en</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cor_1"><h5 align="center">cmm_errman_cor_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cnt_en_1"><h5 align="center">cmm_errman_cnt_en_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_ftl"><h5 align="center">cmm_errman_ftl</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cnt_en_2"><h5 align="center">cmm_errman_cnt_en_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cpl"><h5 align="center">cmm_errman_cpl</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cnt_en_3"><h5 align="center">cmm_errman_cnt_en_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cpl_1"><h5 align="center">cmm_errman_cpl_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_cnt_en_4"><h5 align="center">cmm_errman_cnt_en_4</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf_err.cmm_errman_ram4x26"><h5 align="center">cmm_errman_ram4x26</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf.pcie_blk_cf_arb"><h5 align="center">pcie_blk_cf_arb</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf.pcie_blk_cf_pwr"><h5 align="center">pcie_blk_cf_pwr</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_blk_cf.pcie_soft_cf_int"><h5 align="center">pcie_soft_cf_int</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_soft_cf_int.cmm_intr"><h5 align="center">cmm_intr</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0"><h5 align="center">pcie_top_wrapper_Z7_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s"><h5 align="center">reset_logic_TRUE_0s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s"><h5 align="center">pcie_clocking_4s_0s_8s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_top_wrapper_Z7_layer0.prod_fixes"><h5 align="center">prod_fixes</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0"><h5 align="center">pcie_mim_wrapper_Z6_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0"><h5 align="center">bram_common_Z4_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx"><h5 align="center">bram_common_Z5_layer0_bram_tl_tx</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx"><h5 align="center">bram_common_Z5_layer0_bram_tl_rx</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s"><h5 align="center">pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE"><h5 align="center">pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP"><h5 align="center">TX_SYNC_GTP</h5></a><br><a href="rpt_fpga_top_areasrr.htm#pcie_ep_top_Z16_layer0.extend_clk_4s"><h5 align="center">extend_clk_4s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.speed_tm"><h5 align="center">speed_tm</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.fetch_stage_dma_1"><h5 align="center">fetch_stage_dma_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fetch_stage_dma_1.spr_ram"><h5 align="center">spr_ram</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fetch_stage_dma_1.microcode_rom"><h5 align="center">microcode_rom</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.decode_stage"><h5 align="center">decode_stage</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.regacc_stage_dma"><h5 align="center">regacc_stage_dma</h5></a><br><a href="rpt_fpga_top_areasrr.htm#regacc_stage_dma.regfile"><h5 align="center">regfile</h5></a><br><a href="rpt_fpga_top_areasrr.htm#regfile.xcv5_regfile"><h5 align="center">xcv5_regfile</h5></a><br><a href="rpt_fpga_top_areasrr.htm#regacc_stage_dma.fpregfile"><h5 align="center">fpregfile</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpregfile.xcv5_fpregfile"><h5 align="center">xcv5_fpregfile</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.execution_stage_1s_1_1"><h5 align="center">execution_stage_1s_1_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#execution_stage_1s_1_1.alu_adder_logic"><h5 align="center">alu_adder_logic</h5></a><br><a href="rpt_fpga_top_areasrr.htm#alu_adder_logic.xcv5_alu_adder_logic"><h5 align="center">xcv5_alu_adder_logic</h5></a><br><a href="rpt_fpga_top_areasrr.htm#execution_stage_1s_1_1.xalu_if_fast"><h5 align="center">xalu_if_fast</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xalu_if_fast.div_in_fifo"><h5 align="center">div_in_fifo</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xalu_if_fast.xalu_div_output_dbuf"><h5 align="center">xalu_div_output_dbuf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xalu_if_fast.xalu_valid_buf"><h5 align="center">xalu_valid_buf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xalu_if_fast.alu_mul_shf_fast"><h5 align="center">alu_mul_shf_fast</h5></a><br><a href="rpt_fpga_top_areasrr.htm#alu_mul_shf_fast.xcv5_alu_mul_shf_fast"><h5 align="center">xcv5_alu_mul_shf_fast</h5></a><br><a href="rpt_fpga_top_areasrr.htm#xalu_if_fast.alu_div"><h5 align="center">alu_div</h5></a><br><a href="rpt_fpga_top_areasrr.htm#alu_div.xcv5_alu_div"><h5 align="center">xcv5_alu_div</h5></a><br><a href="rpt_fpga_top_areasrr.htm#execution_stage_1s_1_1.fpu_if"><h5 align="center">fpu_if</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.sh_reg_7s_21s"><h5 align="center">sh_reg_7s_21s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.sh_reg_68s_3s"><h5 align="center">sh_reg_68s_3s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.sh_reg_68s_2s"><h5 align="center">sh_reg_68s_2s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.sh_reg_68s_10s"><h5 align="center">sh_reg_68s_10s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.sh_reg_143s_2s"><h5 align="center">sh_reg_143s_2s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_dtoi"><h5 align="center">fp_dtoi</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_dtoi.mux4x1_64s_1"><h5 align="center">mux4x1_64s_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_dtoi.mux4x1_64s_2"><h5 align="center">mux4x1_64s_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_stoi"><h5 align="center">fp_stoi</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_stoi.mux4x1_32s_1"><h5 align="center">mux4x1_32s_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fpu_fpop_output_dbuf"><h5 align="center">fpu_fpop_output_dbuf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fpu_fcmp_output_dbuf"><h5 align="center">fpu_fcmp_output_dbuf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_itos"><h5 align="center">fp_itos</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003"><h5 align="center">fp_itos_floating_point_v5_0_xst_1_blk00000003</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_itod"><h5 align="center">fp_itod</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003"><h5 align="center">fp_itod_floating_point_v5_0_xst_1_blk00000003</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_cmp_dp"><h5 align="center">fp_cmp_dp</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003"><h5 align="center">fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_conv_dp_sp"><h5 align="center">fp_conv_dp_sp</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003"><h5 align="center">fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_mult_dp"><h5 align="center">fp_mult_dp</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003"><h5 align="center">fp_mult_dp_floating_point_v5_0_xst_1_blk00000003</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_addsub_dp"><h5 align="center">fp_addsub_dp</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003"><h5 align="center">fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_conv_sp_dp"><h5 align="center">fp_conv_sp_dp</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0"><h5 align="center">fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpu_if.fp_conv_sp_dp_1"><h5 align="center">fp_conv_sp_dp_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1"><h5 align="center">fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.memory_stage_1s"><h5 align="center">memory_stage_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.exception_stage_dma"><h5 align="center">exception_stage_dma</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.immu_if"><h5 align="center">immu_if</h5></a><br><a href="rpt_fpga_top_areasrr.htm#immu_if.immutlb_1_0s"><h5 align="center">immutlb_1_0s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#immutlb_1_0s.itlbram_2way_split"><h5 align="center">itlbram_2way_split</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_2way_split.itlbram_0_TRUE_FALSE"><h5 align="center">itlbram_0_TRUE_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE"><h5 align="center">xcv5_itlbram_TRUE_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_2way_split.itlbram_0_TRUE_FALSE_1"><h5 align="center">itlbram_0_TRUE_FALSE_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1"><h5 align="center">xcv5_itlbram_TRUE_FALSE_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_2way_split.itlbram_0_TRUE_FALSE_2"><h5 align="center">itlbram_0_TRUE_FALSE_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2"><h5 align="center">xcv5_itlbram_TRUE_FALSE_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_2way_split.itlbram_0_TRUE_FALSE_3"><h5 align="center">itlbram_0_TRUE_FALSE_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3"><h5 align="center">xcv5_itlbram_TRUE_FALSE_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#immutlb_1_0s.mmu_control_register"><h5 align="center">mmu_control_register</h5></a><br><a href="rpt_fpga_top_areasrr.htm#immutlb_1_0s.mmu_context_register"><h5 align="center">mmu_context_register</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.dmmu_if"><h5 align="center">dmmu_if</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmmu_if.dmmutlb_1_0s_1s"><h5 align="center">dmmutlb_1_0s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s"><h5 align="center">dtlbram_2way_split_1s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s"><h5 align="center">dtlbram_0_TRUE_FALSE_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s"><h5 align="center">xcv5_dtlbram_TRUE_FALSE_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1"><h5 align="center">dtlbram_0_TRUE_FALSE_1s_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1"><h5 align="center">xcv5_dtlbram_TRUE_FALSE_1s_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2"><h5 align="center">dtlbram_0_TRUE_FALSE_1s_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2"><h5 align="center">xcv5_dtlbram_TRUE_FALSE_1s_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3"><h5 align="center">dtlbram_0_TRUE_FALSE_1s_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3"><h5 align="center">xcv5_dtlbram_TRUE_FALSE_1s_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmmu_if.mmuwalk"><h5 align="center">mmuwalk</h5></a><br><a href="rpt_fpga_top_areasrr.htm#mmuwalk.mmu_context_table_pointer_register"><h5 align="center">mmu_context_table_pointer_register</h5></a><br><a href="rpt_fpga_top_areasrr.htm#mmuwalk.mmuwalk_buffer_0s"><h5 align="center">mmuwalk_buffer_0s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmmu_if.mmu_fault_status_register"><h5 align="center">mmu_fault_status_register</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmmu_if.mmu_fault_address_register"><h5 align="center">mmu_fault_address_register</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE"><h5 align="center">icache_0s_2s_1s_1s_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE"><h5 align="center">icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE"><h5 align="center">xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE"><h5 align="center">dcache_udc_2s_0s_1s_1s_0s_0s_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE"><h5 align="center">dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE"><h5 align="center">xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr"><h5 align="center">mshr</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.imem_if_2s_1s_1s"><h5 align="center">imem_if_2s_1s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#imem_if_2s_1s_1s.imem_cmd_fifo_sdr"><h5 align="center">imem_cmd_fifo_sdr</h5></a><br><a href="rpt_fpga_top_areasrr.htm#imem_if_2s_1s_1s.mem_stat_buf"><h5 align="center">mem_stat_buf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s"><h5 align="center">dmem_if_2s_1s_1s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr"><h5 align="center">dmem_cmd_fifo_sdr</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dmem_if_2s_1s_1s_1s.mem_stat_buf_1"><h5 align="center">mem_stat_buf_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0"><h5 align="center">dramctrl_fast_1s_1s_17_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s"><h5 align="center">retinfo_buf_64s_58s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s"><h5 align="center">mem_bus_arbiter_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17"><h5 align="center">mem_bus_mux_0s_1s_17</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.debug_dma"><h5 align="center">debug_dma</h5></a><br><a href="rpt_fpga_top_areasrr.htm#debug_dma.dma_ctrl_reg"><h5 align="center">dma_ctrl_reg</h5></a><br><a href="rpt_fpga_top_areasrr.htm#debug_dma.dma_addr_reg"><h5 align="center">dma_addr_reg</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.timer_24s_1s"><h5 align="center">timer_24s_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#cpu_top_dma_18_layer0.irqmp_1s_2s"><h5 align="center">irqmp_1s_2s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0"><h5 align="center">dramctrl_bee3_ml505_0_FALSE_20_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5"><h5 align="center">TC5</h5></a><br><a href="rpt_fpga_top_areasrr.htm#TC5.dpbram36_im"><h5 align="center">dpbram36_im</h5></a><br><a href="rpt_fpga_top_areasrr.htm#TC5.dpbram18_rfa"><h5 align="center">dpbram18_rfa</h5></a><br><a href="rpt_fpga_top_areasrr.htm#TC5.dpbram18_rfb"><h5 align="center">dpbram18_rfb</h5></a><br><a href="rpt_fpga_top_areasrr.htm#TC5.rs232rcv"><h5 align="center">rs232rcv</h5></a><br><a href="rpt_fpga_top_areasrr.htm#dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0"><h5 align="center">ddrController_Z19_layer0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.AF"><h5 align="center">AF</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.obLogic"><h5 align="center">obLogic</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram"><h5 align="center">dpram</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_1"><h5 align="center">dpram_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_2"><h5 align="center">dpram_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_3"><h5 align="center">dpram_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_4"><h5 align="center">dpram_4</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_5"><h5 align="center">dpram_5</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_6"><h5 align="center">dpram_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_7"><h5 align="center">dpram_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_8"><h5 align="center">dpram_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_9"><h5 align="center">dpram_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_10"><h5 align="center">dpram_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_11"><h5 align="center">dpram_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_12"><h5 align="center">dpram_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#obLogic.dpram_13"><h5 align="center">dpram_13</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.WB_FALSE"><h5 align="center">WB_FALSE</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.RB"><h5 align="center">RB</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€5›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€3›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€2›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€0›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€6›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€7›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0"><h5 align="center">dq_iob_genblk28Ædq€4›Ædqx_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob"><h5 align="center">dqs_iob</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1"><h5 align="center">dqs_iob_1</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2"><h5 align="center">dqs_iob_2</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3"><h5 align="center">dqs_iob_3</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4"><h5 align="center">dqs_iob_4</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5"><h5 align="center">dqs_iob_5</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6"><h5 align="center">dqs_iob_6</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7"><h5 align="center">ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13"><h5 align="center">dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13</h5></a><br><a href="rpt_fpga_top_areasrr.htm#ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7"><h5 align="center">dqs_iob_7</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.eth_dma_controller"><h5 align="center">eth_dma_controller</h5></a><br><a href="rpt_fpga_top_areasrr.htm#eth_dma_controller.eth_dma_rx"><h5 align="center">eth_dma_rx</h5></a><br><a href="rpt_fpga_top_areasrr.htm#eth_dma_rx.eth_mac_ram"><h5 align="center">eth_mac_ram</h5></a><br><a href="rpt_fpga_top_areasrr.htm#eth_dma_controller.eth_dma_tx"><h5 align="center">eth_dma_tx</h5></a><br><a href="rpt_fpga_top_areasrr.htm#eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s"><h5 align="center">mac_gmii_0_5s_4s_10Æ000000_1s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s"><h5 align="center">xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.eth_tm_control"><h5 align="center">eth_tm_control</h5></a><br><a href="rpt_fpga_top_areasrr.htm#fpga_top.eth_cpu_control_0"><h5 align="center">eth_cpu_control_0</h5></a><br><a href="rpt_fpga_top_areasrr.htm#eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s"><h5 align="center">sync_lutram_fifo_27s_64s_18446744073709551615s</h5></a><br><a href="rpt_fpga_top_areasrr.htm#eth_cpu_control_0.debug_dma_buf"><h5 align="center">debug_dma_buf</h5></a><br><a href="rpt_fpga_top_areasrr.htm#debug_dma_buf.xcv5_debug_dma_buf"><h5 align="center">xcv5_debug_dma_buf</h5></a><br><a name=fpga_top>
------------------------------------------------------------------------
########   Utilization report for  Top level view:   fpga_top   ########
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     17173              100 %                
LATCHES       37                 100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top:	17210 (46.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      11759              100 %                
MUXCY     1649               100 %                
XORCY     1145               100 %                
DSP48     19                 100 %                
SRL16     879                100 %                
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top:	15451 (41.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     54                 100 %                
======================================================
Total MEMORY ELEMENTS in the block fpga_top:	54 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     755                755                100 %                
===============================================================================
Total Distributed RAM in the block fpga_top:	755 (2.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     146                100 %                
=================================================
Total IO PADS in the block fpga_top:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.clk_inb_1s_0s>
-------------------------------------------------------------------
########   Utilization report for  cell:   clk_inb_1s_0s   ########
Instance path:   fpga_top.clk_inb_1s_0s                            
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.clk_inb_1s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.clk_inb_1s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpga_top.clk_inb_1s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.clk_inb_1s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.clk_inb_1s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block fpga_top.clk_inb_1s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.clk_inb_1s_1s>
-------------------------------------------------------------------
########   Utilization report for  cell:   clk_inb_1s_1s   ########
Instance path:   fpga_top.clk_inb_1s_1s                            
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.clk_inb_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.clk_inb_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpga_top.clk_inb_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.clk_inb_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.clk_inb_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block fpga_top.clk_inb_1s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   clkrst_gen_2_0s_1s_1s_0s_0s   ########
Instance path:   fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s                            
=================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     186                1.08 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s:	186 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      11                 0.09350 %            
MUXCY     6                  0.3640 %             
XORCY     7                  0.6110 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpga_top.clkrst_gen_2_0s_1s_1s_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   cpu_clkgen_1s_9\.000000_10\.000000_9\.500000   ########
Instance path:   clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9\.000000_10\.000000_9\.500000         
==================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     6                  0.03490 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block clkrst_gen_2_0s_1s_1s_0s_0s.cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_cpu_clkgen_9\.000000_10\.000000_9\.500000   ########        
Instance path:   cpu_clkgen_1s_9\.000000_10\.000000_9\.500000.xcv5_cpu_clkgen_9\.000000_10\.000000_9\.500000
============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     6                  0.03490 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_clkgen_1s_9Æ000000_10Æ000000_9Æ500000.xcv5_cpu_clkgen_9Æ000000_10Æ000000_9Æ500000:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dram_clkgen_1s_9\.000000_4\.000000_10\.000000_3\.000000_0s_2_layer0   ########
Instance path:   clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9\.000000_4\.000000_10\.000000_3\.000000_0s_2_layer0         
=========================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     28                 0.1630 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0:	28 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block clkrst_gen_2_0s_1s_1s_0s_0s.dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_dram_clkgen_bee3_9\.000000_4\.000000_1\.000000_10\.000000_0s_25s_3_layer0   ########                               
Instance path:   dram_clkgen_1s_9\.000000_4\.000000_10\.000000_3\.000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9\.000000_4\.000000_1\.000000_10\.000000_0s_25s_3_layer0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     28                 0.1630 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0:	28 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dram_clkgen_1s_9Æ000000_4Æ000000_10Æ000000_3Æ000000_0s_2_layer0.xcv5_dram_clkgen_bee3_9Æ000000_4Æ000000_1Æ000000_10Æ000000_0s_25s_3_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf>
---------------------------------------------------------------------
########   Utilization report for  cell:   high_fanout_buf   ########
Instance path:   clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf         
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block clkrst_gen_2_0s_1s_1s_0s_0s.high_fanout_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer>
------------------------------------------------------------------------
########   Utilization report for  cell:   reset_synchronizer   ########
Instance path:   clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer         
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3                  0.01750 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   reset_synchronizer_1   ########
Instance path:   clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1         
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     66                 0.3840 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1:	66 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block clkrst_gen_2_0s_1s_1s_0s_0s.reset_synchronizer_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.cpu_top_dma_18_layer0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   cpu_top_dma_18_layer0   ########
Instance path:   fpga_top.cpu_top_dma_18_layer0                            
===========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     14559              84.8 %               
LATCHES       5                  13.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.cpu_top_dma_18_layer0:	14564 (39.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      9782               83.2 %               
MUXCY     1398               84.8 %               
XORCY     937                81.8 %               
DSP48     19                 100 %                
SRL16     871                99.1 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.cpu_top_dma_18_layer0:	13007 (35.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     41                 75.9 %               
======================================================
Total MEMORY ELEMENTS in the block fpga_top.cpu_top_dma_18_layer0:	41 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.cpu_top_dma_18_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     729                729                96.6 %               
===============================================================================
Total Distributed RAM in the block fpga_top.cpu_top_dma_18_layer0:	729 (1.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     2                  1.37 %               
=================================================
Total IO PADS in the block fpga_top.cpu_top_dma_18_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   dcache_udc_2s_0s_1s_1s_0s_0s_FALSE   ########
Instance path:   cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE               
========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     686                3.99 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE:	686 (1.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      807                6.86 %               
MUXCY     10                 0.6060 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE:	817 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     4                  4                  0.530 %              
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.dcache_udc_2s_0s_1s_1s_0s_0s_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE   ########
Instance path:   dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE  
===========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     442                2.57 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE:	442 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      497                4.23 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE:	497 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE   ######## 
Instance path:   dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE
==============================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     442                2.57 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE:	442 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      497                4.23 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE:	497 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE.xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr>
----------------------------------------------------------
########   Utilization report for  cell:   mshr   ########
Instance path:   dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr  
==========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     9                  0.05240 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      4                  0.0340 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     4                  20                 0.530 %              
===============================================================================
Total Distributed RAM in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dcache_udc_2s_0s_1s_1s_0s_0s_FALSE.mshr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.debug_dma>
---------------------------------------------------------------
########   Utilization report for  cell:   debug_dma   ########
Instance path:   cpu_top_dma_18_layer0.debug_dma               
===============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     247                1.44 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.debug_dma:	247 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      124                1.05 %               
MUXCY     47                 2.85 %               
XORCY     47                 4.1 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.debug_dma:	218 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.debug_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.debug_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     18                 18                 2.38 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.debug_dma:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.debug_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=debug_dma.dma_addr_reg>
------------------------------------------------------------------
########   Utilization report for  cell:   dma_addr_reg   ########
Instance path:   debug_dma.dma_addr_reg                           
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     30                 0.1750 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block debug_dma.dma_addr_reg:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      39                 0.3320 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block debug_dma.dma_addr_reg:	39 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block debug_dma.dma_addr_reg:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block debug_dma.dma_addr_reg:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     10                 40                 1.32 %               
===============================================================================
Total Distributed RAM in the block debug_dma.dma_addr_reg:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block debug_dma.dma_addr_reg:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=debug_dma.dma_ctrl_reg>
------------------------------------------------------------------
########   Utilization report for  cell:   dma_ctrl_reg   ########
Instance path:   debug_dma.dma_ctrl_reg                           
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 0.1280 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block debug_dma.dma_ctrl_reg:	22 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      23                 0.1960 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block debug_dma.dma_ctrl_reg:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block debug_dma.dma_ctrl_reg:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block debug_dma.dma_ctrl_reg:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     8                  36                 1.06 %               
===============================================================================
Total Distributed RAM in the block debug_dma.dma_ctrl_reg:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block debug_dma.dma_ctrl_reg:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.decode_stage>
------------------------------------------------------------------
########   Utilization report for  cell:   decode_stage   ########
Instance path:   cpu_top_dma_18_layer0.decode_stage               
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     335                1.95 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.decode_stage:	335 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      93                 0.7910 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.decode_stage:	93 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.decode_stage:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.decode_stage:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.decode_stage:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.decode_stage:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   dmem_if_2s_1s_1s_1s   ########
Instance path:   cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s               
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     84                 0.4890 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s:	84 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      30                 0.2550 %             
MUXCY     6                  0.3640 %             
XORCY     6                  0.5240 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s:	42 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     5                  5                  0.6620 %             
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.dmem_if_2s_1s_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr>
-----------------------------------------------------------------------
########   Utilization report for  cell:   dmem_cmd_fifo_sdr   ########
Instance path:   dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr                 
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     23                 0.1340 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      18                 0.1530 %             
MUXCY     6                  0.3640 %             
XORCY     6                  0.5240 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     4                  20                 0.530 %              
===============================================================================
Total Distributed RAM in the block dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmem_if_2s_1s_1s_1s.dmem_cmd_fifo_sdr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmem_if_2s_1s_1s_1s.mem_stat_buf_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   mem_stat_buf_1   ########
Instance path:   dmem_if_2s_1s_1s_1s.mem_stat_buf_1                 
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmem_if_2s_1s_1s_1s.mem_stat_buf_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      9                  0.07650 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmem_if_2s_1s_1s_1s.mem_stat_buf_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dmem_if_2s_1s_1s_1s.mem_stat_buf_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmem_if_2s_1s_1s_1s.mem_stat_buf_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  8                  0.1320 %             
===============================================================================
Total Distributed RAM in the block dmem_if_2s_1s_1s_1s.mem_stat_buf_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmem_if_2s_1s_1s_1s.mem_stat_buf_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.dmmu_if>
-------------------------------------------------------------
########   Utilization report for  cell:   dmmu_if   ########
Instance path:   cpu_top_dma_18_layer0.dmmu_if               
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     564                3.28 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.dmmu_if:	564 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      427                3.63 %               
MUXCY     30                 1.82 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     6                  0.6830 %             
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.dmmu_if:	463 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.dmmu_if:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.dmmu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     53                 53                 7.02 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.dmmu_if:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.dmmu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmmu_if.dmmutlb_1_0s_1s>
---------------------------------------------------------------------
########   Utilization report for  cell:   dmmutlb_1_0s_1s   ########
Instance path:   dmmu_if.dmmutlb_1_0s_1s                             
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     151                0.8790 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmmu_if.dmmutlb_1_0s_1s:	151 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      193                1.64 %               
MUXCY     30                 1.82 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmmu_if.dmmutlb_1_0s_1s:	223 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block dmmu_if.dmmutlb_1_0s_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmmu_if.dmmutlb_1_0s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     18                 40                 2.38 %               
===============================================================================
Total Distributed RAM in the block dmmu_if.dmmutlb_1_0s_1s:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmmu_if.dmmutlb_1_0s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   dtlbram_2way_split_1s_1s   ########
Instance path:   dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s                     
==============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     116                0.6750 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s:	116 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      159                1.35 %               
MUXCY     30                 1.82 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s:	189 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     8                  32                 1.06 %               
===============================================================================
Total Distributed RAM in the block dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmmutlb_1_0s_1s.dtlbram_2way_split_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   dtlbram_0_TRUE_FALSE_1s   ########
Instance path:   dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s            
=============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_dtlbram_TRUE_FALSE_1s   ########
Instance path:   dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s             
================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_0_TRUE_FALSE_1s.xcv5_dtlbram_TRUE_FALSE_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   dtlbram_0_TRUE_FALSE_1s_1   ########
Instance path:   dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1            
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_dtlbram_TRUE_FALSE_1s_1   ########
Instance path:   dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1           
==================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_0_TRUE_FALSE_1s_1.xcv5_dtlbram_TRUE_FALSE_1s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   dtlbram_0_TRUE_FALSE_1s_2   ########
Instance path:   dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2            
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3                  0.02550 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_dtlbram_TRUE_FALSE_1s_2   ########
Instance path:   dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2           
==================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3                  0.02550 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_0_TRUE_FALSE_1s_2.xcv5_dtlbram_TRUE_FALSE_1s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   dtlbram_0_TRUE_FALSE_1s_3   ########
Instance path:   dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3            
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_2way_split_1s_1s.dtlbram_0_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_dtlbram_TRUE_FALSE_1s_3   ########
Instance path:   dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3           
==================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dtlbram_0_TRUE_FALSE_1s_3.xcv5_dtlbram_TRUE_FALSE_1s_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmmu_if.mmu_fault_address_register>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   mmu_fault_address_register   ########
Instance path:   dmmu_if.mmu_fault_address_register                             
================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     32                 0.1860 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmmu_if.mmu_fault_address_register:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmmu_if.mmu_fault_address_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dmmu_if.mmu_fault_address_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmmu_if.mmu_fault_address_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     11                 44                 1.46 %               
===============================================================================
Total Distributed RAM in the block dmmu_if.mmu_fault_address_register:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmmu_if.mmu_fault_address_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmmu_if.mmu_fault_status_register>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   mmu_fault_status_register   ########
Instance path:   dmmu_if.mmu_fault_status_register                             
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     9                  0.05240 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmmu_if.mmu_fault_status_register:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmmu_if.mmu_fault_status_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dmmu_if.mmu_fault_status_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmmu_if.mmu_fault_status_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     4                  20                 0.530 %              
===============================================================================
Total Distributed RAM in the block dmmu_if.mmu_fault_status_register:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmmu_if.mmu_fault_status_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dmmu_if.mmuwalk>
-------------------------------------------------------------
########   Utilization report for  cell:   mmuwalk   ########
Instance path:   dmmu_if.mmuwalk                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     125                0.7280 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dmmu_if.mmuwalk:	125 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      26                 0.2210 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dmmu_if.mmuwalk:	26 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dmmu_if.mmuwalk:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dmmu_if.mmuwalk:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     20                 20                 2.65 %               
===============================================================================
Total Distributed RAM in the block dmmu_if.mmuwalk:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dmmu_if.mmuwalk:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mmuwalk.mmu_context_table_pointer_register>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   mmu_context_table_pointer_register   ########
Instance path:   mmuwalk.mmu_context_table_pointer_register                             
========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 0.1510 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block mmuwalk.mmu_context_table_pointer_register:	26 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block mmuwalk.mmu_context_table_pointer_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block mmuwalk.mmu_context_table_pointer_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block mmuwalk.mmu_context_table_pointer_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  36                 1.19 %               
===============================================================================
Total Distributed RAM in the block mmuwalk.mmu_context_table_pointer_register:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block mmuwalk.mmu_context_table_pointer_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mmuwalk.mmuwalk_buffer_0s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   mmuwalk_buffer_0s   ########
Instance path:   mmuwalk.mmuwalk_buffer_0s                             
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     30                 0.1750 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block mmuwalk.mmuwalk_buffer_0s:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      8                  0.0680 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block mmuwalk.mmuwalk_buffer_0s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block mmuwalk.mmuwalk_buffer_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block mmuwalk.mmuwalk_buffer_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     11                 48                 1.46 %               
===============================================================================
Total Distributed RAM in the block mmuwalk.mmuwalk_buffer_0s:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block mmuwalk.mmuwalk_buffer_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dramctrl_fast_1s_1s_17_layer0   ########
Instance path:   cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0               
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     909                5.29 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0:	909 (2.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      86                 0.7310 %             
MUXCY     16                 0.970 %              
XORCY     18                 1.57 %               
DSP48     0                  0 %                  
SRL16     5                  0.5690 %             
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0:	125 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     11                 11                 1.46 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.dramctrl_fast_1s_1s_17_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s>
------------------------------------------------------------------------
########   Utilization report for  cell:   mem_bus_arbiter_1s   ########
Instance path:   dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s       
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3                  0.01750 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3                  0.02550 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     1                  0.1140 %             
==================================================
Total COMBINATIONAL LOGIC in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_arbiter_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17>
--------------------------------------------------------------------------
########   Utilization report for  cell:   mem_bus_mux_0s_1s_17   ########
Instance path:   dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17       
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     322                1.88 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17:	322 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      34                 0.2890 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17:	34 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dramctrl_fast_1s_1s_17_layer0.mem_bus_mux_0s_1s_17:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   retinfo_buf_64s_58s_1s   ########
Instance path:   dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s       
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 0.1920 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s:	33 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      33                 0.2810 %             
MUXCY     16                 0.970 %              
XORCY     18                 1.57 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s:	67 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     11                 44                 1.46 %               
===============================================================================
Total Distributed RAM in the block dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dramctrl_fast_1s_1s_17_layer0.retinfo_buf_64s_58s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.exception_stage_dma>
-------------------------------------------------------------------------
########   Utilization report for  cell:   exception_stage_dma   ########
Instance path:   cpu_top_dma_18_layer0.exception_stage_dma               
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     960                5.59 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.exception_stage_dma:	960 (2.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      661                5.62 %               
MUXCY     30                 1.82 %               
XORCY     30                 2.62 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.exception_stage_dma:	721 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.exception_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.exception_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.exception_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.exception_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.execution_stage_1s_1_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   execution_stage_1s_1_1   ########
Instance path:   cpu_top_dma_18_layer0.execution_stage_1s_1_1               
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4159               24.2 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.execution_stage_1s_1_1:	4159 (11.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2949               25.1 %               
MUXCY     690                41.8 %               
XORCY     416                36.3 %               
DSP48     19                 100 %                
SRL16     534                60.8 %               
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.execution_stage_1s_1_1:	4608 (12.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.execution_stage_1s_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.execution_stage_1s_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     143                143                18.9 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.execution_stage_1s_1_1:	143 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.execution_stage_1s_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=execution_stage_1s_1_1.alu_adder_logic>
---------------------------------------------------------------------
########   Utilization report for  cell:   alu_adder_logic   ########
Instance path:   execution_stage_1s_1_1.alu_adder_logic              
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     52                 0.3030 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block execution_stage_1s_1_1.alu_adder_logic:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      6                  0.0510 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     1                  5.26 %               
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block execution_stage_1s_1_1.alu_adder_logic:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block execution_stage_1s_1_1.alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block execution_stage_1s_1_1.alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block execution_stage_1s_1_1.alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block execution_stage_1s_1_1.alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=alu_adder_logic.xcv5_alu_adder_logic>
--------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_alu_adder_logic   ########
Instance path:   alu_adder_logic.xcv5_alu_adder_logic                     
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     52                 0.3030 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block alu_adder_logic.xcv5_alu_adder_logic:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      6                  0.0510 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     1                  5.26 %               
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block alu_adder_logic.xcv5_alu_adder_logic:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block alu_adder_logic.xcv5_alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block alu_adder_logic.xcv5_alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block alu_adder_logic.xcv5_alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block alu_adder_logic.xcv5_alu_adder_logic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=execution_stage_1s_1_1.fpu_if>
------------------------------------------------------------
########   Utilization report for  cell:   fpu_if   ########
Instance path:   execution_stage_1s_1_1.fpu_if              
============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3234               18.8 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block execution_stage_1s_1_1.fpu_if:	3234 (8.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2375               20.2 %               
MUXCY     605                36.7 %               
XORCY     327                28.6 %               
DSP48     14                 73.7 %               
SRL16     439                49.9 %               
==================================================
Total COMBINATIONAL LOGIC in the block execution_stage_1s_1_1.fpu_if:	3760 (10.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block execution_stage_1s_1_1.fpu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block execution_stage_1s_1_1.fpu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     25                 25                 3.31 %               
===============================================================================
Total Distributed RAM in the block execution_stage_1s_1_1.fpu_if:	25 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block execution_stage_1s_1_1.fpu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_addsub_dp>
------------------------------------------------------------------
########   Utilization report for  cell:   fp_addsub_dp   ########
Instance path:   fpu_if.fp_addsub_dp                              
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     939                5.47 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_addsub_dp:	939 (2.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      739                6.28 %               
MUXCY     165                10 %                 
XORCY     73                 6.38 %               
DSP48     3                  15.8 %               
SRL16     46                 5.23 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_addsub_dp:	1026 (2.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_addsub_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_addsub_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_addsub_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_addsub_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003   ########
Instance path:   fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003                        
========================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     939                5.47 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003:	939 (2.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      739                6.28 %               
MUXCY     165                10 %                 
XORCY     73                 6.38 %               
DSP48     3                  15.8 %               
SRL16     46                 5.23 %               
==================================================
Total COMBINATIONAL LOGIC in the block fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003:	1026 (2.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_addsub_dp.fp_addsub_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_cmp_dp>
---------------------------------------------------------------
########   Utilization report for  cell:   fp_cmp_dp   ########
Instance path:   fpu_if.fp_cmp_dp                              
===============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     15                 0.08730 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_cmp_dp:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      121                1.03 %               
MUXCY     80                 4.85 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_cmp_dp:	201 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_cmp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_cmp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_cmp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_cmp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003   ########
Instance path:   fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003                           
=====================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     15                 0.08730 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      121                1.03 %               
MUXCY     80                 4.85 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003:	201 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_cmp_dp.fp_cmp_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_conv_dp_sp>
-------------------------------------------------------------------
########   Utilization report for  cell:   fp_conv_dp_sp   ########
Instance path:   fpu_if.fp_conv_dp_sp                              
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     108                0.6290 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_conv_dp_sp:	108 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      78                 0.6630 %             
MUXCY     57                 3.46 %               
XORCY     33                 2.88 %               
DSP48     0                  0 %                  
SRL16     8                  0.910 %              
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_conv_dp_sp:	176 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_conv_dp_sp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_conv_dp_sp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_conv_dp_sp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_conv_dp_sp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003   ########
Instance path:   fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003                       
=========================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     108                0.6290 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003:	108 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      78                 0.6630 %             
MUXCY     57                 3.46 %               
XORCY     33                 2.88 %               
DSP48     0                  0 %                  
SRL16     8                  0.910 %              
==================================================
Total COMBINATIONAL LOGIC in the block fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003:	176 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_conv_dp_sp.fp_conv_dp_sp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_conv_sp_dp>
-------------------------------------------------------------------
########   Utilization report for  cell:   fp_conv_sp_dp   ########
Instance path:   fpu_if.fp_conv_sp_dp                              
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     70                 0.4080 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_conv_sp_dp:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      43                 0.3660 %             
MUXCY     10                 0.6060 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_conv_sp_dp:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_conv_sp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_conv_sp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_conv_sp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_conv_sp_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0   ########
Instance path:   fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0                       
=======================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     70                 0.4080 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      43                 0.3660 %             
MUXCY     10                 0.6060 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_conv_sp_dp.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_conv_sp_dp_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   fp_conv_sp_dp_1   ########
Instance path:   fpu_if.fp_conv_sp_dp_1                              
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     70                 0.4080 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_conv_sp_dp_1:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      43                 0.3660 %             
MUXCY     10                 0.6060 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_conv_sp_dp_1:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_conv_sp_dp_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_conv_sp_dp_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_conv_sp_dp_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_conv_sp_dp_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1   ########
Instance path:   fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1                     
=========================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     70                 0.4080 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      43                 0.3660 %             
MUXCY     10                 0.6060 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_conv_sp_dp_1.fp_conv_sp_dp_floating_point_v5_0_xst_1_blk00000003_blk00000003_0_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_dtoi>
-------------------------------------------------------------
########   Utilization report for  cell:   fp_dtoi   ########
Instance path:   fpu_if.fp_dtoi                              
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     307                1.79 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_dtoi:	307 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      292                2.48 %               
MUXCY     52                 3.15 %               
XORCY     43                 3.76 %               
DSP48     0                  0 %                  
SRL16     11                 1.25 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_dtoi:	398 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_dtoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_dtoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_dtoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_dtoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_dtoi.mux4x1_64s_1>
------------------------------------------------------------------
########   Utilization report for  cell:   mux4x1_64s_1   ########
Instance path:   fp_dtoi.mux4x1_64s_1                             
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_dtoi.mux4x1_64s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      34                 0.2890 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fp_dtoi.mux4x1_64s_1:	34 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_dtoi.mux4x1_64s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_dtoi.mux4x1_64s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_dtoi.mux4x1_64s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_dtoi.mux4x1_64s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_dtoi.mux4x1_64s_2>
------------------------------------------------------------------
########   Utilization report for  cell:   mux4x1_64s_2   ########
Instance path:   fp_dtoi.mux4x1_64s_2                             
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_dtoi.mux4x1_64s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      32                 0.2720 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fp_dtoi.mux4x1_64s_2:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_dtoi.mux4x1_64s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_dtoi.mux4x1_64s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_dtoi.mux4x1_64s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_dtoi.mux4x1_64s_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_itod>
-------------------------------------------------------------
########   Utilization report for  cell:   fp_itod   ########
Instance path:   fpu_if.fp_itod                              
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     253                1.47 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_itod:	253 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      186                1.58 %               
MUXCY     58                 3.52 %               
XORCY     42                 3.67 %               
DSP48     0                  0 %                  
SRL16     5                  0.5690 %             
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_itod:	291 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_itod:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_itod:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_itod:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_itod:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_itod_floating_point_v5_0_xst_1_blk00000003   ########
Instance path:   fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003                             
===================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     253                1.47 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003:	253 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      186                1.58 %               
MUXCY     58                 3.52 %               
XORCY     42                 3.67 %               
DSP48     0                  0 %                  
SRL16     5                  0.5690 %             
==================================================
Total COMBINATIONAL LOGIC in the block fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003:	291 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_itod.fp_itod_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_itos>
-------------------------------------------------------------
########   Utilization report for  cell:   fp_itos   ########
Instance path:   fpu_if.fp_itos                              
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     237                1.38 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_itos:	237 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      176                1.5 %                
MUXCY     75                 4.55 %               
XORCY     56                 4.89 %               
DSP48     0                  0 %                  
SRL16     5                  0.5690 %             
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_itos:	312 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_itos:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_itos:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_itos:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_itos:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_itos_floating_point_v5_0_xst_1_blk00000003   ########
Instance path:   fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003                             
===================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     237                1.38 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003:	237 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      176                1.5 %                
MUXCY     75                 4.55 %               
XORCY     56                 4.89 %               
DSP48     0                  0 %                  
SRL16     5                  0.5690 %             
==================================================
Total COMBINATIONAL LOGIC in the block fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003:	312 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_itos.fp_itos_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_mult_dp>
----------------------------------------------------------------
########   Utilization report for  cell:   fp_mult_dp   ########
Instance path:   fpu_if.fp_mult_dp                              
================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     416                2.42 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_mult_dp:	416 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      129                1.1 %                
MUXCY     58                 3.52 %               
XORCY     40                 3.49 %               
DSP48     11                 57.9 %               
SRL16     217                24.7 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_mult_dp:	455 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_mult_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_mult_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_mult_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_mult_dp:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fp_mult_dp_floating_point_v5_0_xst_1_blk00000003   ########
Instance path:   fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003                          
======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     416                2.42 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003:	416 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      129                1.1 %                
MUXCY     58                 3.52 %               
XORCY     40                 3.49 %               
DSP48     11                 57.9 %               
SRL16     217                24.7 %               
==================================================
Total COMBINATIONAL LOGIC in the block fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003:	455 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_mult_dp.fp_mult_dp_floating_point_v5_0_xst_1_blk00000003:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fp_stoi>
-------------------------------------------------------------
########   Utilization report for  cell:   fp_stoi   ########
Instance path:   fpu_if.fp_stoi                              
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     197                1.15 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fp_stoi:	197 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      216                1.84 %               
MUXCY     40                 2.43 %               
XORCY     40                 3.49 %               
DSP48     0                  0 %                  
SRL16     3                  0.3410 %             
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fp_stoi:	299 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fp_stoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fp_stoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.fp_stoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fp_stoi:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fp_stoi.mux4x1_32s_1>
------------------------------------------------------------------
########   Utilization report for  cell:   mux4x1_32s_1   ########
Instance path:   fp_stoi.mux4x1_32s_1                             
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fp_stoi.mux4x1_32s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      29                 0.2470 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fp_stoi.mux4x1_32s_1:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fp_stoi.mux4x1_32s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fp_stoi.mux4x1_32s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fp_stoi.mux4x1_32s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fp_stoi.mux4x1_32s_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fpu_fcmp_output_dbuf>
--------------------------------------------------------------------------
########   Utilization report for  cell:   fpu_fcmp_output_dbuf   ########
Instance path:   fpu_if.fpu_fcmp_output_dbuf                              
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  0.02330 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fpu_fcmp_output_dbuf:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fpu_fcmp_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fpu_fcmp_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fpu_fcmp_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     2                  12                 0.2650 %             
===============================================================================
Total Distributed RAM in the block fpu_if.fpu_fcmp_output_dbuf:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fpu_fcmp_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.fpu_fpop_output_dbuf>
--------------------------------------------------------------------------
########   Utilization report for  cell:   fpu_fpop_output_dbuf   ########
Instance path:   fpu_if.fpu_fpop_output_dbuf                              
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     67                 0.390 %              
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.fpu_fpop_output_dbuf:	67 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.fpu_fpop_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.fpu_fpop_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.fpu_fpop_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     23                 96                 3.05 %               
===============================================================================
Total Distributed RAM in the block fpu_if.fpu_fpop_output_dbuf:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.fpu_fpop_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.sh_reg_143s_2s>
--------------------------------------------------------------------
########   Utilization report for  cell:   sh_reg_143s_2s   ########
Instance path:   fpu_if.sh_reg_143s_2s                              
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     294                1.71 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.sh_reg_143s_2s:	294 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      19                 0.1620 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.sh_reg_143s_2s:	19 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.sh_reg_143s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.sh_reg_143s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.sh_reg_143s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.sh_reg_143s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.sh_reg_68s_10s>
--------------------------------------------------------------------
########   Utilization report for  cell:   sh_reg_68s_10s   ########
Instance path:   fpu_if.sh_reg_68s_10s                              
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     48                 0.280 %              
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.sh_reg_68s_10s:	48 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     48                 5.46 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.sh_reg_68s_10s:	48 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.sh_reg_68s_10s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.sh_reg_68s_10s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.sh_reg_68s_10s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.sh_reg_68s_10s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.sh_reg_68s_2s>
-------------------------------------------------------------------
########   Utilization report for  cell:   sh_reg_68s_2s   ########
Instance path:   fpu_if.sh_reg_68s_2s                              
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     122                0.710 %              
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.sh_reg_68s_2s:	122 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     14                 1.59 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.sh_reg_68s_2s:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.sh_reg_68s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.sh_reg_68s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.sh_reg_68s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.sh_reg_68s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.sh_reg_68s_3s>
-------------------------------------------------------------------
########   Utilization report for  cell:   sh_reg_68s_3s   ########
Instance path:   fpu_if.sh_reg_68s_3s                              
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     36                 0.210 %              
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.sh_reg_68s_3s:	36 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     68                 7.74 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.sh_reg_68s_3s:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.sh_reg_68s_3s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.sh_reg_68s_3s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.sh_reg_68s_3s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.sh_reg_68s_3s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpu_if.sh_reg_7s_21s>
-------------------------------------------------------------------
########   Utilization report for  cell:   sh_reg_7s_21s   ########
Instance path:   fpu_if.sh_reg_7s_21s                              
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     14                 0.08150 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpu_if.sh_reg_7s_21s:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     14                 1.59 %               
==================================================
Total COMBINATIONAL LOGIC in the block fpu_if.sh_reg_7s_21s:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpu_if.sh_reg_7s_21s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpu_if.sh_reg_7s_21s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpu_if.sh_reg_7s_21s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpu_if.sh_reg_7s_21s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=execution_stage_1s_1_1.xalu_if_fast>
------------------------------------------------------------------
########   Utilization report for  cell:   xalu_if_fast   ########
Instance path:   execution_stage_1s_1_1.xalu_if_fast              
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     412                2.4 %                
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block execution_stage_1s_1_1.xalu_if_fast:	412 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      426                3.62 %               
MUXCY     85                 5.15 %               
XORCY     89                 7.77 %               
DSP48     4                  21.1 %               
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block execution_stage_1s_1_1.xalu_if_fast:	604 (1.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block execution_stage_1s_1_1.xalu_if_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block execution_stage_1s_1_1.xalu_if_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     118                118                15.6 %               
===============================================================================
Total Distributed RAM in the block execution_stage_1s_1_1.xalu_if_fast:	118 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block execution_stage_1s_1_1.xalu_if_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xalu_if_fast.alu_div>
-------------------------------------------------------------
########   Utilization report for  cell:   alu_div   ########
Instance path:   xalu_if_fast.alu_div                        
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     216                1.26 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block xalu_if_fast.alu_div:	216 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      269                2.29 %               
MUXCY     64                 3.88 %               
XORCY     65                 5.68 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block xalu_if_fast.alu_div:	398 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block xalu_if_fast.alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xalu_if_fast.alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block xalu_if_fast.alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xalu_if_fast.alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=alu_div.xcv5_alu_div>
------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_alu_div   ########
Instance path:   alu_div.xcv5_alu_div                             
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     216                1.26 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block alu_div.xcv5_alu_div:	216 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      269                2.29 %               
MUXCY     64                 3.88 %               
XORCY     65                 5.68 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block alu_div.xcv5_alu_div:	398 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block alu_div.xcv5_alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block alu_div.xcv5_alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block alu_div.xcv5_alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block alu_div.xcv5_alu_div:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xalu_if_fast.alu_mul_shf_fast>
----------------------------------------------------------------------
########   Utilization report for  cell:   alu_mul_shf_fast   ########
Instance path:   xalu_if_fast.alu_mul_shf_fast                        
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block xalu_if_fast.alu_mul_shf_fast:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      47                 0.40 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     4                  21.1 %               
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block xalu_if_fast.alu_mul_shf_fast:	51 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block xalu_if_fast.alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xalu_if_fast.alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block xalu_if_fast.alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xalu_if_fast.alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=alu_mul_shf_fast.xcv5_alu_mul_shf_fast>
---------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_alu_mul_shf_fast   ########
Instance path:   alu_mul_shf_fast.xcv5_alu_mul_shf_fast                    
===========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block alu_mul_shf_fast.xcv5_alu_mul_shf_fast:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      47                 0.40 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     4                  21.1 %               
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block alu_mul_shf_fast.xcv5_alu_mul_shf_fast:	51 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block alu_mul_shf_fast.xcv5_alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block alu_mul_shf_fast.xcv5_alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block alu_mul_shf_fast.xcv5_alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block alu_mul_shf_fast.xcv5_alu_mul_shf_fast:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xalu_if_fast.div_in_fifo>
-----------------------------------------------------------------
########   Utilization report for  cell:   div_in_fifo   ########
Instance path:   xalu_if_fast.div_in_fifo                        
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     152                0.8850 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block xalu_if_fast.div_in_fifo:	152 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      62                 0.5270 %             
MUXCY     21                 1.27 %               
XORCY     24                 2.1 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block xalu_if_fast.div_in_fifo:	107 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block xalu_if_fast.div_in_fifo:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xalu_if_fast.div_in_fifo:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     105                420                13.9 %               
===============================================================================
Total Distributed RAM in the block xalu_if_fast.div_in_fifo:	105 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xalu_if_fast.div_in_fifo:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xalu_if_fast.xalu_div_output_dbuf>
--------------------------------------------------------------------------
########   Utilization report for  cell:   xalu_div_output_dbuf   ########
Instance path:   xalu_if_fast.xalu_div_output_dbuf                        
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 0.2040 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block xalu_if_fast.xalu_div_output_dbuf:	35 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block xalu_if_fast.xalu_div_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block xalu_if_fast.xalu_div_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xalu_if_fast.xalu_div_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     12                 48                 1.59 %               
===============================================================================
Total Distributed RAM in the block xalu_if_fast.xalu_div_output_dbuf:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xalu_if_fast.xalu_div_output_dbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xalu_if_fast.xalu_valid_buf>
--------------------------------------------------------------------
########   Utilization report for  cell:   xalu_valid_buf   ########
Instance path:   xalu_if_fast.xalu_valid_buf                        
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block xalu_if_fast.xalu_valid_buf:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      6                  0.0510 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block xalu_if_fast.xalu_valid_buf:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block xalu_if_fast.xalu_valid_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xalu_if_fast.xalu_valid_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block xalu_if_fast.xalu_valid_buf:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xalu_if_fast.xalu_valid_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.fetch_stage_dma_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   fetch_stage_dma_1   ########
Instance path:   cpu_top_dma_18_layer0.fetch_stage_dma_1               
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     619                3.6 %                
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.fetch_stage_dma_1:	619 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      103                0.8760 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     2                  0.2280 %             
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.fetch_stage_dma_1:	105 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.fetch_stage_dma_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.fetch_stage_dma_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     150                150                19.9 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.fetch_stage_dma_1:	150 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.fetch_stage_dma_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fetch_stage_dma_1.microcode_rom>
-------------------------------------------------------------------
########   Utilization report for  cell:   microcode_rom   ########
Instance path:   fetch_stage_dma_1.microcode_rom                   
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fetch_stage_dma_1.microcode_rom:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      23                 0.1960 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fetch_stage_dma_1.microcode_rom:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fetch_stage_dma_1.microcode_rom:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fetch_stage_dma_1.microcode_rom:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fetch_stage_dma_1.microcode_rom:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fetch_stage_dma_1.microcode_rom:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fetch_stage_dma_1.spr_ram>
-------------------------------------------------------------
########   Utilization report for  cell:   spr_ram   ########
Instance path:   fetch_stage_dma_1.spr_ram                   
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     157                0.9140 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fetch_stage_dma_1.spr_ram:	157 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      40                 0.340 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fetch_stage_dma_1.spr_ram:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fetch_stage_dma_1.spr_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fetch_stage_dma_1.spr_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     150                600                19.9 %               
===============================================================================
Total Distributed RAM in the block fetch_stage_dma_1.spr_ram:	150 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fetch_stage_dma_1.spr_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE>
------------------------------------------------------------------------------
########   Utilization report for  cell:   icache_0s_2s_1s_1s_FALSE   ########
Instance path:   cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE               
==============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     308                1.79 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE:	308 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      142                1.21 %               
MUXCY     8                  0.4850 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE:	150 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.icache_0s_2s_1s_1s_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE   ########
Instance path:   icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE            
==========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     265                1.54 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE:	265 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      49                 0.4170 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE:	49 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block icache_0s_2s_1s_1s_FALSE.icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE   ########
Instance path:   icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE
============================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     265                1.54 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE:	265 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      49                 0.4170 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE:	49 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE.xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.imem_if_2s_1s_1s>
----------------------------------------------------------------------
########   Utilization report for  cell:   imem_if_2s_1s_1s   ########
Instance path:   cpu_top_dma_18_layer0.imem_if_2s_1s_1s               
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     84                 0.4890 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.imem_if_2s_1s_1s:	84 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      24                 0.2040 %             
MUXCY     6                  0.3640 %             
XORCY     6                  0.5240 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.imem_if_2s_1s_1s:	36 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.imem_if_2s_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.imem_if_2s_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     4                  4                  0.530 %              
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.imem_if_2s_1s_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.imem_if_2s_1s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=imem_if_2s_1s_1s.imem_cmd_fifo_sdr>
-----------------------------------------------------------------------
########   Utilization report for  cell:   imem_cmd_fifo_sdr   ########
Instance path:   imem_if_2s_1s_1s.imem_cmd_fifo_sdr                    
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 0.1280 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block imem_if_2s_1s_1s.imem_cmd_fifo_sdr:	22 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      19                 0.1620 %             
MUXCY     6                  0.3640 %             
XORCY     6                  0.5240 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block imem_if_2s_1s_1s.imem_cmd_fifo_sdr:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block imem_if_2s_1s_1s.imem_cmd_fifo_sdr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block imem_if_2s_1s_1s.imem_cmd_fifo_sdr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     3                  12                 0.3970 %             
===============================================================================
Total Distributed RAM in the block imem_if_2s_1s_1s.imem_cmd_fifo_sdr:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block imem_if_2s_1s_1s.imem_cmd_fifo_sdr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=imem_if_2s_1s_1s.mem_stat_buf>
------------------------------------------------------------------
########   Utilization report for  cell:   mem_stat_buf   ########
Instance path:   imem_if_2s_1s_1s.mem_stat_buf                    
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     12                 0.06990 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block imem_if_2s_1s_1s.mem_stat_buf:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3                  0.02550 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block imem_if_2s_1s_1s.mem_stat_buf:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block imem_if_2s_1s_1s.mem_stat_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block imem_if_2s_1s_1s.mem_stat_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  8                  0.1320 %             
===============================================================================
Total Distributed RAM in the block imem_if_2s_1s_1s.mem_stat_buf:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block imem_if_2s_1s_1s.mem_stat_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.immu_if>
-------------------------------------------------------------
########   Utilization report for  cell:   immu_if   ########
Instance path:   cpu_top_dma_18_layer0.immu_if               
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     136                0.7920 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.immu_if:	136 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      212                1.8 %                
MUXCY     30                 1.82 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.immu_if:	242 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.immu_if:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.immu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     32                 32                 4.24 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.immu_if:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.immu_if:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=immu_if.immutlb_1_0s>
------------------------------------------------------------------
########   Utilization report for  cell:   immutlb_1_0s   ########
Instance path:   immu_if.immutlb_1_0s                             
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     131                0.7630 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block immu_if.immutlb_1_0s:	131 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      195                1.66 %               
MUXCY     30                 1.82 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block immu_if.immutlb_1_0s:	225 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block immu_if.immutlb_1_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block immu_if.immutlb_1_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     32                 36                 4.24 %               
===============================================================================
Total Distributed RAM in the block immu_if.immutlb_1_0s:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block immu_if.immutlb_1_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=immutlb_1_0s.itlbram_2way_split>
------------------------------------------------------------------------
########   Utilization report for  cell:   itlbram_2way_split   ########
Instance path:   immutlb_1_0s.itlbram_2way_split                        
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     94                 0.5470 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block immutlb_1_0s.itlbram_2way_split:	94 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      171                1.45 %               
MUXCY     30                 1.82 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block immutlb_1_0s.itlbram_2way_split:	201 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block immutlb_1_0s.itlbram_2way_split:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block immutlb_1_0s.itlbram_2way_split:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     21                 92                 2.78 %               
===============================================================================
Total Distributed RAM in the block immutlb_1_0s.itlbram_2way_split:	21 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block immutlb_1_0s.itlbram_2way_split:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_2way_split.itlbram_0_TRUE_FALSE>
--------------------------------------------------------------------------
########   Utilization report for  cell:   itlbram_0_TRUE_FALSE   ########
Instance path:   itlbram_2way_split.itlbram_0_TRUE_FALSE                  
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_2way_split.itlbram_0_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_2way_split.itlbram_0_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_2way_split.itlbram_0_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_itlbram_TRUE_FALSE   ########
Instance path:   itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE                
=============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_0_TRUE_FALSE.xcv5_itlbram_TRUE_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_2way_split.itlbram_0_TRUE_FALSE_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   itlbram_0_TRUE_FALSE_1   ########
Instance path:   itlbram_2way_split.itlbram_0_TRUE_FALSE_1                  
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_itlbram_TRUE_FALSE_1   ########
Instance path:   itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1              
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_0_TRUE_FALSE_1.xcv5_itlbram_TRUE_FALSE_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_2way_split.itlbram_0_TRUE_FALSE_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   itlbram_0_TRUE_FALSE_2   ########
Instance path:   itlbram_2way_split.itlbram_0_TRUE_FALSE_2                  
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3                  0.02550 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_itlbram_TRUE_FALSE_2   ########
Instance path:   itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2              
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3                  0.02550 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_0_TRUE_FALSE_2.xcv5_itlbram_TRUE_FALSE_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_2way_split.itlbram_0_TRUE_FALSE_3>
----------------------------------------------------------------------------
########   Utilization report for  cell:   itlbram_0_TRUE_FALSE_3   ########
Instance path:   itlbram_2way_split.itlbram_0_TRUE_FALSE_3                  
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_2way_split.itlbram_0_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_itlbram_TRUE_FALSE_3   ########
Instance path:   itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3              
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block itlbram_0_TRUE_FALSE_3.xcv5_itlbram_TRUE_FALSE_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=immutlb_1_0s.mmu_context_register>
--------------------------------------------------------------------------
########   Utilization report for  cell:   mmu_context_register   ########
Instance path:   immutlb_1_0s.mmu_context_register                        
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3                  0.01750 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block immutlb_1_0s.mmu_context_register:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block immutlb_1_0s.mmu_context_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block immutlb_1_0s.mmu_context_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block immutlb_1_0s.mmu_context_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block immutlb_1_0s.mmu_context_register:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block immutlb_1_0s.mmu_context_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=immutlb_1_0s.mmu_control_register>
--------------------------------------------------------------------------
########   Utilization report for  cell:   mmu_control_register   ########
Instance path:   immutlb_1_0s.mmu_control_register                        
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block immutlb_1_0s.mmu_control_register:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block immutlb_1_0s.mmu_control_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block immutlb_1_0s.mmu_control_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block immutlb_1_0s.mmu_control_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block immutlb_1_0s.mmu_control_register:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block immutlb_1_0s.mmu_control_register:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.irqmp_1s_2s>
-----------------------------------------------------------------
########   Utilization report for  cell:   irqmp_1s_2s   ########
Instance path:   cpu_top_dma_18_layer0.irqmp_1s_2s               
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     50                 0.2910 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.irqmp_1s_2s:	50 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      14                 0.1190 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.irqmp_1s_2s:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.irqmp_1s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.irqmp_1s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     3                  20                 0.3970 %             
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.irqmp_1s_2s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.irqmp_1s_2s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.memory_stage_1s>
---------------------------------------------------------------------
########   Utilization report for  cell:   memory_stage_1s   ########
Instance path:   cpu_top_dma_18_layer0.memory_stage_1s               
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     795                4.63 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.memory_stage_1s:	795 (2.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      157                1.34 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     162                18.4 %               
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.memory_stage_1s:	319 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.memory_stage_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.memory_stage_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.memory_stage_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.memory_stage_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.regacc_stage_dma>
----------------------------------------------------------------------
########   Utilization report for  cell:   regacc_stage_dma   ########
Instance path:   cpu_top_dma_18_layer0.regacc_stage_dma               
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1048               6.1 %                
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.regacc_stage_dma:	1048 (2.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      587                4.99 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     93                 10.6 %               
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.regacc_stage_dma:	680 (1.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     10                 18.5 %               
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.regacc_stage_dma:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.regacc_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.regacc_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.regacc_stage_dma:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=regacc_stage_dma.fpregfile>
---------------------------------------------------------------
########   Utilization report for  cell:   fpregfile   ########
Instance path:   regacc_stage_dma.fpregfile                    
===============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     70                 0.4080 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block regacc_stage_dma.fpregfile:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      72                 0.6120 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block regacc_stage_dma.fpregfile:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block regacc_stage_dma.fpregfile:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block regacc_stage_dma.fpregfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block regacc_stage_dma.fpregfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block regacc_stage_dma.fpregfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpregfile.xcv5_fpregfile>
--------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_fpregfile   ########
Instance path:   fpregfile.xcv5_fpregfile                           
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     70                 0.4080 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpregfile.xcv5_fpregfile:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      72                 0.6120 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpregfile.xcv5_fpregfile:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block fpregfile.xcv5_fpregfile:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpregfile.xcv5_fpregfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpregfile.xcv5_fpregfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpregfile.xcv5_fpregfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=regacc_stage_dma.regfile>
-------------------------------------------------------------
########   Utilization report for  cell:   regfile   ########
Instance path:   regacc_stage_dma.regfile                    
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     39                 0.2270 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block regacc_stage_dma.regfile:	39 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      123                1.05 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block regacc_stage_dma.regfile:	123 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     8                  14.8 %               
======================================================
Total MEMORY ELEMENTS in the block regacc_stage_dma.regfile:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block regacc_stage_dma.regfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block regacc_stage_dma.regfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block regacc_stage_dma.regfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=regfile.xcv5_regfile>
------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_regfile   ########
Instance path:   regfile.xcv5_regfile                             
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     39                 0.2270 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block regfile.xcv5_regfile:	39 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      123                1.05 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block regfile.xcv5_regfile:	123 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     8                  14.8 %               
======================================================
Total MEMORY ELEMENTS in the block regfile.xcv5_regfile:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block regfile.xcv5_regfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block regfile.xcv5_regfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block regfile.xcv5_regfile:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.speed_tm>
--------------------------------------------------------------
########   Utilization report for  cell:   speed_tm   ########
Instance path:   cpu_top_dma_18_layer0.speed_tm               
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     77                 0.4480 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.speed_tm:	77 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      109                0.9270 %             
MUXCY     43                 2.61 %               
XORCY     20                 1.75 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.speed_tm:	172 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.speed_tm:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.speed_tm:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.speed_tm:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.speed_tm:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.timer_24s_1s>
------------------------------------------------------------------
########   Utilization report for  cell:   timer_24s_1s   ########
Instance path:   cpu_top_dma_18_layer0.timer_24s_1s               
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     50                 0.2910 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.timer_24s_1s:	50 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      37                 0.3150 %             
MUXCY     24                 1.46 %               
XORCY     24                 2.1 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.timer_24s_1s:	85 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.timer_24s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.timer_24s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  40                 1.19 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.timer_24s_1s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.timer_24s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cpu_top_dma_18_layer0.xilinx_pci_exp_ep>
-----------------------------------------------------------------------
########   Utilization report for  cell:   xilinx_pci_exp_ep   ########
Instance path:   cpu_top_dma_18_layer0.xilinx_pci_exp_ep               
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3414               19.9 %               
LATCHES       5                  13.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block cpu_top_dma_18_layer0.xilinx_pci_exp_ep:	3419 (9.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3179               27 %                 
MUXCY     449                27.2 %               
XORCY     364                31.8 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block cpu_top_dma_18_layer0.xilinx_pci_exp_ep:	4059 (10.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     9                  16.7 %               
======================================================
Total MEMORY ELEMENTS in the block cpu_top_dma_18_layer0.xilinx_pci_exp_ep:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block cpu_top_dma_18_layer0.xilinx_pci_exp_ep:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     297                297                39.3 %               
===============================================================================
Total Distributed RAM in the block cpu_top_dma_18_layer0.xilinx_pci_exp_ep:	297 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     2                  1.37 %               
=================================================
Total IO PADS in the block cpu_top_dma_18_layer0.xilinx_pci_exp_ep:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xilinx_pci_exp_ep.pci_exp_64b_app>
---------------------------------------------------------------------
########   Utilization report for  cell:   pci_exp_64b_app   ########
Instance path:   xilinx_pci_exp_ep.pci_exp_64b_app                   
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     223                1.3 %                
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block xilinx_pci_exp_ep.pci_exp_64b_app:	223 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      167                1.42 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block xilinx_pci_exp_ep.pci_exp_64b_app:	167 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block xilinx_pci_exp_ep.pci_exp_64b_app:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xilinx_pci_exp_ep.pci_exp_64b_app:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block xilinx_pci_exp_ep.pci_exp_64b_app:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xilinx_pci_exp_ep.pci_exp_64b_app:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pci_exp_64b_app.PIO>
---------------------------------------------------------
########   Utilization report for  cell:   PIO   ########
Instance path:   pci_exp_64b_app.PIO                     
=========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     223                1.3 %                
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pci_exp_64b_app.PIO:	223 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      167                1.42 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pci_exp_64b_app.PIO:	167 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block pci_exp_64b_app.PIO:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pci_exp_64b_app.PIO:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pci_exp_64b_app.PIO:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pci_exp_64b_app.PIO:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO.PIO_EP>
------------------------------------------------------------
########   Utilization report for  cell:   PIO_EP   ########
Instance path:   PIO.PIO_EP                                 
============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     221                1.29 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO.PIO_EP:	221 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      164                1.39 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO.PIO_EP:	164 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block PIO.PIO_EP:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO.PIO_EP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO.PIO_EP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO.PIO_EP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO_EP.PIO_64_RX_ENGINE>
----------------------------------------------------------------------
########   Utilization report for  cell:   PIO_64_RX_ENGINE   ########
Instance path:   PIO_EP.PIO_64_RX_ENGINE                              
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     75                 0.4370 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO_EP.PIO_64_RX_ENGINE:	75 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      40                 0.340 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO_EP.PIO_64_RX_ENGINE:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block PIO_EP.PIO_64_RX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO_EP.PIO_64_RX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO_EP.PIO_64_RX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO_EP.PIO_64_RX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO_EP.PIO_64_TX_ENGINE>
----------------------------------------------------------------------
########   Utilization report for  cell:   PIO_64_TX_ENGINE   ########
Instance path:   PIO_EP.PIO_64_TX_ENGINE                              
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     77                 0.4480 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO_EP.PIO_64_TX_ENGINE:	77 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      80                 0.680 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO_EP.PIO_64_TX_ENGINE:	80 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block PIO_EP.PIO_64_TX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO_EP.PIO_64_TX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO_EP.PIO_64_TX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO_EP.PIO_64_TX_ENGINE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO_EP.PIO_EP_MEM_ACCESS>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PIO_EP_MEM_ACCESS   ########
Instance path:   PIO_EP.PIO_EP_MEM_ACCESS                              
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     67                 0.390 %              
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO_EP.PIO_EP_MEM_ACCESS:	67 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      42                 0.3570 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO_EP.PIO_EP_MEM_ACCESS:	42 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block PIO_EP.PIO_EP_MEM_ACCESS:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO_EP.PIO_EP_MEM_ACCESS:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO_EP.PIO_EP_MEM_ACCESS:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO_EP.PIO_EP_MEM_ACCESS:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO_EP_MEM_ACCESS.EP_MEM>
------------------------------------------------------------
########   Utilization report for  cell:   EP_MEM   ########
Instance path:   PIO_EP_MEM_ACCESS.EP_MEM                   
============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO_EP_MEM_ACCESS.EP_MEM:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO_EP_MEM_ACCESS.EP_MEM:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     4                  7.41 %               
======================================================
Total MEMORY ELEMENTS in the block PIO_EP_MEM_ACCESS.EP_MEM:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO_EP_MEM_ACCESS.EP_MEM:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO_EP_MEM_ACCESS.EP_MEM:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO_EP_MEM_ACCESS.EP_MEM:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO_EP.PIO_EP_MEM_ACCESS_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PIO_EP_MEM_ACCESS_1   ########
Instance path:   PIO_EP.PIO_EP_MEM_ACCESS_1                              
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO_EP.PIO_EP_MEM_ACCESS_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2                  0.0170 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO_EP.PIO_EP_MEM_ACCESS_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block PIO_EP.PIO_EP_MEM_ACCESS_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO_EP.PIO_EP_MEM_ACCESS_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO_EP.PIO_EP_MEM_ACCESS_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO_EP.PIO_EP_MEM_ACCESS_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PIO.PIO_TO_CTRL>
-----------------------------------------------------------------
########   Utilization report for  cell:   PIO_TO_CTRL   ########
Instance path:   PIO.PIO_TO_CTRL                                 
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block PIO.PIO_TO_CTRL:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2                  0.0170 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block PIO.PIO_TO_CTRL:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block PIO.PIO_TO_CTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block PIO.PIO_TO_CTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block PIO.PIO_TO_CTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block PIO.PIO_TO_CTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=xilinx_pci_exp_ep.pcieblk>
-------------------------------------------------------------
########   Utilization report for  cell:   pcieblk   ########
Instance path:   xilinx_pci_exp_ep.pcieblk                   
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3191               18.6 %               
LATCHES       5                  13.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block xilinx_pci_exp_ep.pcieblk:	3196 (8.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3012               25.6 %               
MUXCY     449                27.2 %               
XORCY     364                31.8 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block xilinx_pci_exp_ep.pcieblk:	3892 (10.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block xilinx_pci_exp_ep.pcieblk:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block xilinx_pci_exp_ep.pcieblk:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     297                297                39.3 %               
===============================================================================
Total Distributed RAM in the block xilinx_pci_exp_ep.pcieblk:	297 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block xilinx_pci_exp_ep.pcieblk:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcieblk.pcie_ep_top_Z16_layer0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_ep_top_Z16_layer0   ########
Instance path:   pcieblk.pcie_ep_top_Z16_layer0                             
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3191               18.6 %               
LATCHES       5                  13.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block pcieblk.pcie_ep_top_Z16_layer0:	3196 (8.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      3012               25.6 %               
MUXCY     449                27.2 %               
XORCY     364                31.8 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block pcieblk.pcie_ep_top_Z16_layer0:	3892 (10.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block pcieblk.pcie_ep_top_Z16_layer0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcieblk.pcie_ep_top_Z16_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     297                297                39.3 %               
===============================================================================
Total Distributed RAM in the block pcieblk.pcie_ep_top_Z16_layer0:	297 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcieblk.pcie_ep_top_Z16_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_ep_top_Z16_layer0.extend_clk_4s>
-------------------------------------------------------------------
########   Utilization report for  cell:   extend_clk_4s   ########
Instance path:   pcie_ep_top_Z16_layer0.extend_clk_4s              
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     27                 0.1570 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_ep_top_Z16_layer0.extend_clk_4s:	27 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      9                  0.07650 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_ep_top_Z16_layer0.extend_clk_4s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_ep_top_Z16_layer0.extend_clk_4s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_ep_top_Z16_layer0.extend_clk_4s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_ep_top_Z16_layer0.extend_clk_4s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_ep_top_Z16_layer0.extend_clk_4s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_if_Z15_layer0   ########
Instance path:   pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0              
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3009               17.5 %               
LATCHES       4                  10.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0:	3013 (8.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2886               24.5 %               
MUXCY     414                25.1 %               
XORCY     326                28.5 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0:	3693 (9.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     297                297                39.3 %               
===============================================================================
Total Distributed RAM in the block pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0:	297 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_ep_top_Z16_layer0.pcie_blk_if_Z15_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_if_Z15_layer0.pcie_blk_cf>
-----------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_cf   ########
Instance path:   pcie_blk_if_Z15_layer0.pcie_blk_cf              
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     852                4.96 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_if_Z15_layer0.pcie_blk_cf:	852 (2.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      846                7.19 %               
MUXCY     16                 0.970 %              
XORCY     16                 1.4 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_if_Z15_layer0.pcie_blk_cf:	878 (2.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_if_Z15_layer0.pcie_blk_cf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_if_Z15_layer0.pcie_blk_cf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  9                  1.19 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_if_Z15_layer0.pcie_blk_cf:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_if_Z15_layer0.pcie_blk_cf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf.pcie_blk_cf_arb>
---------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_cf_arb   ########
Instance path:   pcie_blk_cf.pcie_blk_cf_arb                         
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     204                1.19 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_arb:	204 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      238                2.02 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf.pcie_blk_cf_arb:	238 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf.pcie_blk_cf_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf.pcie_blk_cf_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf.pcie_blk_cf_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf.pcie_blk_cf_err>
---------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_cf_err   ########
Instance path:   pcie_blk_cf.pcie_blk_cf_err                         
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     179                1.04 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_err:	179 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      101                0.8590 %             
MUXCY     16                 0.970 %              
XORCY     16                 1.4 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf.pcie_blk_cf_err:	133 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_err:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf.pcie_blk_cf_err:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  9                  1.19 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_cf.pcie_blk_cf_err:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf.pcie_blk_cf_err:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cnt_en>
-----------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cnt_en   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cnt_en                     
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 0.06410 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      22                 0.1870 %             
MUXCY     8                  0.4850 %             
XORCY     8                  0.6990 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cnt_en:	38 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cnt_en:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cnt_en:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cnt_en:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cnt_en_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cnt_en_1   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cnt_en_1                     
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 0.06410 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_1:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      18                 0.1530 %             
MUXCY     8                  0.4850 %             
XORCY     8                  0.6990 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cnt_en_1:	34 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cnt_en_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cnt_en_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cnt_en_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cnt_en_2>
-------------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cnt_en_2   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cnt_en_2                     
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 0.06410 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_2:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      17                 0.1450 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cnt_en_2:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cnt_en_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cnt_en_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cnt_en_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cnt_en_3>
-------------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cnt_en_3   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cnt_en_3                     
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 0.06410 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_3:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      10                 0.0850 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cnt_en_3:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cnt_en_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cnt_en_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cnt_en_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cnt_en_4>
-------------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cnt_en_4   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cnt_en_4                     
=========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     11                 0.06410 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_4:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      12                 0.1020 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cnt_en_4:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cnt_en_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cnt_en_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cnt_en_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cnt_en_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cor>
--------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cor   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cor                     
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cor:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cor:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cor:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cor:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cor:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cor:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cor_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cor_1   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cor_1                     
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cor_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cor_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cor_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cor_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cor_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cor_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cpl>
--------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cpl   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cpl                     
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cpl:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cpl:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cpl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cpl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cpl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cpl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_cpl_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_cpl_1   ########
Instance path:   pcie_blk_cf_err.cmm_errman_cpl_1                     
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cpl_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_cpl_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_cpl_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_cpl_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_cpl_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_cpl_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_ftl>
--------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_ftl   ########
Instance path:   pcie_blk_cf_err.cmm_errman_ftl                     
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_ftl:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_ftl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_ftl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_ftl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_ftl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_ftl:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf_err.cmm_errman_ram4x26>
------------------------------------------------------------------------
########   Utilization report for  cell:   cmm_errman_ram4x26   ########
Instance path:   pcie_blk_cf_err.cmm_errman_ram4x26                     
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     51                 0.2970 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf_err.cmm_errman_ram4x26:	51 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      4                  0.0340 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf_err.cmm_errman_ram4x26:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf_err.cmm_errman_ram4x26:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf_err.cmm_errman_ram4x26:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  36                 1.19 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_cf_err.cmm_errman_ram4x26:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf_err.cmm_errman_ram4x26:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf.pcie_blk_cf_mgmt>
----------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_cf_mgmt   ########
Instance path:   pcie_blk_cf.pcie_blk_cf_mgmt                         
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     451                2.63 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_mgmt:	451 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      488                4.15 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf.pcie_blk_cf_mgmt:	488 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf.pcie_blk_cf_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf.pcie_blk_cf_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf.pcie_blk_cf_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf.pcie_blk_cf_pwr>
---------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_cf_pwr   ########
Instance path:   pcie_blk_cf.pcie_blk_cf_pwr                         
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_pwr:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1                  0.00850 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf.pcie_blk_cf_pwr:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf.pcie_blk_cf_pwr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf.pcie_blk_cf_pwr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf.pcie_blk_cf_pwr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf.pcie_blk_cf_pwr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_cf.pcie_soft_cf_int>
----------------------------------------------------------------------
########   Utilization report for  cell:   pcie_soft_cf_int   ########
Instance path:   pcie_blk_cf.pcie_soft_cf_int                         
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3                  0.01750 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_cf.pcie_soft_cf_int:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      15                 0.1280 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_cf.pcie_soft_cf_int:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_cf.pcie_soft_cf_int:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_cf.pcie_soft_cf_int:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_cf.pcie_soft_cf_int:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_cf.pcie_soft_cf_int:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_soft_cf_int.cmm_intr>
--------------------------------------------------------------
########   Utilization report for  cell:   cmm_intr   ########
Instance path:   pcie_soft_cf_int.cmm_intr                    
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3                  0.01750 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_soft_cf_int.cmm_intr:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      13                 0.1110 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_soft_cf_int.cmm_intr:	13 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_soft_cf_int.cmm_intr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_soft_cf_int.cmm_intr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_soft_cf_int.cmm_intr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_soft_cf_int.cmm_intr:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_ll_Z14_layer0   ########
Instance path:   pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0              
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2157               12.6 %               
LATCHES       4                  10.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0:	2161 (5.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2040               17.3 %               
MUXCY     398                24.1 %               
XORCY     310                27.1 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0:	2815 (7.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     288                288                38.1 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0:	288 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_if_Z15_layer0.pcie_blk_ll_Z14_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_ll_credit_Z13_layer0   ########
Instance path:   pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0              
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     523                3.05 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0:	523 (1.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      499                4.24 %               
MUXCY     77                 4.67 %               
XORCY     69                 6.03 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0:	645 (1.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_Z14_layer0.pcie_blk_ll_credit_Z13_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_1   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1       
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      23                 0.1960 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384>
---------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_12384   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384       
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      16                 0.1360 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_12384:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407>
--------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_1407   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407       
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     12                 0.06990 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      12                 0.1020 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_1407:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204>
-------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_204   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204       
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     12                 0.06990 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      12                 0.1020 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_204:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189>
---------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_22189   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189       
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      16                 0.1360 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_22189:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261>
-------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_261   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261       
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      20                 0.170 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_261:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3>
-----------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_3   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3       
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     12                 0.06990 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      12                 0.1020 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612>
--------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_3612   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612       
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      16                 0.1360 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_3612:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032>
--------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_4032   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032       
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     12                 0.06990 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      12                 0.1020 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4032:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160>
--------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_4160   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160       
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      20                 0.170 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4160:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691>
---------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_43691   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691       
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      20                 0.170 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_43691:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420>
--------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_4420   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420       
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      28                 0.2380 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420:	28 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4420:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421>
--------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_4421   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421       
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      18                 0.1530 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_4421:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043>
---------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_48043   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043       
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      20                 0.170 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_48043:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019>
---------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_65019   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019       
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      16                 0.1360 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65019:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275>
---------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_65275   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275       
=====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.09320 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      20                 0.170 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_65275:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981>
-------------------------------------------------------------------
########   Utilization report for  cell:   my_SRL16E_981   ########
Instance path:   pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981       
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     12                 0.06990 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      12                 0.1020 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_credit_Z13_layer0.my_SRL16E_981:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_plus_ll_rx_Z12_layer0   ########
Instance path:   pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0              
====================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1041               6.06 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0:	1041 (2.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      799                6.79 %               
MUXCY     164                9.95 %               
XORCY     106                9.26 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0:	1136 (3.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     288                288                38.1 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0:	288 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_rx_Z12_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder>
-----------------------------------------------------------------
########   Utilization report for  cell:   cmm_decoder   ########
Instance path:   pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder      
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     14                 0.08150 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      78                 0.6630 %             
MUXCY     53                 3.21 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder:	131 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_plus_ll_rx_Z12_layer0.cmm_decoder:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s>
---------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_ll_arb_0s_0s   ########
Instance path:   pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s      
===========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     69                 0.4020 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s:	69 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      128                1.09 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s:	128 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_arb_0s_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo>
--------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_ll_oqbqfifo   ########
Instance path:   pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo      
==========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     467                2.72 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo:	467 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      354                3.01 %               
MUXCY     89                 5.4 %                
XORCY     89                 7.77 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo:	532 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     288                288                38.1 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo:	288 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_plus_ll_rx_Z12_layer0.pcie_blk_ll_oqbqfifo:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s   ########
Instance path:   pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s                
====================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     361                2.1 %                
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s:	361 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      206                1.75 %               
MUXCY     72                 4.37 %               
XORCY     72                 6.29 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s:	350 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     288                1152               38.1 %               
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s:	288 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_oqbqfifo.sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   tlm_rx_data_snk_Z11_layer0   ########
Instance path:   pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0      
================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     416                2.42 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0:	416 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      225                1.91 %               
MUXCY     22                 1.33 %               
XORCY     17                 1.48 %               
DSP48     0                  0 %                  
SRL16     67                 7.62 %               
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0:	331 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_plus_ll_rx_Z12_layer0.tlm_rx_data_snk_Z11_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   tlm_rx_data_snk_bar_Z10_layer0   ########
Instance path:   tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0          
====================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     61                 0.3550 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      57                 0.4850 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0:	57 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_bar_Z10_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   tlm_rx_data_snk_mal_Z9_layer0   ########
Instance path:   tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0          
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     52                 0.3030 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      95                 0.8080 %             
MUXCY     11                 0.6670 %             
XORCY     6                  0.5240 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0:	112 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_mal_Z9_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt>
------------------------------------------------------------------------------
########   Utilization report for  cell:   tlm_rx_data_snk_pwr_mgmt   ########
Instance path:   tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt          
==============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  0.02330 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      5                  0.04250 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block tlm_rx_data_snk_Z11_layer0.tlm_rx_data_snk_pwr_mgmt:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0   ########
Instance path:   pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0              
=========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     593                3.45 %               
LATCHES       4                  10.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0:	597 (1.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      742                6.31 %               
MUXCY     157                9.52 %               
XORCY     135                11.8 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0:	1034 (2.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_ll_Z14_layer0.pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_ll_tx_Z8_layer0   ########
Instance path:   pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0 
==============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     437                2.54 %               
LATCHES       4                  10.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0:	441 (1.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      567                4.82 %               
MUXCY     157                9.52 %               
XORCY     135                11.8 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0:	859 (2.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_Z8_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb>
------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_blk_ll_tx_arb   ########
Instance path:   pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb 
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     152                0.8850 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb:	152 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      168                1.43 %               
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb:	168 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0.pcie_blk_ll_tx_arb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_top_wrapper_Z7_layer0   ########
Instance path:   pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0              
================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     150                0.8730 %             
LATCHES       1                  2.7 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0:	151 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      114                0.9690 %             
MUXCY     35                 2.12 %               
XORCY     38                 3.32 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0:	187 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_ep_top_Z16_layer0.pcie_top_wrapper_Z7_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_clocking_4s_0s_8s   ########
Instance path:   pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s          
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.1160 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      22                 0.1870 %             
MUXCY     15                 0.910 %              
XORCY     16                 1.4 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_top_wrapper_Z7_layer0.pcie_clocking_4s_0s_8s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s   ########
Instance path:   pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s          
============================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     72                 0.4190 %             
LATCHES       1                  2.7 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s:	73 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      44                 0.3740 %             
MUXCY     20                 1.21 %               
XORCY     22                 1.92 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_top_wrapper_Z7_layer0.pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE   ########  
Instance path:   pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE
==========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     72                 0.4190 %             
LATCHES       1                  2.7 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE:	73 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      44                 0.3740 %             
MUXCY     20                 1.21 %               
XORCY     22                 1.92 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s.pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP>
-----------------------------------------------------------------
########   Utilization report for  cell:   TX_SYNC_GTP   ########
Instance path:   pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP  
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     27                 0.1570 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP:	27 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      34                 0.2890 %             
MUXCY     20                 1.21 %               
XORCY     22                 1.92 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP:	76 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE.TX_SYNC_GTP:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   pcie_mim_wrapper_Z6_layer0   ########
Instance path:   pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0          
================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_top_wrapper_Z7_layer0.pcie_mim_wrapper_Z6_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   bram_common_Z4_layer0   ########
Instance path:   pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0          
===========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z4_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   bram_common_Z5_layer0_bram_tl_rx   ########
Instance path:   pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx          
======================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   bram_common_Z5_layer0_bram_tl_tx   ########
Instance path:   pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx          
======================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_mim_wrapper_Z6_layer0.bram_common_Z5_layer0_bram_tl_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_top_wrapper_Z7_layer0.prod_fixes>
----------------------------------------------------------------
########   Utilization report for  cell:   prod_fixes   ########
Instance path:   pcie_top_wrapper_Z7_layer0.prod_fixes          
================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     36                 0.210 %              
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_top_wrapper_Z7_layer0.prod_fixes:	36 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      27                 0.230 %              
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_top_wrapper_Z7_layer0.prod_fixes:	27 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_top_wrapper_Z7_layer0.prod_fixes:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_top_wrapper_Z7_layer0.prod_fixes:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_top_wrapper_Z7_layer0.prod_fixes:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_top_wrapper_Z7_layer0.prod_fixes:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   reset_logic_TRUE_0s_1s   ########
Instance path:   pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s          
============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     9                  0.05240 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      7                  0.05950 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block pcie_top_wrapper_Z7_layer0.reset_logic_TRUE_0s_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dramctrl_bee3_ml505_0_FALSE_20_layer0   ########
Instance path:   fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0                            
===========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1196               6.96 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0:	1196 (3.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      1368               11.6 %               
MUXCY     186                11.3 %               
XORCY     175                15.3 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0:	1729 (4.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     8                  14.8 %               
======================================================
Total MEMORY ELEMENTS in the block fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     17                 17                 2.25 %               
===============================================================================
Total Distributed RAM in the block fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     109                74.7 %               
=================================================
Total IO PADS in the block fpga_top.dramctrl_bee3_ml505_0_FALSE_20_layer0:	109 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5>
----------------------------------------------------------
########   Utilization report for  cell:   TC5   ######## 
Instance path:   dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5
==========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     112                0.6520 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5:	112 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      430                3.66 %               
MUXCY     61                 3.7 %                
XORCY     55                 4.8 %                
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5:	546 (1.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     3                  5.56 %               
======================================================
Total MEMORY ELEMENTS in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     3                  10                 0.3970 %             
===============================================================================
Total Distributed RAM in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.TC5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TC5.dpbram18_rfa>
------------------------------------------------------------------
########   Utilization report for  cell:   dpbram18_rfa   ########
Instance path:   TC5.dpbram18_rfa                                 
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block TC5.dpbram18_rfa:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block TC5.dpbram18_rfa:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block TC5.dpbram18_rfa:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block TC5.dpbram18_rfa:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block TC5.dpbram18_rfa:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block TC5.dpbram18_rfa:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TC5.dpbram18_rfb>
------------------------------------------------------------------
########   Utilization report for  cell:   dpbram18_rfb   ########
Instance path:   TC5.dpbram18_rfb                                 
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block TC5.dpbram18_rfb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      4                  0.0340 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block TC5.dpbram18_rfb:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block TC5.dpbram18_rfb:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block TC5.dpbram18_rfb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block TC5.dpbram18_rfb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block TC5.dpbram18_rfb:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TC5.dpbram36_im>
-----------------------------------------------------------------
########   Utilization report for  cell:   dpbram36_im   ########
Instance path:   TC5.dpbram36_im                                 
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block TC5.dpbram36_im:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      2                  0.0170 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block TC5.dpbram36_im:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block TC5.dpbram36_im:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block TC5.dpbram36_im:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block TC5.dpbram36_im:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block TC5.dpbram36_im:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TC5.rs232rcv>
--------------------------------------------------------------
########   Utilization report for  cell:   rs232rcv   ########
Instance path:   TC5.rs232rcv                                 
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.1160 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block TC5.rs232rcv:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      26                 0.2210 %             
MUXCY     8                  0.4850 %             
XORCY     9                  0.7860 %             
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block TC5.rs232rcv:	43 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block TC5.rs232rcv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block TC5.rs232rcv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block TC5.rs232rcv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block TC5.rs232rcv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrController_Z19_layer0   ######## 
Instance path:   dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1084               6.31 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0:	1084 (2.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      938                7.98 %               
MUXCY     125                7.58 %               
XORCY     120                10.5 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0:	1183 (3.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     5                  9.26 %               
======================================================
Total MEMORY ELEMENTS in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     14                 14                 1.85 %               
===============================================================================
Total Distributed RAM in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     108                74 %                 
=================================================
Total IO PADS in the block dramctrl_bee3_ml505_0_FALSE_20_layer0.ddrController_Z19_layer0:	108 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.AF>
--------------------------------------------------------
########   Utilization report for  cell:   AF   ########
Instance path:   ddrController_Z19_layer0.AF            
========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.AF:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.AF:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  1.85 %               
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.AF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.AF:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.AF:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block ddrController_Z19_layer0.AF:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.RB>
--------------------------------------------------------
########   Utilization report for  cell:   RB   ########
Instance path:   ddrController_Z19_layer0.RB            
========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.RB:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.RB:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.RB:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.RB:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.RB:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block ddrController_Z19_layer0.RB:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.WB_FALSE>
--------------------------------------------------------------
########   Utilization report for  cell:   WB_FALSE   ########
Instance path:   ddrController_Z19_layer0.WB_FALSE            
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.WB_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.WB_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.WB_FALSE:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.WB_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.WB_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block ddrController_Z19_layer0.WB_FALSE:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx            
============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                0.5940 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx:	102 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      91                 0.7740 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx:	121 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[0\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[0\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€0›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx
============================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[2\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[2\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€2›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[3\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[3\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€3›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[4\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[4\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€4›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[5\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[5\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€5›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[6\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[6\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€6›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[7\]\.dqx_0   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dq_iob_genblk28\.dq\[7\]\.dqx_0
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dq_iob_genblk28Ædq€7›Ædqx_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob   ########                  
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx.dqs_iob
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx.dqs_iob:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     103                0.60 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1:	103 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      91                 0.7740 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1:	121 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_6
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_1   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_1.dqs_iob_1
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_1.dqs_iob_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     103                0.60 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2:	103 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      91                 0.7740 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2:	121 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_7
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_2   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_2.dqs_iob_2
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_2.dqs_iob_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     104                0.6060 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3:	104 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      91                 0.7740 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3:	121 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_8   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_8
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_3   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_3.dqs_iob_3
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_3.dqs_iob_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     103                0.60 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4:	103 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      91                 0.7740 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4:	121 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_9   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_9
================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_4   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_4.dqs_iob_4
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_4.dqs_iob_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     105                0.6110 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5:	105 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      90                 0.7650 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5:	120 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_10   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_10
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_5   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_5.dqs_iob_5
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_5.dqs_iob_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     103                0.60 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6:	103 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      90                 0.7650 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6:	120 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_11   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_11
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_6   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_6.dqs_iob_6
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_6.dqs_iob_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7   ########
Instance path:   ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7            
==============================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     103                0.60 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7:	103 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      91                 0.7740 %             
MUXCY     15                 0.910 %              
XORCY     15                 1.31 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7:	121 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     9                  6.16 %               
=================================================
Total IO PADS in the block ddrController_Z19_layer0.ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[0\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€0›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_13   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[1\]\.dqx_13
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€1›Ædqx_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[2\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€2›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[3\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€3›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[4\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€4›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[5\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€5›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[6\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€6›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_12   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dq_iob_genblk28\.dq\[1\]\.dqx_genblk28\.dq\[7\]\.dqx_12
=================================================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dq_iob_genblk28Ædq€1›Ædqx_genblk28Ædq€7›Ædqx_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dqs_iob_7   ########                    
Instance path:   ddrBank_gen_bee3mem_ddr_genblk36\.bankx\[5\]\.ddrBankx_7.dqs_iob_7
===================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1                  0.005820 %           
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  0.6850 %             
=================================================
Total IO PADS in the block ddrBank_gen_bee3mem_ddr_genblk36Æbankx€5›ÆddrBankx_7.dqs_iob_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ddrController_Z19_layer0.obLogic>
-------------------------------------------------------------
########   Utilization report for  cell:   obLogic   ########
Instance path:   ddrController_Z19_layer0.obLogic            
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     23                 0.1340 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block ddrController_Z19_layer0.obLogic:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      60                 0.510 %              
MUXCY     5                  0.3030 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block ddrController_Z19_layer0.obLogic:	65 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block ddrController_Z19_layer0.obLogic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block ddrController_Z19_layer0.obLogic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     14                 14                 1.85 %               
===============================================================================
Total Distributed RAM in the block ddrController_Z19_layer0.obLogic:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block ddrController_Z19_layer0.obLogic:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram>
-----------------------------------------------------------
########   Utilization report for  cell:   dpram   ########
Instance path:   obLogic.dpram                             
===========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_1>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_1   ########
Instance path:   obLogic.dpram_1                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_10>
--------------------------------------------------------------
########   Utilization report for  cell:   dpram_10   ########
Instance path:   obLogic.dpram_10                             
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_10:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_11>
--------------------------------------------------------------
########   Utilization report for  cell:   dpram_11   ########
Instance path:   obLogic.dpram_11                             
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_11:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_12>
--------------------------------------------------------------
########   Utilization report for  cell:   dpram_12   ########
Instance path:   obLogic.dpram_12                             
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_12:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_13>
--------------------------------------------------------------
########   Utilization report for  cell:   dpram_13   ########
Instance path:   obLogic.dpram_13                             
==============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_13:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_2>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_2   ########
Instance path:   obLogic.dpram_2                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_3>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_3   ########
Instance path:   obLogic.dpram_3                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_3:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_4>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_4   ########
Instance path:   obLogic.dpram_4                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_4:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_5>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_5   ########
Instance path:   obLogic.dpram_5                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_5:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_6>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_6   ########
Instance path:   obLogic.dpram_6                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_6:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_7>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_7   ########
Instance path:   obLogic.dpram_7                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_7:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_8>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_8   ########
Instance path:   obLogic.dpram_8                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_8:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=obLogic.dpram_9>
-------------------------------------------------------------
########   Utilization report for  cell:   dpram_9   ########
Instance path:   obLogic.dpram_9                             
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block obLogic.dpram_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block obLogic.dpram_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block obLogic.dpram_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block obLogic.dpram_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     1                  4                  0.1320 %             
===============================================================================
Total Distributed RAM in the block obLogic.dpram_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block obLogic.dpram_9:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.eth_cpu_control_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   eth_cpu_control_0   ########
Instance path:   fpga_top.eth_cpu_control_0                            
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     313                1.82 %               
LATCHES       32                 86.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.eth_cpu_control_0:	345 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      328                2.79 %               
MUXCY     32                 1.94 %               
XORCY     26                 2.27 %               
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.eth_cpu_control_0:	386 (1.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     3                  5.56 %               
======================================================
Total MEMORY ELEMENTS in the block fpga_top.eth_cpu_control_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.eth_cpu_control_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  9                  1.19 %               
===============================================================================
Total Distributed RAM in the block fpga_top.eth_cpu_control_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpga_top.eth_cpu_control_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=eth_cpu_control_0.debug_dma_buf>
-------------------------------------------------------------------
########   Utilization report for  cell:   debug_dma_buf   ########
Instance path:   eth_cpu_control_0.debug_dma_buf                   
===================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block eth_cpu_control_0.debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      32                 0.2720 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block eth_cpu_control_0.debug_dma_buf:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     3                  5.56 %               
======================================================
Total MEMORY ELEMENTS in the block eth_cpu_control_0.debug_dma_buf:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block eth_cpu_control_0.debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block eth_cpu_control_0.debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block eth_cpu_control_0.debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=debug_dma_buf.xcv5_debug_dma_buf>
------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_debug_dma_buf   ########
Instance path:   debug_dma_buf.xcv5_debug_dma_buf                       
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block debug_dma_buf.xcv5_debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      32                 0.2720 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block debug_dma_buf.xcv5_debug_dma_buf:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     3                  5.56 %               
======================================================
Total MEMORY ELEMENTS in the block debug_dma_buf.xcv5_debug_dma_buf:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block debug_dma_buf.xcv5_debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block debug_dma_buf.xcv5_debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block debug_dma_buf.xcv5_debug_dma_buf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sync_lutram_fifo_27s_64s_18446744073709551615s   ########
Instance path:   eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s                   
====================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     44                 0.2560 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s:	44 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      16                 0.1360 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     9                  36                 1.19 %               
===============================================================================
Total Distributed RAM in the block eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block eth_cpu_control_0.sync_lutram_fifo_27s_64s_18446744073709551615s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.eth_dma_controller>
------------------------------------------------------------------------
########   Utilization report for  cell:   eth_dma_controller   ########
Instance path:   fpga_top.eth_dma_controller                            
========================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     366                2.13 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.eth_dma_controller:	366 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      198                1.68 %               
MUXCY     21                 1.27 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     8                  0.910 %              
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.eth_dma_controller:	227 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block fpga_top.eth_dma_controller:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.eth_dma_controller:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.eth_dma_controller:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpga_top.eth_dma_controller:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=eth_dma_controller.eth_dma_rx>
----------------------------------------------------------------
########   Utilization report for  cell:   eth_dma_rx   ########
Instance path:   eth_dma_controller.eth_dma_rx                  
================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     290                1.69 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block eth_dma_controller.eth_dma_rx:	290 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      135                1.15 %               
MUXCY     21                 1.27 %               
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block eth_dma_controller.eth_dma_rx:	156 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block eth_dma_controller.eth_dma_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block eth_dma_controller.eth_dma_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block eth_dma_controller.eth_dma_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block eth_dma_controller.eth_dma_rx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=eth_dma_rx.eth_mac_ram>
-----------------------------------------------------------------
########   Utilization report for  cell:   eth_mac_ram   ########
Instance path:   eth_dma_rx.eth_mac_ram                          
=================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     242                1.41 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block eth_dma_rx.eth_mac_ram:	242 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      58                 0.4930 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block eth_dma_rx.eth_mac_ram:	58 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block eth_dma_rx.eth_mac_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block eth_dma_rx.eth_mac_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block eth_dma_rx.eth_mac_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block eth_dma_rx.eth_mac_ram:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=eth_dma_controller.eth_dma_tx>
----------------------------------------------------------------
########   Utilization report for  cell:   eth_dma_tx   ########
Instance path:   eth_dma_controller.eth_dma_tx                  
================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2                  0.01160 %            
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block eth_dma_controller.eth_dma_tx:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      5                  0.04250 %            
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block eth_dma_controller.eth_dma_tx:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block eth_dma_controller.eth_dma_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block eth_dma_controller.eth_dma_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block eth_dma_controller.eth_dma_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block eth_dma_controller.eth_dma_tx:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   mac_gmii_0_5s_4s_10\.000000_1s   ########
Instance path:   eth_dma_controller.mac_gmii_0_5s_4s_10\.000000_1s                  
====================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     74                 0.4310 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s:	74 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      58                 0.4930 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     8                  0.910 %              
==================================================
Total COMBINATIONAL LOGIC in the block eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s:	66 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block eth_dma_controller.mac_gmii_0_5s_4s_10Æ000000_1s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   xcv5_mac_gmii_5s_4s_10\.000000_1s_31s   ########
Instance path:   mac_gmii_0_5s_4s_10\.000000_1s.xcv5_mac_gmii_5s_4s_10\.000000_1s_31s      
===========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     74                 0.4310 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s:	74 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      58                 0.4930 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     8                  0.910 %              
==================================================
Total COMBINATIONAL LOGIC in the block mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s:	66 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  3.7 %                
======================================================
Total MEMORY ELEMENTS in the block mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block mac_gmii_0_5s_4s_10Æ000000_1s.xcv5_mac_gmii_5s_4s_10Æ000000_1s_31s:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.eth_tm_control>
--------------------------------------------------------------------
########   Utilization report for  cell:   eth_tm_control   ########
Instance path:   fpga_top.eth_tm_control                            
====================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     109                0.6350 %             
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.eth_tm_control:	109 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      55                 0.4680 %             
MUXCY     6                  0.3640 %             
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.eth_tm_control:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpga_top.eth_tm_control:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.eth_tm_control:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.eth_tm_control:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpga_top.eth_tm_control:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.gated_clkbuf>
------------------------------------------------------------------
########   Utilization report for  cell:   gated_clkbuf   ########
Instance path:   fpga_top.gated_clkbuf                            
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0 %                  
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.gated_clkbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      0                  0 %                  
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.gated_clkbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpga_top.gated_clkbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.gated_clkbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.gated_clkbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpga_top.gated_clkbuf:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top.mem_controller_interface_1_layer0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   mem_controller_interface_1_layer0   ########
Instance path:   fpga_top.mem_controller_interface_1_layer0                            
=======================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     441                2.57 %               
LATCHES       0                  0 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top.mem_controller_interface_1_layer0:	441 (1.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name      Total elements     Utilization     Notes
--------------------------------------------------
LUTS      17                 0.1450 %             
MUXCY     0                  0 %                  
XORCY     0                  0 %                  
DSP48     0                  0 %                  
SRL16     0                  0 %                  
==================================================
Total COMBINATIONAL LOGIC in the block fpga_top.mem_controller_interface_1_layer0:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0 %                  
======================================================
Total MEMORY ELEMENTS in the block fpga_top.mem_controller_interface_1_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0 %                  
====================================================================
Total  in the block fpga_top.mem_controller_interface_1_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0 %                  
===============================================================================
Total Distributed RAM in the block fpga_top.mem_controller_interface_1_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0 %                  
=================================================
Total IO PADS in the block fpga_top.mem_controller_interface_1_layer0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 43

gen_cpu_control.gen_dma_buf.genblk77.genblk78.dma_buf.dma_rx_buf_0
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu_control.gen_dma_buf.genblk77.genblk78.dma_buf.dma_rx_buf_1
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu_control.gen_dma_buf.genblk77.genblk78.dma_buf.dma_tx_buf
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					1
----------------------------

gen_bee3mem.TC5x.rfB.RAMB18_rfb
----------------------------
SRVAL					000000000
----------------------------

gen_bee3mem.TC5x.rfA.RAMB18_rfa
----------------------------
SRVAL					000000000
----------------------------

gen_bee3mem.TC5x.im.RAMB36_im
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
RAM_EXTENSION_A			NONE
RAM_EXTENSION_B			NONE
DOA_REG					0
DOB_REG					0
----------------------------

gen_cpu.gen_dcache.dc_bram.genblk71.genblk72.dc_ram.dc_tag
----------------------------
SRVAL					000000000
----------------------------

gen_cpu.gen_dcache.dc_bram.genblk71.genblk72.dc_ram.genblk5.genblk8.genblk9[0].dc_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dcache.dc_bram.genblk71.genblk72.dc_ram.genblk5.genblk8.genblk9[1].dc_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dcache.dc_bram.genblk71.genblk72.dc_ram.genblk5.genblk8.genblk9[2].dc_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dcache.dc_bram.genblk71.genblk72.dc_ram.genblk5.genblk8.genblk9[3].dc_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_icache.ic_bram.genblk69.genblk70.ic_ram.ic_tag
----------------------------
SRVAL					000000000
----------------------------

gen_cpu.gen_icache.ic_bram.genblk69.genblk70.ic_ram.genblk15.genblk18.genblk19[0].ic_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_icache.ic_bram.genblk69.genblk70.ic_ram.genblk15.genblk18.genblk19[1].ic_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_icache.ic_bram.genblk69.genblk70.ic_ram.genblk15.genblk18.genblk19[2].ic_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_icache.ic_bram.genblk69.genblk70.ic_ram.genblk15.genblk18.genblk19[3].ic_data
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dmmu.genblk145.genblk146.gen_dmmutlb.genblk142.genblk143.dtlbram_split.small_way_1.genblk81.genblk82.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dmmu.genblk145.genblk146.gen_dmmutlb.genblk142.genblk143.dtlbram_split.small_way_0.genblk81.genblk82.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dmmu.genblk145.genblk146.gen_dmmutlb.genblk142.genblk143.dtlbram_split.large_way_1.genblk81.genblk82.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_dmmu.genblk145.genblk146.gen_dmmutlb.genblk142.genblk143.dtlbram_split.large_way_0.genblk81.genblk82.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_immu.genblk132.genblk133.gen_immutlb.genblk126.genblk127.itlbram_split.small_way_1.genblk83.genblk84.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_immu.genblk132.genblk133.gen_immutlb.genblk126.genblk127.itlbram_split.small_way_0.genblk83.genblk84.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_immu.genblk132.genblk133.gen_immutlb.genblk126.genblk127.itlbram_split.large_way_1.genblk83.genblk84.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_immu.genblk132.genblk133.gen_immutlb.genblk126.genblk127.itlbram_split.large_way_0.genblk83.genblk84.tlbram.tlb_ram
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.gen_regacc.genblk165.genblk166.fpregf.genblk67.genblk68.mt_fpregfile.fpregfile_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.genblk165.genblk166.fpregf.genblk67.genblk68.mt_fpregfile.fpregfile_1
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[0].genblk169[0].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[0].genblk169[3].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[1].genblk169[2].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[1].genblk169[3].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[0].genblk169[2].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[1].genblk169[1].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[0].genblk169[1].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.gen_regacc.iregf.genblk65.genblk66.mt_regfile.genblk167.genblk168[1].genblk169[0].regfile
----------------------------
READ_WIDTH_A			9
WRITE_WIDTH_A			9
READ_WIDTH_B			9
WRITE_WIDTH_B			9
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					1
DOB_REG					0
----------------------------

gen_cpu.pcie_interface.ep.pcie_ep0.pcie_blk.pcie_mim_wrapper_i.bram_tl_rx.genblk197.genblk198.genblk199.generate_tdp2[0].ram_tdp2_inst
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.ep.pcie_ep0.pcie_blk.pcie_mim_wrapper_i.bram_tl_rx.genblk197.genblk198.genblk199.generate_tdp2[1].ram_tdp2_inst
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.ep.pcie_ep0.pcie_blk.pcie_mim_wrapper_i.bram_tl_tx.genblk197.genblk198.genblk199.generate_tdp2[0].ram_tdp2_inst
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.ep.pcie_ep0.pcie_blk.pcie_mim_wrapper_i.bram_tl_tx.genblk197.genblk198.genblk199.generate_tdp2[1].ram_tdp2_inst
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.ep.pcie_ep0.pcie_blk.pcie_mim_wrapper_i.bram_retry.genblk197.generate_sdp.ram_sdp_inst
----------------------------
SRVAL					000000000000000000
----------------------------

gen_cpu.pcie_interface.app.PIO.PIO_EP.EP_MEM.EP_MEM.ep_io_mem
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
RAM_EXTENSION_A			NONE
RAM_EXTENSION_B			NONE
DOA_REG					1
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.app.PIO.PIO_EP.EP_MEM.EP_MEM.ep_mem32
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
RAM_EXTENSION_A			NONE
RAM_EXTENSION_B			NONE
DOA_REG					1
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.app.PIO.PIO_EP.EP_MEM.EP_MEM.ep_mem64
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
RAM_EXTENSION_A			NONE
RAM_EXTENSION_B			NONE
DOA_REG					1
DOB_REG					1
----------------------------

gen_cpu.pcie_interface.app.PIO.PIO_EP.EP_MEM.EP_MEM.ep_mem_erom
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
RAM_EXTENSION_A			NONE
RAM_EXTENSION_B			NONE
DOA_REG					1
DOB_REG					1
----------------------------

#### END OF  Block RAM DETAILED REPORT ####

#### START OF DETAILED DSP REPORT ####

Total DSPs: 19

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":303:16:303:32|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_addsub_dp.blk00000003.blk0000014d
----------------------------
AREG			1
BREG			2
CREG			1
MREG			0
PREG			1
CARRYINREG		1
CARRYINSELREG	1
OPMODEREG		1
B_INPUT			DIRECT
ACASCREG		1
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		1
A_INPUT			DIRECT
USE_MULT		NONE
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":303:16:303:32|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_addsub_dp.blk00000003.blk0000014e
----------------------------
AREG			2
BREG			2
CREG			0
MREG			0
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		NONE
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":303:16:303:32|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_addsub_dp.blk00000003.blk0000028b
----------------------------
AREG			0
BREG			2
CREG			1
MREG			0
PREG			1
CARRYINREG		1
CARRYINSELREG	1
OPMODEREG		1
B_INPUT			DIRECT
ACASCREG		0
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		1
A_INPUT			DIRECT
USE_MULT		NONE
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk0000010b
----------------------------
AREG			1
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		1
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			CASCADE
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk0000010a
----------------------------
AREG			1
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		1
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			CASCADE
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000109
----------------------------
AREG			2
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000108
----------------------------
AREG			1
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		1
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			CASCADE
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000107
----------------------------
AREG			2
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000106
----------------------------
AREG			2
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000105
----------------------------
AREG			2
BREG			1
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			CASCADE
ACASCREG		2
BCASCREG		1
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000104
----------------------------
AREG			2
BREG			2
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000103
----------------------------
AREG			2
BREG			1
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			CASCADE
ACASCREG		2
BCASCREG		1
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000102
----------------------------
AREG			1
BREG			1
CREG			0
MREG			1
PREG			1
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		1
BCASCREG		1
MULTCARRYINREG	0
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":315:15:315:29|gen_cpu.gen_ex.genblk103.genblk104.gen_fpu_if.gen_fpu_mult_dp.blk00000003.blk00000060
----------------------------
AREG			0
BREG			2
CREG			1
MREG			0
PREG			1
CARRYINREG		1
CARRYINSELREG	1
OPMODEREG		1
B_INPUT			DIRECT
ACASCREG		0
BCASCREG		2
MULTCARRYINREG	0
ALUMODEREG		1
A_INPUT			DIRECT
USE_MULT		NONE
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":459:0:459:8|gen_cpu.gen_ex.genblk100.genblk101.xalu_mul_div.gen_mul_shf.genblk59.genblk60.mul_shf.dsp_mul_0
----------------------------
AREG			2
BREG			0
CREG			0
MREG			1
PREG			0
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		0
MULTCARRYINREG	1
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":528:0:528:8|gen_cpu.gen_ex.genblk100.genblk101.xalu_mul_div.gen_mul_shf.genblk59.genblk60.mul_shf.dsp_mul_1
----------------------------
AREG			0
BREG			0
CREG			0
MREG			1
PREG			0
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			CASCADE
ACASCREG		0
BCASCREG		0
MULTCARRYINREG	1
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":595:0:595:8|gen_cpu.gen_ex.genblk100.genblk101.xalu_mul_div.gen_mul_shf.genblk59.genblk60.mul_shf.dsp_mul_2
----------------------------
AREG			2
BREG			0
CREG			0
MREG			1
PREG			0
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			DIRECT
ACASCREG		2
BCASCREG		0
MULTCARRYINREG	1
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":664:0:664:8|gen_cpu.gen_ex.genblk100.genblk101.xalu_mul_div.gen_mul_shf.genblk59.genblk60.mul_shf.dsp_mul_3
----------------------------
AREG			0
BREG			0
CREG			0
MREG			1
PREG			0
CARRYINREG		0
CARRYINSELREG	0
OPMODEREG		0
B_INPUT			CASCADE
ACASCREG		0
BCASCREG		0
MULTCARRYINREG	1
ALUMODEREG		0
A_INPUT			DIRECT
USE_MULT		MULT_S
USE_SIMD		ONE48
----------------------------

"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":159:3:159:13|gen_cpu.gen_ex.dsp_adder.genblk55.genblk56.simple_alu.adder_logic
----------------------------
AREG			1
BREG			1
CREG			1
MREG			0
PREG			1
CARRYINREG		1
CARRYINSELREG	1
OPMODEREG		1
B_INPUT			DIRECT
ACASCREG		1
BCASCREG		1
MULTCARRYINREG	1
ALUMODEREG		1
A_INPUT			DIRECT
USE_MULT		NONE
USE_SIMD		ONE48
----------------------------

#### END OF DSP48 DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
