digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=Mrecord;
style="rounded, filled";
tooltip="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;&#10;memories&#61;system.physmem&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;-1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;-1";
system_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: SystemXBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16";
system_membus_master [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"];
system_membus_slave [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;lookup_latency&#61;1&#10;max_capacity&#61;8388608&#10;system&#61;system";
}

}

subgraph cluster_system_tol2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tol2bus \n: L2XBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32";
system_tol2bus_master [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"];
system_tol2bus_slave [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_tol2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;lookup_latency&#61;0&#10;max_capacity&#61;8388608&#10;system&#61;system";
}

}

subgraph cluster_system_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;voltage&#61;1.000000";
}

subgraph cluster_system_physmem {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="physmem \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;latency&#61;30000&#10;latency_var&#61;0&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;range&#61;0:536870911:0:0:0:0";
system_physmem_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;1000&#10;domain_id&#61;-1&#10;eventq_index&#61;0&#10;init_perf_level&#61;0&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_l2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2 \n: L2Cache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_l2_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_l2_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_l2_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;4&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;65536&#10;tag_latency&#61;20";
}

}

subgraph cluster_system_cpu_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;voltage&#61;1.000000";
}

subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=Mrecord;
style="rounded, filled";
tooltip="domains&#61;&#10;enable&#61;false&#10;eventq_index&#61;0&#10;sys_clk_domain&#61;system.clk_domain&#10;transition_latency&#61;100000000";
}

subgraph cluster_system_cpu_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;500&#10;domain_id&#61;-1&#10;eventq_index&#61;0&#10;init_perf_level&#61;0&#10;voltage_domain&#61;system.cpu_voltage_domain";
}

subgraph cluster_system_cpu0 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu0 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu0.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu0.dstage2_mmu&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu0.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu0.istage2_mmu&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu0_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu0_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu0_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: LiveProcess";
shape=Mrecord;
style="rounded, filled";
tooltip="cmd&#61;eeg.arm&#10;cwd&#61;&#10;drivers&#61;&#10;egid&#61;100&#10;env&#61;&#10;errout&#61;cerr&#10;euid&#61;100&#10;eventq_index&#61;0&#10;executable&#61;eeg.arm&#10;gid&#61;100&#10;input&#61;cin&#10;kvmInSE&#61;false&#10;max_stack_size&#61;67108864&#10;output&#61;cout&#10;pid&#61;100&#10;ppid&#61;99&#10;simpoint&#61;0&#10;system&#61;system&#10;uid&#61;100&#10;useArchPT&#61;false";
}

subgraph cluster_system_cpu0_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu0.fuPool.FUList0 system.cpu0.fuPool.FUList1 system.cpu0.fuPool.FUList2&#10;eventq_index&#61;0";
subgraph cluster_system_cpu0_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu0.fuPool.FUList0.opList";
subgraph cluster_system_cpu0_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu0_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu0.fuPool.FUList1.opList0 system.cpu0.fuPool.FUList1.opList1";
subgraph cluster_system_cpu0_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu0_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu0_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: RdWrPort_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu0.fuPool.FUList2.opList0 system.cpu0.fuPool.FUList2.opList1";
subgraph cluster_system_cpu0_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu0_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu0_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu0.dtb.walker";
subgraph cluster_system_cpu0_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu0_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu0_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu0_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu0.itb.walker";
subgraph cluster_system_cpu0_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu0_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu0_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu0.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu0.itb";
subgraph cluster_system_cpu0_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu0.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu0_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu0_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu0.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu0.dtb";
subgraph cluster_system_cpu0_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu0.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu0_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu0_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu0_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu0_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu0_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu0_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu0_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu0_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu0_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu0_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu0_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu0_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu1 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu1 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu1.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu1.dstage2_mmu&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu1.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu1.istage2_mmu&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu1_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu1_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu1_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu1_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu1_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu1_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu1_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu1.fuPool.FUList0 system.cpu1.fuPool.FUList1 system.cpu1.fuPool.FUList2&#10;eventq_index&#61;0";
subgraph cluster_system_cpu1_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu1.fuPool.FUList0.opList";
subgraph cluster_system_cpu1_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu1_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu1.fuPool.FUList1.opList0 system.cpu1.fuPool.FUList1.opList1";
subgraph cluster_system_cpu1_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu1_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu1_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: RdWrPort_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu1.fuPool.FUList2.opList0 system.cpu1.fuPool.FUList2.opList1";
subgraph cluster_system_cpu1_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu1_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu1_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu1.dtb.walker";
subgraph cluster_system_cpu1_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu1_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu1_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu1_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu1.itb.walker";
subgraph cluster_system_cpu1_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu1_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu1_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu1.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu1.itb";
subgraph cluster_system_cpu1_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu1.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu1_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu1_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu1.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu1.dtb";
subgraph cluster_system_cpu1_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu1.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu1_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu1_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu1_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu1_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu1_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu1_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu1_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu1_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu2 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu2 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu2.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu2.dstage2_mmu&#10;dtb&#61;system.cpu2.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu2.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu2.interrupts&#10;isa&#61;system.cpu2.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu2.istage2_mmu&#10;itb&#61;system.cpu2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu2.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu2_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu2_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu2_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu2_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu2_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu2_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu2_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu2.fuPool.FUList0 system.cpu2.fuPool.FUList1 system.cpu2.fuPool.FUList2&#10;eventq_index&#61;0";
subgraph cluster_system_cpu2_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu2.fuPool.FUList0.opList";
subgraph cluster_system_cpu2_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu2_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu2.fuPool.FUList1.opList0 system.cpu2.fuPool.FUList1.opList1";
subgraph cluster_system_cpu2_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu2_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu2_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: RdWrPort_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu2.fuPool.FUList2.opList0 system.cpu2.fuPool.FUList2.opList1";
subgraph cluster_system_cpu2_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu2_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu2_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu2.dtb.walker";
subgraph cluster_system_cpu2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu2_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu2_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu2_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu2.itb.walker";
subgraph cluster_system_cpu2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu2_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu2_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu2.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu2.itb";
subgraph cluster_system_cpu2_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu2.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu2_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu2_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu2.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu2.dtb";
subgraph cluster_system_cpu2_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu2.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu2_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu2_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu2_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu2_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu2_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu2_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu2_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu2_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu3 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu3 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu3.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu3.dstage2_mmu&#10;dtb&#61;system.cpu3.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu3.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu3.interrupts&#10;isa&#61;system.cpu3.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu3.istage2_mmu&#10;itb&#61;system.cpu3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu3.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu3_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu3_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu3_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu3_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu3_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu3_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu3_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu3.fuPool.FUList0 system.cpu3.fuPool.FUList1 system.cpu3.fuPool.FUList2&#10;eventq_index&#61;0";
subgraph cluster_system_cpu3_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu3.fuPool.FUList0.opList";
subgraph cluster_system_cpu3_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu3_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu3.fuPool.FUList1.opList0 system.cpu3.fuPool.FUList1.opList1";
subgraph cluster_system_cpu3_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu3_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu3_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: RdWrPort_A9";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu3.fuPool.FUList2.opList0 system.cpu3.fuPool.FUList2.opList1";
subgraph cluster_system_cpu3_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu3_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu3_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu3.dtb.walker";
subgraph cluster_system_cpu3_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu3_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu3_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu3_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu3.itb.walker";
subgraph cluster_system_cpu3_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu3_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu3_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu3.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu3.itb";
subgraph cluster_system_cpu3_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu3.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu3_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu3_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu3.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu3.dtb";
subgraph cluster_system_cpu3_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu3.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu3_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu3_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu3_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu3_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu3_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu3_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu3_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu3_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu4 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu4 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu4.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu4.dstage2_mmu&#10;dtb&#61;system.cpu4.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu4.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu4.interrupts&#10;isa&#61;system.cpu4.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu4.istage2_mmu&#10;itb&#61;system.cpu4.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu4.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu4_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu4_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu4_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu4.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu4_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu4_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu4_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu4_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu4.fuPool.FUList0 system.cpu4.fuPool.FUList1 system.cpu4.fuPool.FUList2 system.cpu4.fuPool.FUList3&#10;eventq_index&#61;0";
subgraph cluster_system_cpu4_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.cpu4.fuPool.FUList0.opList";
subgraph cluster_system_cpu4_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu4_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMult_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu4.fuPool.FUList1.opList";
subgraph cluster_system_cpu4_fuPool_FUList1_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu4_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: IntDiv_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu4.fuPool.FUList2.opList";
subgraph cluster_system_cpu4_fuPool_FUList2_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu4_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: RdWrPort_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu4.fuPool.FUList3.opList0 system.cpu4.fuPool.FUList3.opList1";
subgraph cluster_system_cpu4_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu4_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu4_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu4.dtb.walker";
subgraph cluster_system_cpu4_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu4_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu4_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu4_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu4.itb.walker";
subgraph cluster_system_cpu4_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu4_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu4_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu4.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu4.itb";
subgraph cluster_system_cpu4_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu4.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu4_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu4_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu4.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu4.dtb";
subgraph cluster_system_cpu4_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu4.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu4_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu4_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu4.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu4_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu4_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu4_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu4_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu4_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu4_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu5 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu5 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu5.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu5.dstage2_mmu&#10;dtb&#61;system.cpu5.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu5.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu5.interrupts&#10;isa&#61;system.cpu5.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu5.istage2_mmu&#10;itb&#61;system.cpu5.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu5.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu5_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu5_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu5_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu5.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu5_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu5_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu5_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu5_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu5.fuPool.FUList0 system.cpu5.fuPool.FUList1 system.cpu5.fuPool.FUList2 system.cpu5.fuPool.FUList3&#10;eventq_index&#61;0";
subgraph cluster_system_cpu5_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.cpu5.fuPool.FUList0.opList";
subgraph cluster_system_cpu5_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu5_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMult_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu5.fuPool.FUList1.opList";
subgraph cluster_system_cpu5_fuPool_FUList1_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu5_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: IntDiv_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu5.fuPool.FUList2.opList";
subgraph cluster_system_cpu5_fuPool_FUList2_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu5_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: RdWrPort_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu5.fuPool.FUList3.opList0 system.cpu5.fuPool.FUList3.opList1";
subgraph cluster_system_cpu5_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu5_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu5_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu5.dtb.walker";
subgraph cluster_system_cpu5_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu5_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu5_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu5_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu5.itb.walker";
subgraph cluster_system_cpu5_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu5_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu5_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu5.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu5.itb";
subgraph cluster_system_cpu5_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu5.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu5_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu5_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu5.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu5.dtb";
subgraph cluster_system_cpu5_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu5.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu5_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu5_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu5.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu5_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu5_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu5_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu5_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu5_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu5_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu6 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu6 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu6.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu6.dstage2_mmu&#10;dtb&#61;system.cpu6.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu6.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu6.interrupts&#10;isa&#61;system.cpu6.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu6.istage2_mmu&#10;itb&#61;system.cpu6.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu6.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu6_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu6_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu6_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu6.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu6_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu6_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu6_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu6_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu6.fuPool.FUList0 system.cpu6.fuPool.FUList1 system.cpu6.fuPool.FUList2 system.cpu6.fuPool.FUList3&#10;eventq_index&#61;0";
subgraph cluster_system_cpu6_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.cpu6.fuPool.FUList0.opList";
subgraph cluster_system_cpu6_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu6_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMult_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu6.fuPool.FUList1.opList";
subgraph cluster_system_cpu6_fuPool_FUList1_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu6_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: IntDiv_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu6.fuPool.FUList2.opList";
subgraph cluster_system_cpu6_fuPool_FUList2_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu6_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: RdWrPort_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu6.fuPool.FUList3.opList0 system.cpu6.fuPool.FUList3.opList1";
subgraph cluster_system_cpu6_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu6_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu6_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu6.dtb.walker";
subgraph cluster_system_cpu6_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu6_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu6_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu6_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu6.itb.walker";
subgraph cluster_system_cpu6_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu6_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu6_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu6.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu6.itb";
subgraph cluster_system_cpu6_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu6.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu6_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu6_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu6.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu6.dtb";
subgraph cluster_system_cpu6_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu6.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu6_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu6_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu6.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu6_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu6_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu6_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu6_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu6_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu6_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu7 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu7 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu7.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;-1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu7.dstage2_mmu&#10;dtb&#61;system.cpu7.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu7.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu7.interrupts&#10;isa&#61;system.cpu7.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu7.istage2_mmu&#10;itb&#61;system.cpu7.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu7.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload";
system_cpu7_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu7_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu7_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu7.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu7_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu7_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu7_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu7_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: FUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.cpu7.fuPool.FUList0 system.cpu7.fuPool.FUList1 system.cpu7.fuPool.FUList2 system.cpu7.fuPool.FUList3&#10;eventq_index&#61;0";
subgraph cluster_system_cpu7_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.cpu7.fuPool.FUList0.opList";
subgraph cluster_system_cpu7_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu7_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMult_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu7.fuPool.FUList1.opList";
subgraph cluster_system_cpu7_fuPool_FUList1_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu7_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: IntDiv_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu7.fuPool.FUList2.opList";
subgraph cluster_system_cpu7_fuPool_FUList2_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;true";
}

}

subgraph cluster_system_cpu7_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: RdWrPort_A15";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.cpu7.fuPool.FUList3.opList0 system.cpu7.fuPool.FUList3.opList1";
subgraph cluster_system_cpu7_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_cpu7_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

}

subgraph cluster_system_cpu7_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu7.dtb.walker";
subgraph cluster_system_cpu7_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu7_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu7_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu7_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu7.itb.walker";
subgraph cluster_system_cpu7_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu7_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu7_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu7.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu7.itb";
subgraph cluster_system_cpu7_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu7.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu7_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu7_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu7.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu7.dtb";
subgraph cluster_system_cpu7_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu7.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu7_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu7_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu7.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu7_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu7_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu7_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;8192&#10;tag_latency&#61;2";
}

}

subgraph cluster_system_cpu7_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_cpu7_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu7_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

}

}

system_system_port -> system_membus_slave;
system_membus_master -> system_physmem_port;
system_tol2bus_master -> system_l2_cpu_side;
system_l2_mem_side -> system_membus_slave;
system_cpu0_icache_port -> system_cpu0_icache_cpu_side;
system_cpu0_dcache_port -> system_cpu0_dcache_cpu_side;
system_cpu0_dtb_walker_port -> system_tol2bus_slave;
system_cpu0_itb_walker_port -> system_tol2bus_slave;
system_cpu0_icache_mem_side -> system_tol2bus_slave;
system_cpu0_dcache_mem_side -> system_tol2bus_slave;
system_cpu1_icache_port -> system_cpu1_icache_cpu_side;
system_cpu1_dcache_port -> system_cpu1_dcache_cpu_side;
system_cpu1_icache_mem_side -> system_tol2bus_slave;
system_cpu1_dtb_walker_port -> system_tol2bus_slave;
system_cpu1_itb_walker_port -> system_tol2bus_slave;
system_cpu1_dcache_mem_side -> system_tol2bus_slave;
system_cpu2_icache_port -> system_cpu2_icache_cpu_side;
system_cpu2_dcache_port -> system_cpu2_dcache_cpu_side;
system_cpu2_icache_mem_side -> system_tol2bus_slave;
system_cpu2_dtb_walker_port -> system_tol2bus_slave;
system_cpu2_itb_walker_port -> system_tol2bus_slave;
system_cpu2_dcache_mem_side -> system_tol2bus_slave;
system_cpu3_icache_port -> system_cpu3_icache_cpu_side;
system_cpu3_dcache_port -> system_cpu3_dcache_cpu_side;
system_cpu3_icache_mem_side -> system_tol2bus_slave;
system_cpu3_dtb_walker_port -> system_tol2bus_slave;
system_cpu3_itb_walker_port -> system_tol2bus_slave;
system_cpu3_dcache_mem_side -> system_tol2bus_slave;
system_cpu4_icache_port -> system_cpu4_icache_cpu_side;
system_cpu4_dcache_port -> system_cpu4_dcache_cpu_side;
system_cpu4_icache_mem_side -> system_tol2bus_slave;
system_cpu4_dtb_walker_port -> system_tol2bus_slave;
system_cpu4_itb_walker_port -> system_tol2bus_slave;
system_cpu4_dcache_mem_side -> system_tol2bus_slave;
system_cpu5_icache_port -> system_cpu5_icache_cpu_side;
system_cpu5_dcache_port -> system_cpu5_dcache_cpu_side;
system_cpu5_icache_mem_side -> system_tol2bus_slave;
system_cpu5_dtb_walker_port -> system_tol2bus_slave;
system_cpu5_itb_walker_port -> system_tol2bus_slave;
system_cpu5_dcache_mem_side -> system_tol2bus_slave;
system_cpu6_icache_port -> system_cpu6_icache_cpu_side;
system_cpu6_dcache_port -> system_cpu6_dcache_cpu_side;
system_cpu6_icache_mem_side -> system_tol2bus_slave;
system_cpu6_dtb_walker_port -> system_tol2bus_slave;
system_cpu6_itb_walker_port -> system_tol2bus_slave;
system_cpu6_dcache_mem_side -> system_tol2bus_slave;
system_cpu7_icache_port -> system_cpu7_icache_cpu_side;
system_cpu7_dcache_port -> system_cpu7_dcache_cpu_side;
system_cpu7_icache_mem_side -> system_tol2bus_slave;
system_cpu7_dtb_walker_port -> system_tol2bus_slave;
system_cpu7_itb_walker_port -> system_tol2bus_slave;
system_cpu7_dcache_mem_side -> system_tol2bus_slave;
}
