// Seed: 3376450926
module module_0 (
    input  reg id_0,
    output reg id_1
);
  always @(negedge 1'b0) begin
    id_1 <= 1;
    SystemTFIdentifier(1, 1'd0, 1, id_0);
  end
  reg id_2;
  assign id_1 = id_0;
  always @(posedge 1'b0) id_2 <= id_0;
  genvar id_3;
  type_7(
      id_1 && id_1 == (id_1) > id_2, id_1 - 1, 1
  );
endmodule
