

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Wed Nov 15 18:38:10 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.959 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      243|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       30|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       30|      270|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln708_10_fu_78_p2    |     *    |      0|  0|  62|          10|           4|
    |mul_ln708_fu_77_p2       |     *    |      0|  0|  62|          10|           5|
    |acc_1_V_fu_300_p2        |     +    |      0|  0|  18|          14|          14|
    |acc_8_V_fu_310_p2        |     +    |      0|  0|  12|          12|          12|
    |add_ln703_123_fu_290_p2  |     +    |      0|  0|  11|          11|           9|
    |add_ln703_fu_284_p2      |     +    |      0|  0|  18|          14|          14|
    |sub_ln1118_80_fu_162_p2  |     -    |      0|  0|  14|          14|          14|
    |sub_ln1118_81_fu_226_p2  |     -    |      0|  0|  17|          17|          17|
    |sub_ln1118_fu_152_p2     |     -    |      0|  0|  13|           1|          13|
    |sub_ln708_fu_190_p2      |     -    |      0|  0|  14|          14|          14|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 243|         118|         117|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   12|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   29|         58|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  12|   0|   16|          4|
    +------------------+----+----+-----+-----------+
    |Total             |  30|   0|   34|          4|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_done      | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|p_read       |  in |   10|   ap_none  |                                   p_read                                   |    scalar    |
|p_read1      |  in |   10|   ap_none  |                                   p_read1                                  |    scalar    |
|p_read2      |  in |   10|   ap_none  |                                   p_read2                                  |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read25 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read2)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 2 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read14 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read1)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_60 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 4 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 5 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str13, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i10 %p_read_60 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_read_60, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %shl_ln to i13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.52ns)   --->   "%sub_ln1118 = sub i13 0, %zext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i13 %sub_ln1118 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.54ns)   --->   "%sub_ln1118_80 = sub i14 %sext_ln1118, %zext_ln1118_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'sub' 'sub_ln1118_80' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_261 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %sub_ln1118_80, i32 4, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i10 %tmp_261 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln2 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_read_60, i4 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.55ns)   --->   "%sub_ln708 = sub i14 %shl_ln2, %zext_ln1118_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'sub' 'sub_ln708' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %sub_ln708, i32 4, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln708_743_cast = zext i10 %tmp to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'zext' 'trunc_ln708_743_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i10 %p_read14 to i17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %p_read14, i6 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i16 %tmp_s to i17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "%sub_ln1118_81 = sub i17 %zext_ln1118_15, %zext_ln1118_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sub' 'sub_ln1118_81' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_262 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %sub_ln1118_81, i32 4, i32 16)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i13 %tmp_262 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'sext' 'sext_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %p_read14 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%mul_ln708 = mul i15 %zext_ln1118_1, 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %mul_ln708, i32 4, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_753_cast = zext i11 %tmp_1 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'trunc_ln708_753_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i10 %p_read25 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%mul_ln708_10 = mul i14 %zext_ln708, 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'mul' 'mul_ln708_10' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %mul_ln708_10, i32 4, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %tmp_2 to i11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 32 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i14 %sext_ln1118_75, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 33 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.54ns)   --->   "%add_ln703_123 = add i11 %zext_ln703, 384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 34 'add' 'add_ln703_123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln703_28 = zext i11 %add_ln703_123 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'zext' 'zext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i14 %add_ln703, %zext_ln703_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'acc_1_V' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %acc_1_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.53ns)   --->   "%acc_8_V = add i12 %trunc_ln708_743_cast, %trunc_ln708_753_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'add' 'acc_8_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln703_29 = zext i12 %acc_8_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 39 'zext' 'zext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret = insertvalue { i16, i16 } undef, i16 %sext_ln703, 0" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 40 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i16, i16 } %newret, i16 %zext_ln703_29, 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 41 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "ret { i16, i16 } %newret2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25               (read             ) [ 00]
p_read14               (read             ) [ 00]
p_read_60              (read             ) [ 00]
specpipeline_ln26      (specpipeline     ) [ 00]
specresourcelimit_ln33 (specresourcelimit) [ 00]
zext_ln1118_14         (zext             ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
zext_ln1118            (zext             ) [ 00]
sub_ln1118             (sub              ) [ 00]
sext_ln1118            (sext             ) [ 00]
sub_ln1118_80          (sub              ) [ 00]
tmp_261                (partselect       ) [ 00]
sext_ln708             (sext             ) [ 00]
shl_ln2                (bitconcatenate   ) [ 00]
sub_ln708              (sub              ) [ 00]
tmp                    (partselect       ) [ 00]
trunc_ln708_743_cast   (zext             ) [ 00]
zext_ln1118_15         (zext             ) [ 00]
tmp_s                  (bitconcatenate   ) [ 00]
zext_ln1118_16         (zext             ) [ 00]
sub_ln1118_81          (sub              ) [ 00]
tmp_262                (partselect       ) [ 00]
sext_ln1118_75         (sext             ) [ 00]
zext_ln1118_1          (zext             ) [ 00]
mul_ln708              (mul              ) [ 00]
tmp_1                  (partselect       ) [ 00]
trunc_ln708_753_cast   (zext             ) [ 00]
zext_ln708             (zext             ) [ 00]
mul_ln708_10           (mul              ) [ 00]
tmp_2                  (partselect       ) [ 00]
zext_ln703             (zext             ) [ 00]
add_ln703              (add              ) [ 00]
add_ln703_123          (add              ) [ 00]
zext_ln703_28          (zext             ) [ 00]
acc_1_V                (add              ) [ 00]
sext_ln703             (sext             ) [ 00]
acc_8_V                (add              ) [ 00]
zext_ln703_29          (zext             ) [ 00]
newret                 (insertvalue      ) [ 00]
newret2                (insertvalue      ) [ 00]
ret_ln58               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read25_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read14_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_60_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="0"/>
<pin id="73" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_60/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="mul_ln708_fu_77">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mul_ln708_10_fu_78">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_10/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln1118_14_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln1118_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sub_ln1118_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln1118_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="13" slack="0"/>
<pin id="160" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln1118_80_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_80/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_261_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="14" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_261/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln708_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="shl_ln2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sub_ln708_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="14" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="5" slack="0"/>
<pin id="201" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln708_743_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln708_743_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln1118_15_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln1118_16_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_16/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln1118_81_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_81/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_262_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="17" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_262/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1118_75_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_75/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln1118_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="15" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="0" index="3" bw="5" slack="0"/>
<pin id="256" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln708_753_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln708_753_cast/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln708_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="14" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="5" slack="0"/>
<pin id="275" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln703_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln703_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln703_123_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_123/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln703_28_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_28/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="acc_1_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln703_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="acc_8_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="0"/>
<pin id="313" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_8_V/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln703_29_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_29/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="newret_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="14" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="newret2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="139"><net_src comp="70" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="70" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="136" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="70" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="136" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="196" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="64" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="64" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="210" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="232" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="64" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="77" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="58" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="78" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="270" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="242" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="178" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="280" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="284" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="206" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="261" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="306" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="316" pin="1"/><net_sink comp="326" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 : p_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 : p_read1 | {1 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 : p_read2 | {1 }
  - Chain level:
	State 1
		zext_ln1118 : 1
		sub_ln1118 : 2
		sext_ln1118 : 3
		sub_ln1118_80 : 4
		tmp_261 : 5
		sext_ln708 : 6
		sub_ln708 : 1
		tmp : 2
		trunc_ln708_743_cast : 3
		zext_ln1118_16 : 1
		sub_ln1118_81 : 2
		tmp_262 : 3
		sext_ln1118_75 : 4
		mul_ln708 : 1
		tmp_1 : 2
		trunc_ln708_753_cast : 3
		mul_ln708_10 : 1
		tmp_2 : 2
		zext_ln703 : 3
		add_ln703 : 7
		add_ln703_123 : 4
		zext_ln703_28 : 5
		acc_1_V : 8
		sext_ln703 : 9
		acc_8_V : 4
		zext_ln703_29 : 5
		newret : 10
		newret2 : 11
		ret_ln58 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln708_fu_77       |    0    |    0    |    62   |
|          |      mul_ln708_10_fu_78     |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln703_fu_284      |    0    |    0    |    18   |
|    add   |     add_ln703_123_fu_290    |    0    |    0    |    10   |
|          |        acc_1_V_fu_300       |    0    |    0    |    18   |
|          |        acc_8_V_fu_310       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1118_fu_152      |    0    |    0    |    12   |
|    sub   |     sub_ln1118_80_fu_162    |    0    |    0    |    13   |
|          |       sub_ln708_fu_190      |    0    |    0    |    14   |
|          |     sub_ln1118_81_fu_226    |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_read25_read_fu_58     |    0    |    0    |    0    |
|   read   |     p_read14_read_fu_64     |    0    |    0    |    0    |
|          |     p_read_60_read_fu_70    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln1118_14_fu_136    |    0    |    0    |    0    |
|          |      zext_ln1118_fu_148     |    0    |    0    |    0    |
|          | trunc_ln708_743_cast_fu_206 |    0    |    0    |    0    |
|          |    zext_ln1118_15_fu_210    |    0    |    0    |    0    |
|          |    zext_ln1118_16_fu_222    |    0    |    0    |    0    |
|   zext   |     zext_ln1118_1_fu_246    |    0    |    0    |    0    |
|          | trunc_ln708_753_cast_fu_261 |    0    |    0    |    0    |
|          |      zext_ln708_fu_265      |    0    |    0    |    0    |
|          |      zext_ln703_fu_280      |    0    |    0    |    0    |
|          |     zext_ln703_28_fu_296    |    0    |    0    |    0    |
|          |     zext_ln703_29_fu_316    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_140        |    0    |    0    |    0    |
|bitconcatenate|        shl_ln2_fu_182       |    0    |    0    |    0    |
|          |         tmp_s_fu_214        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_158     |    0    |    0    |    0    |
|   sext   |      sext_ln708_fu_178      |    0    |    0    |    0    |
|          |    sext_ln1118_75_fu_242    |    0    |    0    |    0    |
|          |      sext_ln703_fu_306      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_261_fu_168       |    0    |    0    |    0    |
|          |          tmp_fu_196         |    0    |    0    |    0    |
|partselect|        tmp_262_fu_232       |    0    |    0    |    0    |
|          |         tmp_1_fu_251        |    0    |    0    |    0    |
|          |         tmp_2_fu_270        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|insertvalue|        newret_fu_320        |    0    |    0    |    0    |
|          |        newret2_fu_326       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   236   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   236  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   236  |
+-----------+--------+--------+--------+
