

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_627_1'
================================================================
* Date:           Tue Feb  8 11:02:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_627_1  |        2|        2|         2|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     169|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      71|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      71|     205|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln627_fu_156_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln630_1_fu_139_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln630_fu_133_p2    |         +|   0|  0|  13|           6|           6|
    |icmp_ln627_fu_113_p2   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln629_fu_123_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln630_fu_150_p2   |      icmp|   0|  0|   8|           2|           1|
    |num_res_1_fu_173_p3    |    select|   0|  0|  32|           1|           1|
    |num_res_2_5_fu_180_p3  |    select|   0|  0|  32|           1|          32|
    |num_res_2_6_fu_187_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 169|          54|         115|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_24    |   9|          2|    2|          4|
    |i_fu_48                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   2|   0|    2|          0|
    |icmp_ln629_reg_236       |   1|   0|    1|          0|
    |icmp_ln630_reg_246       |   1|   0|    1|          0|
    |num_res_2_3_fu_56        |  32|   0|   32|          0|
    |num_res_2_fu_52          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  71|   0|   71|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|sub_i1                   |   in|   32|     ap_none|                                 sub_i1|        scalar|
|this_p_read_cast         |   in|    6|     ap_none|                       this_p_read_cast|        scalar|
|sub_ln643                |   in|    6|     ap_none|                              sub_ln643|        scalar|
|this_1_address0          |  out|    6|   ap_memory|                                 this_1|         array|
|this_1_ce0               |  out|    1|   ap_memory|                                 this_1|         array|
|this_1_q0                |   in|   32|   ap_memory|                                 this_1|         array|
|num_res_1_02_out         |  out|   32|      ap_vld|                       num_res_1_02_out|       pointer|
|num_res_1_02_out_ap_vld  |  out|    1|      ap_vld|                       num_res_1_02_out|       pointer|
|num_res_2_01_out         |  out|   32|      ap_vld|                       num_res_2_01_out|       pointer|
|num_res_2_01_out_ap_vld  |  out|    1|      ap_vld|                       num_res_2_01_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------+--------------+

