{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_spi_receiver_0_0",
    "cell_name": "spi_receiver_0",
    "component_reference": "xilinx.com:module_ref:spi_receiver:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../OpenZynqSDR_HW.gen/sources_1/bd/design_1/ip/design_1_spi_receiver_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_spi_receiver_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../OpenZynqSDR_HW.gen/sources_1/bd/design_1/ip/design_1_spi_receiver_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "spi_clk": [ { "direction": "in" } ],
        "mosi": [ { "direction": "in" } ],
        "csn_i": [ { "direction": "in" } ],
        "csn_o": [ { "direction": "out" } ],
        "resn_i": [ { "direction": "in" } ],
        "clk_main": [ { "direction": "in" } ],
        "data_ready": [ { "direction": "out" } ],
        "command": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "data": [ { "direction": "out", "size_left": "35", "size_right": "0" } ]
      },
      "interfaces": {
        "spi_s": {
          "vlnv": "xilinx.com:interface:spi:1.0",
          "abstraction_type": "xilinx.com:interface:spi_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "SS_I": [ { "physical_name": "csn_o" } ],
            "SS_O": [ { "physical_name": "csn_i" } ],
            "SCK_O": [ { "physical_name": "spi_clk" } ],
            "IO0_O": [ { "physical_name": "mosi" } ]
          }
        }
      }
    }
  }
}