Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov  7 16:22:33 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_lookback_timing_summary_routed.rpt -pb audio_lookback_timing_summary_routed.pb -rpx audio_lookback_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_lookback
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: I2S_ADCLRC (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: i_rxc (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 385 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.238        0.000                      0                28086        0.052        0.000                      0                28032        3.146        0.000                       0                 12320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
I2S_BCLK                    {0.000 40.000}       80.000          12.500          
clk                         {0.000 10.000}       20.000          50.000          
  clkfbout_PLLA             {0.000 10.000}       20.000          50.000          
  clkout0_PLLA              {0.000 41.667}       83.333          12.000          
  clkout2_PLLA              {0.000 5.000}        10.000          100.000         
instance_name/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0        {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_0        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
I2S_BCLK                         36.803        0.000                      0                21834        0.052        0.000                      0                21834       39.146        0.000                       0                  9688  
clk                              13.757        0.000                      0                  754        0.109        0.000                      0                  754        7.000        0.000                       0                   481  
  clkfbout_PLLA                                                                                                                                                              18.408        0.000                       0                     3  
  clkout0_PLLA                                                                                                                                                               81.741        0.000                       0                     2  
  clkout2_PLLA                    6.261        0.000                      0                    9        0.274        0.000                      0                    9        4.500        0.000                       0                    18  
instance_name/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              1.238        0.000                      0                 3821        0.057        0.000                      0                 3821        3.146        0.000                       0                  2122  
  clk_out2_clk_wiz_0                                                                                                                                                         18.408        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                 I2S_BCLK                 10.226        0.000                      0                  348        0.119        0.000                      0                  348  
I2S_BCLK            clk                      16.541        0.000                      0                   18        0.608        0.000                      0                   18  
clk_out1_clk_wiz_0  clk                       6.932        0.000                      0                   15                                                                        
clk                 clkout2_PLLA              7.387        0.000                      0                    7        0.150        0.000                      0                    7  
                    clk_out1_clk_wiz_0      998.777        0.000                      0                   12                                                                        
clk                 clk_out1_clk_wiz_0       18.964        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk                 clk                      15.339        0.000                      0                   83        0.653        0.000                      0                   83  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.481        0.000                      0                 1394        0.186        0.000                      0                 1394  
**default**         clk_out1_clk_wiz_0                            6.777        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  I2S_BCLK
  To Clock:  I2S_BCLK

Setup :            0  Failing Endpoints,  Worst Slack       36.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.803ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dacdat_reg/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.876ns (28.371%)  route 2.212ns (71.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 r  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.529     8.164    i2s_tx/daclrc_nege
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.253     8.417 r  i2s_tx/dacdat_i_4/O
                         net (fo=1, routed)           0.683     9.099    i2s_tx/dacdat_i_4_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.275     9.374 r  i2s_tx/dacdat_i_2/O
                         net (fo=1, routed)           0.000     9.374    i2s_tx/dacdat_i_2_n_0
    SLICE_X60Y61         FDCE                                         r  i2s_tx/dacdat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.285    45.587    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y61         FDCE                                         r  i2s_tx/dacdat_reg/C  (IS_INVERTED)
                         clock pessimism              0.591    46.179    
                         clock uncertainty           -0.035    46.144    
    SLICE_X60Y61         FDCE (Setup_fdce_C_D)        0.034    46.178    i2s_tx/dacdat_reg
  -------------------------------------------------------------------
                         required time                         46.178    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 36.803    

Slack (MET) :             36.892ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.868ns (28.909%)  route 2.135ns (71.091%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 45.589 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 r  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.399     8.034    i2s_tx/daclrc_nege
    SLICE_X60Y57         LUT2 (Prop_lut2_I0_O)        0.253     8.287 r  i2s_tx/bit_cnt[5]_i_3/O
                         net (fo=1, routed)           0.735     9.022    i2s_tx/bit_cnt[5]_i_3_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I4_O)        0.267     9.289 r  i2s_tx/bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.289    i2s_tx/bit_cnt[5]_i_1_n_0
    SLICE_X61Y59         FDCE                                         r  i2s_tx/bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.287    45.589    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X61Y59         FDCE                                         r  i2s_tx/bit_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.181    
                         clock uncertainty           -0.035    46.146    
    SLICE_X61Y59         FDCE (Setup_fdce_C_D)        0.036    46.182    i2s_tx/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         46.182    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 36.892    

Slack (MET) :             37.198ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.692ns (25.685%)  route 2.002ns (74.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 f  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.529     8.164    i2s_tx/daclrc_nege
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.239     8.403 r  i2s_tx/bit_cnt[3]_i_2/O
                         net (fo=2, routed)           0.474     8.876    i2s_tx/bit_cnt[3]_i_2_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I0_O)        0.105     8.981 r  i2s_tx/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.981    i2s_tx/bit_cnt[2]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.286    45.588    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.180    
                         clock uncertainty           -0.035    46.145    
    SLICE_X60Y60         FDCE (Setup_fdce_C_D)        0.034    46.179    i2s_tx/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         46.179    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 37.198    

Slack (MET) :             37.207ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.692ns (25.758%)  route 1.995ns (74.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 f  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.529     8.164    i2s_tx/daclrc_nege
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.239     8.403 r  i2s_tx/bit_cnt[3]_i_2/O
                         net (fo=2, routed)           0.466     8.868    i2s_tx/bit_cnt[3]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     8.973 r  i2s_tx/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.973    i2s_tx/bit_cnt[3]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.286    45.588    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.180    
                         clock uncertainty           -0.035    46.145    
    SLICE_X60Y60         FDCE (Setup_fdce_C_D)        0.036    46.181    i2s_tx/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.181    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 37.207    

Slack (MET) :             37.658ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.587ns (26.281%)  route 1.647ns (73.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 f  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.647     8.281    i2s_tx/daclrc_nege
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.239     8.520 r  i2s_tx/bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.520    i2s_tx/bit_cnt[4]_i_1_n_0
    SLICE_X61Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.286    45.588    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.180    
                         clock uncertainty           -0.035    46.145    
    SLICE_X61Y60         FDCE (Setup_fdce_C_D)        0.034    46.179    i2s_tx/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         46.179    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 37.658    

Slack (MET) :             37.809ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.587ns (28.134%)  route 1.499ns (71.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 45.589 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 r  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.499     8.134    i2s_tx/daclrc_nege
    SLICE_X61Y59         LUT6 (Prop_lut6_I4_O)        0.239     8.373 r  i2s_tx/bit_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     8.373    i2s_tx/bit_cnt[7]_i_2_n_0
    SLICE_X61Y59         FDCE                                         r  i2s_tx/bit_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.287    45.589    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X61Y59         FDCE                                         r  i2s_tx/bit_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.181    
                         clock uncertainty           -0.035    46.146    
    SLICE_X61Y59         FDCE (Setup_fdce_C_D)        0.037    46.183    i2s_tx/bit_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.183    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                 37.809    

Slack (MET) :             37.844ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.587ns (28.625%)  route 1.464ns (71.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 f  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.464     8.098    i2s_tx/daclrc_nege
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.239     8.337 r  i2s_tx/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.337    i2s_tx/bit_cnt[1]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.286    45.588    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.180    
                         clock uncertainty           -0.035    46.145    
    SLICE_X60Y60         FDCE (Setup_fdce_C_D)        0.037    46.182    i2s_tx/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.182    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                 37.844    

Slack (MET) :             37.908ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/FSM_onehot_state_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.587ns (29.556%)  route 1.399ns (70.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 45.590 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 f  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.399     8.034    i2s_tx/daclrc_nege
    SLICE_X60Y57         LUT5 (Prop_lut5_I3_O)        0.239     8.273 r  i2s_tx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.273    i2s_tx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y57         FDPE                                         r  i2s_tx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.288    45.590    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y57         FDPE                                         r  i2s_tx/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.182    
                         clock uncertainty           -0.035    46.147    
    SLICE_X60Y57         FDPE (Setup_fdpe_C_D)        0.034    46.181    i2s_tx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         46.181    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 37.908    

Slack (MET) :             38.065ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_pose_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.484ns (28.345%)  route 1.224ns (71.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.721ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.444     6.338    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y58         FDCE                                         r  i2s_tx/daclrc_pose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.379     6.717 r  i2s_tx/daclrc_pose_reg/Q
                         net (fo=3, routed)           0.677     7.394    i2s_tx/daclrc_pose
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.105     7.499 r  i2s_tx/bit_cnt[7]_i_1/O
                         net (fo=8, routed)           0.547     8.045    i2s_tx/bit_cnt
    SLICE_X61Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.286    45.588    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.721    46.310    
                         clock uncertainty           -0.035    46.274    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.164    46.110    i2s_tx/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         46.110    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 38.065    

Slack (MET) :             38.080ns  (required time - arrival time)
  Source:                 i2s_tx/daclrc_nege_reg/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/bit_cnt_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I2S_BCLK fall@40.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.587ns (32.371%)  route 1.226ns (67.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.393     6.287    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y42         FDCE                                         r  i2s_tx/daclrc_nege_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.348     6.635 f  i2s_tx/daclrc_nege_reg/Q
                         net (fo=17, routed)          1.226     7.861    i2s_tx/daclrc_nege
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.239     8.100 r  i2s_tx/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.100    i2s_tx/bit_cnt[0]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK fall edge)
                                                     40.000    40.000 f  
    M18                                               0.000    40.000 f  I2S_BCLK (IN)
                         net (fo=0)                   0.000    40.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    41.408 f  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    44.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    44.302 f  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.286    45.588    i2s_tx/I2S_BCLK_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  i2s_tx/bit_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.591    46.180    
                         clock uncertainty           -0.035    46.145    
    SLICE_X60Y60         FDCE (Setup_fdce_C_D)        0.036    46.181    i2s_tx/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         46.181    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 38.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[40][6]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[50][6]_srl10_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_161/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.335%)  route 0.109ns (43.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.608     2.547    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/I2S_BCLK_IBUF_BUFG
    SLICE_X99Y36         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[40][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y36         FDCE (Prop_fdce_C_Q)         0.141     2.688 r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[40][6]/Q
                         net (fo=2, routed)           0.109     2.797    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[40][15]_0[6]
    SLICE_X100Y36        SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[50][6]_srl10_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_161/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.876     3.286    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/I2S_BCLK_IBUF_BUFG
    SLICE_X100Y36        SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[50][6]_srl10_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_161/CLK
                         clock pessimism             -0.724     2.562    
    SLICE_X100Y36        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.745    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[50][6]_srl10_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_161
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[52][4]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[64][4]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.582     2.521    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/I2S_BCLK_IBUF_BUFG
    SLICE_X81Y16         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[52][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDCE (Prop_fdce_C_Q)         0.141     2.662 r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[52][4]/Q
                         net (fo=2, routed)           0.129     2.790    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[52][15]_0[4]
    SLICE_X82Y16         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[64][4]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.849     3.259    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/I2S_BCLK_IBUF_BUFG
    SLICE_X82Y16         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[64][4]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163/CLK
                         clock pessimism             -0.704     2.555    
    SLICE_X82Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.738    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[64][4]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[44][10]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[48][10]_srl4_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_218/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.743%)  route 0.112ns (44.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.587     2.526    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/I2S_BCLK_IBUF_BUFG
    SLICE_X84Y46         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[44][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDCE (Prop_fdce_C_Q)         0.141     2.667 r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[44][10]/Q
                         net (fo=2, routed)           0.112     2.779    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/D[10]
    SLICE_X82Y46         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[48][10]_srl4_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_218/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.856     3.266    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/I2S_BCLK_IBUF_BUFG
    SLICE_X82Y46         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[48][10]_srl4_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_218/CLK
                         clock pessimism             -0.724     2.542    
    SLICE_X82Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.725    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[48][10]_srl4_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_218
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[52][8]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[64][8]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.609     2.548    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/I2S_BCLK_IBUF_BUFG
    SLICE_X95Y39         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[52][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDCE (Prop_fdce_C_Q)         0.141     2.689 r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[52][8]/Q
                         net (fo=2, routed)           0.117     2.806    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[52][15]_0[8]
    SLICE_X94Y39         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[64][8]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.879     3.289    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/I2S_BCLK_IBUF_BUFG
    SLICE_X94Y39         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[64][8]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163/CLK
                         clock pessimism             -0.728     2.561    
    SLICE_X94Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.744    i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[64][8]_srl12_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_163
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[32][7]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[42][7]_srl10_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_224/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.585     2.524    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/I2S_BCLK_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[32][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDCE (Prop_fdce_C_Q)         0.141     2.665 r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[32][7]/Q
                         net (fo=2, routed)           0.122     2.787    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[32][15]_0[7]
    SLICE_X86Y55         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[42][7]_srl10_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_224/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.855     3.265    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/I2S_BCLK_IBUF_BUFG
    SLICE_X86Y55         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[42][7]_srl10_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_224/CLK
                         clock pessimism             -0.725     2.540    
    SLICE_X86Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.723    i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[42][7]_srl10_i2s_tx_effects_select_test_reverb_module_3_comb_module_11_delay_line_right_reg_c_224
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_1/data_inreg_reg[44][10]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/data_inreg_reg[45][10]/D
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (36.001%)  route 0.228ns (63.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.556     2.495    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_1/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y5          FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_1/data_inreg_reg[44][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.128     2.623 r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_1/data_inreg_reg[44][10]/Q
                         net (fo=2, routed)           0.228     2.850    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/data_inreg_reg[44]_52[10]
    SLICE_X47Y6          FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/data_inreg_reg[45][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.827     3.237    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/I2S_BCLK_IBUF_BUFG
    SLICE_X47Y6          FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/data_inreg_reg[45][10]/C
                         clock pessimism             -0.475     2.761    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.018     2.779    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/data_inreg_reg[45][10]
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_3/fir_module_reverb_left/data_inreg_reg[16][10]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_1/comb_module_1/delay_line_left_reg[18][10]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.609     2.548    i2s_tx/effects_select_test/reverb_module_3/fir_module_reverb_left/I2S_BCLK_IBUF_BUFG
    SLICE_X95Y10         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_3/fir_module_reverb_left/data_inreg_reg[16][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y10         FDCE (Prop_fdce_C_Q)         0.141     2.689 r  i2s_tx/effects_select_test/reverb_module_3/fir_module_reverb_left/data_inreg_reg[16][10]/Q
                         net (fo=2, routed)           0.067     2.755    i2s_tx/effects_select_test/reverb_module_1/comb_module_1/delay_line_left_reg[19][15]_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_154_1[10]
    SLICE_X94Y10         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_1/delay_line_left_reg[18][10]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.879     3.289    i2s_tx/effects_select_test/reverb_module_1/comb_module_1/I2S_BCLK_IBUF_BUFG
    SLICE_X94Y10         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_1/delay_line_left_reg[18][10]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153/CLK
                         clock pessimism             -0.728     2.561    
    SLICE_X94Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.678    i2s_tx/effects_select_test/reverb_module_1/comb_module_1/delay_line_left_reg[18][10]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[20][4]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[22][4]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.608     2.547    i2s_tx/effects_select_test/reverb_module_1/comb_module_2/I2S_BCLK_IBUF_BUFG
    SLICE_X95Y37         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[20][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y37         FDCE (Prop_fdce_C_Q)         0.141     2.688 r  i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[20][4]/Q
                         net (fo=3, routed)           0.067     2.755    i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[20]_183[4]
    SLICE_X94Y37         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[22][4]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.877     3.287    i2s_tx/effects_select_test/reverb_module_1/comb_module_2/I2S_BCLK_IBUF_BUFG
    SLICE_X94Y37         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[22][4]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153/CLK
                         clock pessimism             -0.727     2.560    
    SLICE_X94Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.677    i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[22][4]_srl2_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_153
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[26][5]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[31][5]_srl5_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_156/D
                            (rising edge-triggered cell SRL16E clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.579     2.518    i2s_tx/effects_select_test/reverb_module_1/comb_module_3/I2S_BCLK_IBUF_BUFG
    SLICE_X83Y19         FDCE                                         r  i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[26][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y19         FDCE (Prop_fdce_C_Q)         0.141     2.659 r  i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[26][5]/Q
                         net (fo=3, routed)           0.067     2.726    i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[26]_360[5]
    SLICE_X82Y19         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[31][5]_srl5_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_156/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.846     3.256    i2s_tx/effects_select_test/reverb_module_1/comb_module_3/I2S_BCLK_IBUF_BUFG
    SLICE_X82Y19         SRL16E                                       r  i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[31][5]_srl5_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_156/CLK
                         clock pessimism             -0.725     2.531    
    SLICE_X82Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.648    i2s_tx/effects_select_test/reverb_module_1/comb_module_3/delay_line_left_reg[31][5]_srl5_i2s_tx_effects_select_test_reverb_module_1_comb_module_4_delay_line_left_reg_c_156
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/add_reg_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/mout_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.365%)  route 0.258ns (64.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.559     2.498    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/I2S_BCLK_IBUF_BUFG
    SLICE_X47Y8          FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/add_reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141     2.639 r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/add_reg_reg[4][6]/Q
                         net (fo=1, routed)           0.258     2.896    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/add_reg_reg[4]_396[6]
    SLICE_X53Y8          FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/mout_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.822     3.232    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/I2S_BCLK_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/mout_reg[4][6]/C
                         clock pessimism             -0.475     2.756    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.057     2.813    i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_left_test_4/mout_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_BCLK
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { I2S_BCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         80.000      77.611     RAMB36_X5Y2    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         80.000      77.611     RAMB36_X5Y2    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         80.000      77.611     RAMB36_X5Y3    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         80.000      77.611     RAMB36_X5Y3    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         80.000      77.611     RAMB36_X4Y4    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         80.000      77.611     RAMB36_X4Y4    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         80.000      77.611     RAMB36_X4Y5    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         80.000      77.611     RAMB36_X4Y5    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         80.000      77.611     RAMB36_X5Y0    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         80.000      77.611     RAMB36_X5Y0    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y23   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][0]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y25   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][10]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y25   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][14]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y25   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][15]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y23   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][2]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y23   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][3]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X108Y44  i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_right_reg[20][0]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X108Y44  i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_right_reg[20][1]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X108Y44  i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_right_reg[20][2]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X104Y46  i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_right_reg[20][6]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y23   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][0]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X86Y29   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][11]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X86Y29   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][13]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y22   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][1]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y23   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][2]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y23   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][3]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y22   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][4]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y22   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][5]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X90Y22   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][6]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         40.000      39.146     SLICE_X86Y29   i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[20][7]_srl21_i2s_tx_effects_select_test_reverb_module_1_allcross_iir_module_1_data_out_delay_left_reg_c_184/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.757ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 3.439ns (55.366%)  route 2.772ns (44.634%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.758 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.023 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    11.023    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1_n_6
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                 13.757    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 3.434ns (55.330%)  route 2.772ns (44.670%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.758 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.018 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    11.018    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1_n_4
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 13.762    

Slack (MET) :             13.822ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.374ns (54.894%)  route 2.772ns (45.106%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.758 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.958 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    10.958    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1_n_5
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                 13.822    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 3.355ns (54.754%)  route 2.772ns (45.246%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.758 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.939 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    10.939    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]_i_1__1_n_7
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 3.341ns (54.650%)  route 2.772ns (45.350%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.925 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.925    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_6
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.860ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 3.336ns (54.613%)  route 2.772ns (45.387%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.920 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    10.920    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_4
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 13.860    

Slack (MET) :             13.920ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 3.276ns (54.163%)  route 2.772ns (45.837%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.860 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    10.860    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_5
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 13.920    

Slack (MET) :             13.939ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 3.257ns (54.019%)  route 2.772ns (45.981%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 24.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.660 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.660    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.841 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    10.841    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]_i_1__1_n_7
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.273    24.415    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]/C
                         clock pessimism              0.342    24.756    
                         clock uncertainty           -0.035    24.721    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.059    24.780    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 13.939    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 3.243ns (53.912%)  route 2.772ns (46.088%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 24.413 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.827 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.827    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_6
    SLICE_X56Y76         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.271    24.413    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y76         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[5]/C
                         clock pessimism              0.342    24.754    
                         clock uncertainty           -0.035    24.719    
    SLICE_X56Y76         FDCE (Setup_fdce_C_D)        0.059    24.778    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.778    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                 13.951    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 3.238ns (53.873%)  route 2.772ns (46.127%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 24.413 - 20.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.424     4.811    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X55Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.379     5.190 f  AXIS_BUF_2CLK_8X2048_U0/r_len_reg[2]/Q
                         net (fo=2, routed)           0.657     5.848    AXIS_BUF_2CLK_8X2048_U0/r_len[2]
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.953 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     5.953    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_34_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.397 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.397    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_27_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.497 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.497    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_22_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.597 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.597    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_14_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.854 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.972     7.826    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden3[14]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.245     8.071 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13/O
                         net (fo=1, routed)           0.000     8.071    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_13_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.511 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.511    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_9_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.701 f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_3/CO[2]
                         net (fo=19, routed)          1.143     9.844    AXIS_BUF_2CLK_8X2048_U0/r_fifo_data_rden2
    SLICE_X56Y75         LUT2 (Prop_lut2_I1_O)        0.261    10.105 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    10.105    AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_7_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.562 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.562    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]_i_2__1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.822 r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    10.822    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[4]_i_1__1_n_4
    SLICE_X56Y76         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.271    24.413    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y76         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[7]/C
                         clock pessimism              0.342    24.754    
                         clock uncertainty           -0.035    24.719    
    SLICE_X56Y76         FDCE (Setup_fdce_C_D)        0.059    24.778    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.778    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 13.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/rddata_tmp_latch_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.083%)  route 0.259ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.554     1.520    i2s_rx/adc_fifo/clk
    SLICE_X53Y35         FDCE                                         r  i2s_rx/adc_fifo/rddata_tmp_latch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.128     1.648 r  i2s_rx/adc_fifo/rddata_tmp_latch_reg[26]/Q
                         net (fo=2, routed)           0.259     1.907    adcfifo_readdata[26]
    SLICE_X47Y35         FDCE                                         r  ro_dac_1_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.824     2.038    clk_IBUF_BUFG
    SLICE_X47Y35         FDCE                                         r  ro_dac_1_data_reg[10]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X47Y35         FDCE (Hold_fdce_C_D)         0.013     1.798    ro_dac_1_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/rddata_tmp_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.334%)  route 0.268ns (67.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.554     1.520    i2s_rx/adc_fifo/clk
    SLICE_X53Y35         FDCE                                         r  i2s_rx/adc_fifo/rddata_tmp_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.128     1.648 r  i2s_rx/adc_fifo/rddata_tmp_latch_reg[25]/Q
                         net (fo=2, routed)           0.268     1.916    adcfifo_readdata[25]
    SLICE_X45Y35         FDCE                                         r  ro_dac_1_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.824     2.038    clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  ro_dac_1_data_reg[9]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X45Y35         FDCE (Hold_fdce_C_D)         0.018     1.803    ro_dac_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.571     1.537    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.733    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X83Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.837     2.051    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.514     1.537    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.075     1.612    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.571     1.537    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.733    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.837     2.051    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.514     1.537    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.075     1.612    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.570     1.536    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.732    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X61Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.837     2.051    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.515     1.536    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.075     1.611    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.573     1.539    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y77         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.735    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X81Y77         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.839     2.053    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y77         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.514     1.539    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.075     1.614    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.571     1.537    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058     1.736    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.837     2.051    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.514     1.537    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.076     1.613    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.571     1.537    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.061     1.738    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.837     2.051    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.514     1.537    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.078     1.615    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.571     1.537    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.733    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.837     2.051    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.514     1.537    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.071     1.608    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.783%)  route 0.219ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.569     1.535    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.219     1.918    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X3Y32         RAMB18E1                                     r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.877     2.091    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y32         RAMB18E1                                     r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.609    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.792    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y32     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y33     AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y14     i2s_rx/adc_fifo/dpram_inst/use_bram.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y15     i2s_tx/dac_fifo/dpram_inst/use_bram.ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   PLLA_inst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y79     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y79     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y80     AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLLA
  To Clock:  clkfbout_PLLA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLLA
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLA_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5    PLLA_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_PLLA
  To Clock:  clkout0_PLLA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_PLLA
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLLA_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         83.333      81.741     BUFGCTRL_X0Y0    PLLA_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkout2_PLLA
  To Clock:  clkout2_PLLA

Setup :            0  Failing Endpoints,  Worst Slack        6.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.767ns (48.420%)  route 1.882ns (51.580%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 14.429 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 r  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.445     8.223    sys_clk_divi/load
    SLICE_X80Y70         LUT2 (Prop_lut2_I0_O)        0.261     8.484 r  sys_clk_divi/clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.484    sys_clk_divi/clk_out_i_1_n_0
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.285    14.429    sys_clk_divi/clkout2
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/clk_out_reg/C
                         clock pessimism              0.376    14.804    
                         clock uncertainty           -0.090    14.715    
    SLICE_X80Y70         FDCE (Setup_fdce_C_D)        0.030    14.745    sys_clk_divi/clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.786ns (48.687%)  route 1.882ns (51.313%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 14.429 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.445     8.223    sys_clk_divi/load
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.280     8.503 r  sys_clk_divi/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.503    sys_clk_divi/cnt[0]_i_1__1_n_0
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.285    14.429    sys_clk_divi/clkout2
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/cnt_reg[0]/C
                         clock pessimism              0.376    14.804    
                         clock uncertainty           -0.090    14.715    
    SLICE_X80Y70         FDCE (Setup_fdce_C_D)        0.069    14.784    sys_clk_divi/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.767ns (49.251%)  route 1.821ns (50.750%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.384     8.161    sys_clk_divi/load
    SLICE_X80Y68         LUT3 (Prop_lut3_I2_O)        0.261     8.422 r  sys_clk_divi/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.422    sys_clk_divi/cnt[6]_i_1__0_n_0
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.287    14.431    sys_clk_divi/clkout2
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[6]/C
                         clock pessimism              0.376    14.806    
                         clock uncertainty           -0.090    14.717    
    SLICE_X80Y68         FDCE (Setup_fdce_C_D)        0.032    14.749    sys_clk_divi/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.767ns (49.309%)  route 1.817ns (50.691%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.379     8.157    sys_clk_divi/load
    SLICE_X80Y69         LUT4 (Prop_lut4_I3_O)        0.261     8.418 r  sys_clk_divi/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.418    sys_clk_divi/cnt[2]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.286    14.430    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[2]/C
                         clock pessimism              0.376    14.805    
                         clock uncertainty           -0.090    14.716    
    SLICE_X80Y69         FDCE (Setup_fdce_C_D)        0.032    14.748    sys_clk_divi/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.767ns (49.411%)  route 1.809ns (50.589%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.372     8.149    sys_clk_divi/load
    SLICE_X80Y69         LUT3 (Prop_lut3_I2_O)        0.261     8.410 r  sys_clk_divi/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.410    sys_clk_divi/cnt[1]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.286    14.430    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/C
                         clock pessimism              0.376    14.805    
                         clock uncertainty           -0.090    14.716    
    SLICE_X80Y69         FDCE (Setup_fdce_C_D)        0.030    14.746    sys_clk_divi/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.770ns (49.293%)  route 1.821ns (50.707%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.384     8.161    sys_clk_divi/load
    SLICE_X80Y68         LUT4 (Prop_lut4_I3_O)        0.264     8.425 r  sys_clk_divi/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.425    sys_clk_divi/cnt[7]_i_1__0_n_0
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.287    14.431    sys_clk_divi/clkout2
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[7]/C
                         clock pessimism              0.376    14.806    
                         clock uncertainty           -0.090    14.717    
    SLICE_X80Y68         FDCE (Setup_fdce_C_D)        0.069    14.786    sys_clk_divi/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.770ns (49.351%)  route 1.817ns (50.649%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.379     8.157    sys_clk_divi/load
    SLICE_X80Y69         LUT5 (Prop_lut5_I4_O)        0.264     8.421 r  sys_clk_divi/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.421    sys_clk_divi/cnt[3]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.286    14.430    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[3]/C
                         clock pessimism              0.376    14.805    
                         clock uncertainty           -0.090    14.716    
    SLICE_X80Y69         FDCE (Setup_fdce_C_D)        0.069    14.785    sys_clk_divi/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.770ns (49.454%)  route 1.809ns (50.546%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.372     8.149    sys_clk_divi/load
    SLICE_X80Y69         LUT3 (Prop_lut3_I2_O)        0.264     8.413 r  sys_clk_divi/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.413    sys_clk_divi/cnt[5]_i_1__0_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.286    14.430    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[5]/C
                         clock pessimism              0.376    14.805    
                         clock uncertainty           -0.090    14.716    
    SLICE_X80Y69         FDCE (Setup_fdce_C_D)        0.069    14.785    sys_clk_divi/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 bclk_outdac_divi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.767ns (50.806%)  route 1.711ns (49.194%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.387 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.515     4.902    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165     1.737 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567     3.304    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.389 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.445     4.834    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.379     5.213 r  bclk_outdac_divi_reg[1]/Q
                         net (fo=4, routed)           0.949     6.163    sys_clk_divi/Q[0]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.115     6.278 r  sys_clk_divi/clk_out_i_18/O
                         net (fo=1, routed)           0.488     6.766    sys_clk_divi/clk_out_i_18_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.267     7.033 r  sys_clk_divi/clk_out_i_15/O
                         net (fo=1, routed)           0.000     7.033    sys_clk_divi/clk_out_i_15_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.490 r  sys_clk_divi/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    sys_clk_divi/clk_out_reg_i_7_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.588 r  sys_clk_divi/clk_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    sys_clk_divi/clk_out_reg_i_3_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.778 f  sys_clk_divi/clk_out_reg_i_2/CO[2]
                         net (fo=9, routed)           0.274     8.051    sys_clk_divi/load
    SLICE_X80Y69         LUT6 (Prop_lut6_I5_O)        0.261     8.312 r  sys_clk_divi/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     8.312    sys_clk_divi/cnt[4]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.286    14.430    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[4]/C
                         clock pessimism              0.376    14.805    
                         clock uncertainty           -0.090    14.716    
    SLICE_X80Y69         FDCE (Setup_fdce_C_D)        0.032    14.748    sys_clk_divi/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.734%)  route 0.140ns (38.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.577     1.545    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDCE (Prop_fdce_C_Q)         0.128     1.673 r  sys_clk_divi/cnt_reg[3]/Q
                         net (fo=5, routed)           0.140     1.813    sys_clk_divi/cnt_reg[3]
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.098     1.911 r  sys_clk_divi/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.911    sys_clk_divi/cnt[4]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.844     2.060    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[4]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X80Y69         FDCE (Hold_fdce_C_D)         0.092     1.637    sys_clk_divi/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.328%)  route 0.205ns (52.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.577     1.545    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  sys_clk_divi/cnt_reg[1]/Q
                         net (fo=7, routed)           0.205     1.891    sys_clk_divi/cnt_reg[1]
    SLICE_X80Y69         LUT5 (Prop_lut5_I3_O)        0.043     1.934 r  sys_clk_divi/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.934    sys_clk_divi/cnt[3]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.844     2.060    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[3]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X80Y69         FDCE (Hold_fdce_C_D)         0.107     1.652    sys_clk_divi/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.597%)  route 0.205ns (52.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.577     1.545    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  sys_clk_divi/cnt_reg[1]/Q
                         net (fo=7, routed)           0.205     1.891    sys_clk_divi/cnt_reg[1]
    SLICE_X80Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.936 r  sys_clk_divi/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.936    sys_clk_divi/cnt[2]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.844     2.060    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[2]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X80Y69         FDCE (Hold_fdce_C_D)         0.092     1.637    sys_clk_divi/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.971%)  route 0.210ns (53.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.577     1.545    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  sys_clk_divi/cnt_reg[1]/Q
                         net (fo=7, routed)           0.210     1.896    sys_clk_divi/cnt_reg[1]
    SLICE_X80Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.941 r  sys_clk_divi/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.941    sys_clk_divi/cnt[1]_i_1__1_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.844     2.060    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[1]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X80Y69         FDCE (Hold_fdce_C_D)         0.091     1.636    sys_clk_divi/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.184ns (43.591%)  route 0.238ns (56.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.578     1.546    sys_clk_divi/clkout2
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  sys_clk_divi/cnt_reg[6]/Q
                         net (fo=3, routed)           0.238     1.925    sys_clk_divi/cnt_reg[6]
    SLICE_X80Y68         LUT4 (Prop_lut4_I1_O)        0.043     1.968 r  sys_clk_divi/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.968    sys_clk_divi/cnt[7]_i_1__0_n_0
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.845     2.061    sys_clk_divi/clkout2
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[7]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X80Y68         FDCE (Hold_fdce_C_D)         0.107     1.653    sys_clk_divi/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sys_clk_divi/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.777%)  route 0.220ns (54.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.576     1.544    sys_clk_divi/clkout2
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  sys_clk_divi/clk_out_reg/Q
                         net (fo=2, routed)           0.220     1.905    sys_clk_divi/bclk_outdac_OBUF
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.950 r  sys_clk_divi/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.950    sys_clk_divi/clk_out_i_1_n_0
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.843     2.059    sys_clk_divi/clkout2
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/clk_out_reg/C
                         clock pessimism             -0.515     1.544    
    SLICE_X80Y70         FDCE (Hold_fdce_C_D)         0.091     1.635    sys_clk_divi/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.857%)  route 0.238ns (56.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.578     1.546    sys_clk_divi/clkout2
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  sys_clk_divi/cnt_reg[6]/Q
                         net (fo=3, routed)           0.238     1.925    sys_clk_divi/cnt_reg[6]
    SLICE_X80Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.970 r  sys_clk_divi/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.970    sys_clk_divi/cnt[6]_i_1__0_n_0
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.845     2.061    sys_clk_divi/clkout2
    SLICE_X80Y68         FDCE                                         r  sys_clk_divi/cnt_reg[6]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X80Y68         FDCE (Hold_fdce_C_D)         0.092     1.638    sys_clk_divi/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.226ns (43.562%)  route 0.293ns (56.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.577     1.545    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDCE (Prop_fdce_C_Q)         0.128     1.673 r  sys_clk_divi/cnt_reg[5]/Q
                         net (fo=3, routed)           0.293     1.966    sys_clk_divi/cnt_reg[5]
    SLICE_X80Y69         LUT3 (Prop_lut3_I0_O)        0.098     2.064 r  sys_clk_divi/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    sys_clk_divi/cnt[5]_i_1__0_n_0
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.844     2.060    sys_clk_divi/clkout2
    SLICE_X80Y69         FDCE                                         r  sys_clk_divi/cnt_reg[5]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X80Y69         FDCE (Hold_fdce_C_D)         0.107     1.652    sys_clk_divi/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 sys_clk_divi/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_divi/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clkout2_PLLA rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.226ns (43.562%)  route 0.293ns (56.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.966 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     1.546    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.424 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.942    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.968 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.576     1.544    sys_clk_divi/clkout2
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDCE (Prop_fdce_C_Q)         0.128     1.672 f  sys_clk_divi/cnt_reg[0]/Q
                         net (fo=8, routed)           0.293     1.965    sys_clk_divi/cnt_reg[0]
    SLICE_X80Y70         LUT2 (Prop_lut2_I0_O)        0.098     2.063 r  sys_clk_divi/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.063    sys_clk_divi/cnt[0]_i_1__1_n_0
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.843     2.059    sys_clk_divi/clkout2
    SLICE_X80Y70         FDCE                                         r  sys_clk_divi/cnt_reg[0]/C
                         clock pessimism             -0.515     1.544    
    SLICE_X80Y70         FDCE (Hold_fdce_C_D)         0.107     1.651    sys_clk_divi/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2_PLLA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLA_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    PLLA_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y70     sys_clk_divi/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y70     sys_clk_divi/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y69     sys_clk_divi/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y69     sys_clk_divi/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y69     sys_clk_divi/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y69     sys_clk_divi/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y69     sys_clk_divi/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X80Y68     sys_clk_divi/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y70     sys_clk_divi/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y70     sys_clk_divi/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65     bclk_outdac_divi_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y70     sys_clk_divi/clk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y70     sys_clk_divi/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y69     sys_clk_divi/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.865%)  route 2.664ns (41.135%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 9.414 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.022    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.412     9.414    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[4]/C
                         clock pessimism              0.096     9.510    
                         clock uncertainty           -0.083     9.427    
    SLICE_X106Y88        FDCE (Setup_fdce_C_CE)      -0.168     9.259    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.865%)  route 2.664ns (41.135%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 9.414 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.022    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.412     9.414    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[5]/C
                         clock pessimism              0.096     9.510    
                         clock uncertainty           -0.083     9.427    
    SLICE_X106Y88        FDCE (Setup_fdce_C_CE)      -0.168     9.259    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.865%)  route 2.664ns (41.135%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 9.414 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.022    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.412     9.414    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[6]/C
                         clock pessimism              0.096     9.510    
                         clock uncertainty           -0.083     9.427    
    SLICE_X106Y88        FDCE (Setup_fdce_C_CE)      -0.168     9.259    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.865%)  route 2.664ns (41.135%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 9.414 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.022    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.412     9.414    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y88        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[7]/C
                         clock pessimism              0.096     9.510    
                         clock uncertainty           -0.083     9.427    
    SLICE_X106Y88        FDCE (Setup_fdce_C_CE)      -0.168     9.259    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.866%)  route 2.664ns (41.134%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 9.415 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.021    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.413     9.415    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[10]/C
                         clock pessimism              0.096     9.511    
                         clock uncertainty           -0.083     9.428    
    SLICE_X106Y89        FDCE (Setup_fdce_C_CE)      -0.168     9.260    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.866%)  route 2.664ns (41.134%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 9.415 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.021    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.413     9.415    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[11]/C
                         clock pessimism              0.096     9.511    
                         clock uncertainty           -0.083     9.428    
    SLICE_X106Y89        FDCE (Setup_fdce_C_CE)      -0.168     9.260    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.866%)  route 2.664ns (41.134%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 9.415 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.021    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.413     9.415    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[8]/C
                         clock pessimism              0.096     9.511    
                         clock uncertainty           -0.083     9.428    
    SLICE_X106Y89        FDCE (Setup_fdce_C_CE)      -0.168     9.260    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.866%)  route 2.664ns (41.134%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 9.415 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.021    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.413     9.415    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y89        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[9]/C
                         clock pessimism              0.096     9.511    
                         clock uncertainty           -0.083     9.428    
    SLICE_X106Y89        FDCE (Setup_fdce_C_CE)      -0.168     9.260    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.866%)  route 2.664ns (41.134%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.416 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.021    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y90        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.414     9.416    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y90        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[12]/C
                         clock pessimism              0.096     9.512    
                         clock uncertainty           -0.083     9.429    
    SLICE_X106Y90        FDCE (Setup_fdce_C_CE)      -0.168     9.261    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.812ns (58.866%)  route 2.664ns (41.134%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.416 - 8.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.544     1.546    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.671 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.776     4.447    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/w_fifo_len_dout[0]
    SLICE_X108Y86        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.941 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.941    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_7_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.041 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.041    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_6_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.141 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry_i_5_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.241 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.717     5.958    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid2[16]
    SLICE_X107Y88        LUT3 (Prop_lut3_I0_O)        0.105     6.063 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.063    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_i_1_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.471 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0/CO[1]
                         net (fo=20, routed)          0.430     6.901    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_valid1_carry__0_n_2
    SLICE_X107Y89        LUT5 (Prop_lut5_I2_O)        0.275     7.176 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4/O
                         net (fo=1, routed)           0.317     7.493    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_4_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I1_O)        0.105     7.598 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.424     8.021    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0
    SLICE_X106Y90        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.414     9.416    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X106Y90        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[13]/C
                         clock pessimism              0.096     9.512    
                         clock uncertainty           -0.083     9.429    
    SLICE_X106Y90        FDCE (Setup_fdce_C_CE)      -0.168     9.261    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ri_data_A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.608     0.610    UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/i_udp_stack_clk
    SLICE_X90Y96         FDCE                                         r  UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ri_data_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.164     0.774 r  UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ri_data_A_reg[5]/Q
                         net (fo=1, routed)           0.103     0.876    UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y38         RAMB18E1                                     r  UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.917     0.919    UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y38         RAMB18E1                                     r  UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.664    
    RAMB18_X4Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.819    UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.451%)  route 0.171ns (32.549%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.582     0.584    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/i_udp_stack_clk
    SLICE_X64Y99         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[7]/Q
                         net (fo=2, routed)           0.171     0.895    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[7]
    SLICE_X64Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.940 r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.940    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt[4]_i_2_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.055 r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.056    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[4]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.110 r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.110    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[8]_i_1_n_7
    SLICE_X64Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.937     0.939    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/i_udp_stack_clk
    SLICE_X64Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[8]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.105     1.039    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.451%)  route 0.171ns (32.549%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.586     0.588    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/i_udp_stack_clk
    SLICE_X80Y99         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[11]/Q
                         net (fo=2, routed)           0.171     0.899    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[11]
    SLICE_X80Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.944 r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.944    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt[8]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.059 r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.060    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[8]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.114 r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.114    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[12]_i_1_n_7
    SLICE_X80Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.941     0.943    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/i_udp_stack_clk
    SLICE_X80Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[12]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y100        FDCE (Hold_fdce_C_D)         0.105     1.043    UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_icmp_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/ro_active_mac_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.567%)  route 0.167ns (50.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.692     0.694    UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/i_udp_stack_clk
    SLICE_X94Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/ro_active_mac_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDCE (Prop_fdce_C_Q)         0.164     0.858 r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/ro_active_mac_reg[22]/Q
                         net (fo=1, routed)           0.167     1.025    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/D[22]
    SLICE_X94Y99         FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.880     0.882    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X94Y99         FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[22]/C
                         clock pessimism             -0.005     0.877    
    SLICE_X94Y99         FDPE (Hold_fdpe_C_D)         0.076     0.953    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_5d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.974%)  route 0.158ns (49.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.664     0.666    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/i_udp_stack_clk
    SLICE_X62Y101        FDRE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_5d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164     0.830 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_5d_reg[2]/Q
                         net (fo=1, routed)           0.158     0.988    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_data_reg[7]_0[2]
    SLICE_X61Y99         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.851     0.853    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/i_udp_stack_clk
    SLICE_X61Y99         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_data_reg[2]/C
                         clock pessimism             -0.005     0.848    
    SLICE_X61Y99         FDCE (Hold_fdce_C_D)         0.066     0.914    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ro_len_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.405%)  route 0.163ns (53.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.608     0.610    UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/i_udp_stack_clk
    SLICE_X103Y88        FDCE                                         r  UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ro_len_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.141     0.751 r  UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ro_len_reg[15]/Q
                         net (fo=1, routed)           0.163     0.914    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.915     0.917    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y35         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X5Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.837    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/ro_active_mac_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.820%)  route 0.181ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.691     0.693    UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/i_udp_stack_clk
    SLICE_X91Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/ro_active_mac_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDCE (Prop_fdce_C_Q)         0.141     0.834 r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/ro_active_mac_reg[28]/Q
                         net (fo=1, routed)           0.181     1.015    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/D[28]
    SLICE_X94Y99         FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.880     0.882    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X94Y99         FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[28]/C
                         clock pessimism             -0.005     0.877    
    SLICE_X94Y99         FDPE (Hold_fdpe_C_D)         0.060     0.937    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_target_mac_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_type_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.959%)  route 0.166ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.662     0.664    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/i_udp_stack_clk
    SLICE_X57Y101        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_type_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDCE (Prop_fdce_C_Q)         0.141     0.805 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_type_reg[12]/Q
                         net (fo=1, routed)           0.166     0.971    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X3Y40         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.973     0.975    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y40         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.238     0.737    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.892    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/r_updata_mac_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.102%)  route 0.230ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.690     0.692    UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/i_udp_stack_clk
    SLICE_X90Y106        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/r_updata_mac_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y106        FDCE (Prop_fdce_C_Q)         0.148     0.840 r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/r_updata_mac_reg[39]/Q
                         net (fo=2, routed)           0.230     1.071    UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[39]
    RAMB36_X4Y20         RAMB36E1                                     r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.004     1.006    UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.258     0.748    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.243     0.991    UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_type_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.749%)  route 0.167ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.662     0.664    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/i_udp_stack_clk
    SLICE_X56Y100        FDCE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_type_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDCE (Prop_fdce_C_Q)         0.141     0.805 r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/ri_per_type_reg[15]/Q
                         net (fo=1, routed)           0.167     0.972    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X3Y40         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.973     0.975    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y40         RAMB18E1                                     r  UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.238     0.737    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.892    UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y36     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y36     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y34     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y34     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y38     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y38     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y37     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y37     UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y34     UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y34     UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[0]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[1]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[2]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[3]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[4]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[5]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[6]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[7]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[0]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[1]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[0]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[1]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[2]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[3]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[4]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[5]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[6]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[7]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[0]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X62Y102    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_2d_reg[1]_srl2_UDP_Stack_Module_u0_Ethernet_MAC_u0_MAC_rx_u0_ri_GMII_data_2d_reg_c/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y7    instance_name/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y6    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  I2S_BCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 delay_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        10.209ns  (logic 0.693ns (6.788%)  route 9.516ns (93.212%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.706ns = ( 85.706 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  delay_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    65.196 r  delay_num_reg[4]/Q
                         net (fo=1, routed)           1.037    66.233    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.240    66.473 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left_i_1/O
                         net (fo=45, routed)          4.106    70.580    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.105    70.685 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=8, routed)           4.372    75.057    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y1          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.403    85.706    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y1          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    85.706    
                         clock uncertainty           -0.035    85.670    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.283    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         85.283    
                         arrival time                         -75.057    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 delay_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        9.789ns  (logic 0.693ns (7.080%)  route 9.096ns (92.920%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.700ns = ( 85.700 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  delay_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    65.196 r  delay_num_reg[4]/Q
                         net (fo=1, routed)           1.037    66.233    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.240    66.473 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left_i_1/O
                         net (fo=45, routed)          4.106    70.580    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.105    70.685 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=8, routed)           3.952    74.637    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y3          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.397    85.700    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y3          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    85.700    
                         clock uncertainty           -0.035    85.664    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.277    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         85.277    
                         arrival time                         -74.637    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             11.184ns  (required time - arrival time)
  Source:                 delay_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        9.233ns  (logic 0.693ns (7.506%)  route 8.540ns (92.494%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 85.688 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  delay_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    65.196 r  delay_num_reg[4]/Q
                         net (fo=1, routed)           1.037    66.233    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.240    66.473 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left_i_1/O
                         net (fo=45, routed)          4.106    70.580    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.105    70.685 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=8, routed)           3.396    74.081    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y5          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.385    85.688    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y5          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    85.688    
                         clock uncertainty           -0.035    85.652    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.265    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         85.265    
                         arrival time                         -74.081    
  -------------------------------------------------------------------
                         slack                                 11.184    

Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 delay_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.883ns  (logic 0.693ns (7.802%)  route 8.190ns (92.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.706ns = ( 85.706 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  delay_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    65.196 r  delay_num_reg[4]/Q
                         net (fo=1, routed)           1.037    66.233    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.240    66.473 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left_i_1/O
                         net (fo=45, routed)          4.324    70.797    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X22Y4          LUT4 (Prop_lut4_I0_O)        0.105    70.902 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_6_LOPT_REMAP/O
                         net (fo=1, routed)           2.829    73.731    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_4
    RAMB36_X5Y0          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.403    85.706    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y0          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    85.706    
                         clock uncertainty           -0.035    85.670    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.283    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         85.283    
                         arrival time                         -73.731    
  -------------------------------------------------------------------
                         slack                                 11.552    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 delay_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.706ns  (logic 0.589ns (6.766%)  route 8.117ns (93.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 85.620 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X57Y48         FDCE                                         r  delay_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.379    65.227 r  delay_num_reg[10]/Q
                         net (fo=1, routed)           1.397    66.624    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.105    66.729 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right_i_1/O
                         net (fo=45, routed)          3.341    70.070    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.105    70.175 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=8, routed)           3.379    73.554    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y13         RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.318    85.620    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y13         RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    85.620    
                         clock uncertainty           -0.035    85.585    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.198    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         85.198    
                         arrival time                         -73.554    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             12.026ns  (required time - arrival time)
  Source:                 delay_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.406ns  (logic 0.693ns (8.244%)  route 7.713ns (91.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 85.703 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  delay_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    65.196 r  delay_num_reg[4]/Q
                         net (fo=1, routed)           1.037    66.233    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.240    66.473 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left_i_1/O
                         net (fo=45, routed)          4.248    70.721    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.105    70.826 r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           2.429    73.255    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_2
    RAMB36_X5Y2          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.400    85.703    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y2          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    85.703    
                         clock uncertainty           -0.035    85.667    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.280    i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         85.280    
                         arrival time                         -73.255    
  -------------------------------------------------------------------
                         slack                                 12.026    

Slack (MET) :             12.063ns  (required time - arrival time)
  Source:                 delay_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.245ns  (logic 0.589ns (7.144%)  route 7.656ns (92.856%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.579ns = ( 85.579 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X57Y48         FDCE                                         r  delay_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.379    65.227 r  delay_num_reg[10]/Q
                         net (fo=1, routed)           1.397    66.624    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.105    66.729 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right_i_1/O
                         net (fo=45, routed)          4.826    71.555    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/rd_en
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.105    71.660 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__7/O
                         net (fo=1, routed)           1.433    73.093    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.276    85.579    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    85.579    
                         clock uncertainty           -0.035    85.543    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.156    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         85.156    
                         arrival time                         -73.093    
  -------------------------------------------------------------------
                         slack                                 12.063    

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 delay_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.259ns  (logic 0.589ns (7.132%)  route 7.670ns (92.868%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 85.612 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X57Y48         FDCE                                         r  delay_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.379    65.227 r  delay_num_reg[10]/Q
                         net (fo=1, routed)           1.397    66.624    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.105    66.729 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right_i_1/O
                         net (fo=45, routed)          3.341    70.070    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.105    70.175 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=8, routed)           2.932    73.107    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y15         RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.310    85.612    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    85.612    
                         clock uncertainty           -0.035    85.577    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.190    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -73.107    
  -------------------------------------------------------------------
                         slack                                 12.082    

Slack (MET) :             12.125ns  (required time - arrival time)
  Source:                 delay_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.254ns  (logic 0.589ns (7.136%)  route 7.665ns (92.864%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 85.649 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X57Y48         FDCE                                         r  delay_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.379    65.227 r  delay_num_reg[10]/Q
                         net (fo=1, routed)           1.397    66.624    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.105    66.729 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right_i_1/O
                         net (fo=45, routed)          4.893    71.622    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X24Y32         LUT6 (Prop_lut6_I1_O)        0.105    71.727 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           1.375    73.102    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X1Y5          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.346    85.649    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    85.649    
                         clock uncertainty           -0.035    85.613    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.226    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         85.226    
                         arrival time                         -73.102    
  -------------------------------------------------------------------
                         slack                                 12.125    

Slack (MET) :             12.233ns  (required time - arrival time)
  Source:                 delay_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (I2S_BCLK rise@80.000ns - clk rise@60.000ns)
  Data Path Delay:        8.155ns  (logic 0.589ns (7.223%)  route 7.566ns (92.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 85.659 - 80.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 64.848 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       60.000    60.000 r  
    U18                                               0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    61.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873    63.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    63.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.461    64.848    clk_IBUF_BUFG
    SLICE_X57Y48         FDCE                                         r  delay_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.379    65.227 r  delay_num_reg[10]/Q
                         net (fo=1, routed)           1.397    66.624    i2s_tx/effects_select_test/delay_module/delay_fifo_right_0[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.105    66.729 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right_i_1/O
                         net (fo=45, routed)          4.756    71.485    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/rd_en
    SLICE_X23Y32         LUT6 (Prop_lut6_I5_O)        0.105    71.590 r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           1.414    73.003    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                     80.000    80.000 r  
    M18                                               0.000    80.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000    80.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.408    81.408 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.817    84.225    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    84.302 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.356    85.659    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    85.659    
                         clock uncertainty           -0.035    85.623    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    85.236    i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         85.236    
                         arrival time                         -73.003    
  -------------------------------------------------------------------
                         slack                                 12.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 equalier_gain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.141ns (7.338%)  route 1.781ns (92.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.582     1.548    clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  equalier_gain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  equalier_gain_reg[2]/Q
                         net (fo=4, routed)           1.781     3.469    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][7]_0[2]
    SLICE_X59Y34         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.844     3.254    i2s_tx/effects_select_test/equalier_control_test/I2S_BCLK_IBUF_BUFG
    SLICE_X59Y34         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][2]/C
                         clock pessimism              0.000     3.254    
                         clock uncertainty            0.035     3.289    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.061     3.350    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 equalier_gain_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][4]/D
                            (rising edge-triggered cell FDPE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.164ns (8.458%)  route 1.775ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.582     1.548    clk_IBUF_BUFG
    SLICE_X58Y42         FDPE                                         r  equalier_gain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDPE (Prop_fdpe_C_Q)         0.164     1.712 r  equalier_gain_reg[4]/Q
                         net (fo=4, routed)           1.775     3.487    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][7]_0[4]
    SLICE_X57Y35         FDPE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.845     3.255    i2s_tx/effects_select_test/equalier_control_test/I2S_BCLK_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][4]/C
                         clock pessimism              0.000     3.255    
                         clock uncertainty            0.035     3.290    
    SLICE_X57Y35         FDPE (Hold_fdpe_C_D)         0.061     3.351    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -3.351    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 equalier_gain_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.164ns (8.453%)  route 1.776ns (91.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.582     1.548    clk_IBUF_BUFG
    SLICE_X58Y42         FDPE                                         r  equalier_gain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDPE (Prop_fdpe_C_Q)         0.164     1.712 r  equalier_gain_reg[4]/Q
                         net (fo=4, routed)           1.776     3.488    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][7]_0[4]
    SLICE_X59Y35         FDPE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.845     3.255    i2s_tx/effects_select_test/equalier_control_test/I2S_BCLK_IBUF_BUFG
    SLICE_X59Y35         FDPE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][4]/C
                         clock pessimism              0.000     3.255    
                         clock uncertainty            0.035     3.290    
    SLICE_X59Y35         FDPE (Hold_fdpe_C_D)         0.059     3.349    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.148ns (7.652%)  route 1.786ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.556     1.522    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X42Y32         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.148     1.670 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           1.786     3.456    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[7]
    SLICE_X41Y34         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.821     3.231    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]/C
                         clock pessimism              0.000     3.231    
                         clock uncertainty            0.035     3.266    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.025     3.291    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 equalier_gain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.141ns (7.196%)  route 1.819ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.582     1.548    clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  equalier_gain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  equalier_gain_reg[5]/Q
                         net (fo=4, routed)           1.819     3.507    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][7]_0[5]
    SLICE_X57Y32         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.842     3.252    i2s_tx/effects_select_test/equalier_control_test/I2S_BCLK_IBUF_BUFG
    SLICE_X57Y32         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[2][5]/C
                         clock pessimism              0.000     3.252    
                         clock uncertainty            0.035     3.287    
    SLICE_X57Y32         FDCE (Hold_fdce_C_D)         0.055     3.342    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 equalier_gain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.164ns (8.315%)  route 1.808ns (91.685%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.582     1.548    clk_IBUF_BUFG
    SLICE_X58Y42         FDCE                                         r  equalier_gain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  equalier_gain_reg[3]/Q
                         net (fo=4, routed)           1.808     3.520    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][7]_0[3]
    SLICE_X59Y34         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.844     3.254    i2s_tx/effects_select_test/equalier_control_test/I2S_BCLK_IBUF_BUFG
    SLICE_X59Y34         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][3]/C
                         clock pessimism              0.000     3.254    
                         clock uncertainty            0.035     3.289    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.060     3.349    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.164ns (8.261%)  route 1.821ns (91.739%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.556     1.522    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X42Y32         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           1.821     3.507    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[2]
    SLICE_X41Y32         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.819     3.229    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]/C
                         clock pessimism              0.000     3.229    
                         clock uncertainty            0.035     3.264    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.070     3.334    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.141ns (7.132%)  route 1.836ns (92.868%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.553     1.519    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X52Y33         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           1.836     3.496    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[0]
    SLICE_X51Y35         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.818     3.228    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]/C
                         clock pessimism              0.000     3.228    
                         clock uncertainty            0.035     3.263    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.059     3.322    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.164ns (8.284%)  route 1.816ns (91.716%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.553     1.519    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X50Y33         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.164     1.683 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           1.816     3.498    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[4]
    SLICE_X50Y32         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.815     3.225    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]/C
                         clock pessimism              0.000     3.225    
                         clock uncertainty            0.035     3.260    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.063     3.323    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 equalier_gain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             I2S_BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_BCLK rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.141ns (7.130%)  route 1.836ns (92.870%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.582     1.548    clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  equalier_gain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  equalier_gain_reg[5]/Q
                         net (fo=4, routed)           1.836     3.525    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][7]_0[5]
    SLICE_X57Y34         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.500     0.500 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.881     2.381    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.410 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.844     3.254    i2s_tx/effects_select_test/equalier_control_test/I2S_BCLK_IBUF_BUFG
    SLICE_X57Y34         FDCE                                         r  i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][5]/C
                         clock pessimism              0.000     3.254    
                         clock uncertainty            0.035     3.289    
    SLICE_X57Y34         FDCE (Hold_fdce_C_D)         0.060     3.349    i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  I2S_BCLK
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.348ns (26.596%)  route 0.960ns (73.404%))
  Logic Levels:           0  
  Clock Path Skew:        -1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 24.381 - 20.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.396     6.290    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X47Y32         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.348     6.638 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.960     7.598    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[5]
    SLICE_X48Y27         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.240    24.381    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X48Y27         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]/C
                         clock pessimism              0.000    24.381    
                         clock uncertainty           -0.035    24.346    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.207    24.139    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]
  -------------------------------------------------------------------
                         required time                         24.139    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.800ns  (required time - arrival time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.398ns (37.656%)  route 0.659ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        -1.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 24.380 - 20.000 ) 
    Source Clock Delay      (SCD):    6.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.390     6.284    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.398     6.682 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.659     7.341    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[5]
    SLICE_X51Y36         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.239    24.380    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X51Y36         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[5]/C
                         clock pessimism              0.000    24.380    
                         clock uncertainty           -0.035    24.345    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.204    24.141    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[5]
  -------------------------------------------------------------------
                         required time                         24.141    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 16.800    

Slack (MET) :             16.822ns  (required time - arrival time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.379ns (32.391%)  route 0.791ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.397     6.291    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.379     6.670 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.791     7.461    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[6]
    SLICE_X45Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.244    24.385    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X45Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[6]/C
                         clock pessimism              0.000    24.385    
                         clock uncertainty           -0.035    24.350    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)       -0.067    24.283    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[6]
  -------------------------------------------------------------------
                         required time                         24.283    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 16.822    

Slack (MET) :             16.946ns  (required time - arrival time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.379ns (36.563%)  route 0.658ns (63.437%))
  Logic Levels:           0  
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.396     6.290    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDCE (Prop_fdce_C_Q)         0.379     6.669 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.658     7.326    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[3]
    SLICE_X45Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.244    24.385    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X45Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]/C
                         clock pessimism              0.000    24.385    
                         clock uncertainty           -0.035    24.350    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)       -0.078    24.272    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         24.272    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                 16.946    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.433ns (40.365%)  route 0.640ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.387     6.281    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.433     6.714 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.640     7.354    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[0]
    SLICE_X50Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.237    24.378    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X50Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[0]/C
                         clock pessimism              0.000    24.378    
                         clock uncertainty           -0.035    24.343    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)       -0.012    24.331    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             16.986ns  (required time - arrival time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.433ns (41.221%)  route 0.617ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 24.387 - 20.000 ) 
    Source Clock Delay      (SCD):    6.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.390     6.284    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.433     6.717 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.617     7.334    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[6]
    SLICE_X49Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.246    24.387    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X49Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[6]/C
                         clock pessimism              0.000    24.387    
                         clock uncertainty           -0.035    24.352    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)       -0.032    24.320    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[6]
  -------------------------------------------------------------------
                         required time                         24.320    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 16.986    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.398ns (44.103%)  route 0.504ns (55.897%))
  Logic Levels:           0  
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 24.387 - 20.000 ) 
    Source Clock Delay      (SCD):    6.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.390     6.284    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.398     6.682 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.504     7.186    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[7]
    SLICE_X49Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.246    24.387    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X49Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]/C
                         clock pessimism              0.000    24.387    
                         clock uncertainty           -0.035    24.352    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)       -0.171    24.181    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             16.997ns  (required time - arrival time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.212%)  route 0.517ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.397     6.291    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.348     6.639 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.517     7.156    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[2]
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.243    24.384    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]/C
                         clock pessimism              0.000    24.384    
                         clock uncertainty           -0.035    24.349    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)       -0.196    24.153    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 16.997    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.348ns (40.131%)  route 0.519ns (59.869%))
  Logic Levels:           0  
  Clock Path Skew:        -1.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    6.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.395     6.289    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.348     6.637 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.519     7.156    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[8]
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.244    24.385    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]/C
                         clock pessimism              0.000    24.385    
                         clock uncertainty           -0.035    24.350    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)       -0.181    24.169    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]
  -------------------------------------------------------------------
                         required time                         24.169    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.379ns (38.143%)  route 0.615ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    6.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.809    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.894 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        1.398     6.292    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X44Y34         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.379     6.671 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.615     7.285    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[0]
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.244    24.385    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]/C
                         clock pessimism              0.000    24.385    
                         clock uncertainty           -0.035    24.350    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)       -0.039    24.311    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 17.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.553     2.492    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     2.633 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.116     2.748    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[7]
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.819     2.033    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[7]/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.072     2.140    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.354%)  route 0.123ns (46.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.555     2.494    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     2.635 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.123     2.758    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[1]
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.820     2.034    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.035     2.069    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.075     2.144    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.942%)  route 0.159ns (53.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.552     2.491    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.141     2.632 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.159     2.791    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[1]
    SLICE_X50Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.819     2.033    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X50Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[1]/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.060     2.128    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.907%)  route 0.152ns (48.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.552     2.491    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y36         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.164     2.655 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.152     2.807    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[2]
    SLICE_X49Y35         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.824     2.038    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X49Y35         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.070     2.143    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.177%)  route 0.210ns (59.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.554     2.493    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X47Y32         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.141     2.634 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.210     2.844    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[4]
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.819     2.033    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.070     2.138    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.970%)  route 0.209ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.553     2.492    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.164     2.656 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.209     2.865    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[8]
    SLICE_X49Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.823     2.037    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X49Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[8]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.076     2.148    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.664%)  route 0.195ns (54.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.552     2.491    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164     2.655 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.195     2.850    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[3]
    SLICE_X50Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.819     2.033    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X50Y34         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[3]/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.053     2.121    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.536%)  route 0.204ns (61.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.553     2.492    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.128     2.620 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.204     2.824    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[8]
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.820     2.034    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y31         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.035     2.069    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.017     2.086    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.592%)  route 0.230ns (58.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.553     2.492    i2s_tx/dac_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.164     2.656 r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.230     2.886    i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[4]
    SLICE_X49Y35         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.824     2.038    i2s_tx/dac_fifo/async_fifo_ctrl_inst/clk
    SLICE_X49Y35         FDRE                                         r  i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[4]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.072     2.145    i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I2S_BCLK  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - I2S_BCLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.015%)  route 0.227ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_BCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I2S_BCLK (IN)
                         net (fo=0)                   0.000     0.000    I2S_BCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  I2S_BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.913    I2S_BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.939 r  I2S_BCLK_IBUF_BUFG_inst/O
                         net (fo=9687, routed)        0.555     2.494    i2s_rx/adc_fifo/async_fifo_ctrl_inst/I2S_BCLK_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.128     2.622 r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.227     2.849    i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg[2]
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.819     2.033    i2s_rx/adc_fifo/async_fifo_ctrl_inst/clk
    SLICE_X44Y30         FDRE                                         r  i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.012     2.080    i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.932ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.859ns  (logic 0.348ns (40.520%)  route 0.511ns (59.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.511     0.859    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.209     7.791    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.733ns  (logic 0.348ns (47.492%)  route 0.385ns (52.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385     0.733    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)       -0.209     7.791    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.847ns  (logic 0.379ns (44.724%)  route 0.468ns (55.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.468     0.847    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X83Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)       -0.075     7.925    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.836ns  (logic 0.379ns (45.357%)  route 0.457ns (54.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.457     0.836    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X81Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)       -0.073     7.927    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.388%)  route 0.343ns (49.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.343     0.691    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.212     7.788    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.102%)  route 0.375ns (51.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.375     0.723    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X82Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.170     7.830    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.185%)  route 0.374ns (51.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.374     0.722    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X82Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y79         FDRE (Setup_fdre_C_D)       -0.166     7.834    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.677ns  (logic 0.348ns (51.378%)  route 0.329ns (48.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.329     0.677    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)       -0.204     7.796    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.777ns  (logic 0.379ns (48.761%)  route 0.398ns (51.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.398     0.777    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X80Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.073     7.927    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.769ns  (logic 0.433ns (56.276%)  route 0.336ns (43.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.336     0.769    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.075     7.925    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  7.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clkout2_PLLA

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 divi_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.379ns (19.340%)  route 1.581ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    clk_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  divi_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.379     5.206 r  divi_data_reg[6]/Q
                         net (fo=1, routed)           1.581     6.787    divi_data_reg_n_0_[6]
    SLICE_X81Y69         FDCE                                         r  bclk_outdac_divi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.286    14.430    clk_100M
    SLICE_X81Y69         FDCE                                         r  bclk_outdac_divi_reg[7]/C
                         clock pessimism              0.066    14.496    
                         clock uncertainty           -0.251    14.244    
    SLICE_X81Y69         FDCE (Setup_fdce_C_D)       -0.070    14.174    bclk_outdac_divi_reg[7]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 divi_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.379ns (19.731%)  route 1.542ns (80.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.444     4.831    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.379     5.210 r  divi_data_reg[1]/Q
                         net (fo=1, routed)           1.542     6.752    divi_data_reg_n_0_[1]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.289    14.433    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[2]/C
                         clock pessimism              0.066    14.499    
                         clock uncertainty           -0.251    14.247    
    SLICE_X80Y65         FDCE (Setup_fdce_C_D)       -0.059    14.188    bclk_outdac_divi_reg[2]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 divi_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.379ns (19.901%)  route 1.525ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.444     4.831    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.379     5.210 r  divi_data_reg[4]/Q
                         net (fo=1, routed)           1.525     6.736    divi_data_reg_n_0_[4]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.289    14.433    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[5]/C
                         clock pessimism              0.066    14.499    
                         clock uncertainty           -0.251    14.247    
    SLICE_X80Y65         FDCE (Setup_fdce_C_D)       -0.039    14.208    bclk_outdac_divi_reg[5]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 divi_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.379ns (20.042%)  route 1.512ns (79.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.444     4.831    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.379     5.210 r  divi_data_reg[0]/Q
                         net (fo=1, routed)           1.512     6.722    divi_data_reg_n_0_[0]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.289    14.433    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
                         clock pessimism              0.066    14.499    
                         clock uncertainty           -0.251    14.247    
    SLICE_X80Y65         FDCE (Setup_fdce_C_D)       -0.047    14.200    bclk_outdac_divi_reg[1]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 divi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.379ns (20.037%)  route 1.512ns (79.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.444     4.831    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.379     5.210 r  divi_data_reg[2]/Q
                         net (fo=1, routed)           1.512     6.723    divi_data_reg_n_0_[2]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.289    14.433    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[3]/C
                         clock pessimism              0.066    14.499    
                         clock uncertainty           -0.251    14.247    
    SLICE_X80Y65         FDCE (Setup_fdce_C_D)       -0.042    14.205    bclk_outdac_divi_reg[3]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 divi_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.379ns (20.550%)  route 1.465ns (79.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    clk_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  divi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.379     5.206 r  divi_data_reg[3]/Q
                         net (fo=1, routed)           1.465     6.672    divi_data_reg_n_0_[3]
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.287    14.431    clk_100M
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[4]/C
                         clock pessimism              0.066    14.497    
                         clock uncertainty           -0.251    14.245    
    SLICE_X80Y68         FDCE (Setup_fdce_C_D)       -0.047    14.198    bclk_outdac_divi_reg[4]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 divi_data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2_PLLA rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.379ns (21.252%)  route 1.404ns (78.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.441     4.828    clk_IBUF_BUFG
    SLICE_X80Y67         FDPE                                         r  divi_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.207 r  divi_data_reg[5]/Q
                         net (fo=1, routed)           1.404     6.612    divi_data_reg_n_0_[5]
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    13.064    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.141 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.350    14.491    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    11.640 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    13.066    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.143 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          1.287    14.431    clk_100M
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[6]/C
                         clock pessimism              0.066    14.497    
                         clock uncertainty           -0.251    14.245    
    SLICE_X80Y68         FDCE (Setup_fdce_C_D)       -0.042    14.203    bclk_outdac_divi_reg[6]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 divi_data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.595%)  route 0.660ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.577     1.543    clk_IBUF_BUFG
    SLICE_X80Y67         FDPE                                         r  divi_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.684 r  divi_data_reg[5]/Q
                         net (fo=1, routed)           0.660     2.344    divi_data_reg_n_0_[5]
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.845     2.061    clk_100M
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[6]/C
                         clock pessimism             -0.188     1.873    
                         clock uncertainty            0.251     2.124    
    SLICE_X80Y68         FDCE (Hold_fdce_C_D)         0.070     2.194    bclk_outdac_divi_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 divi_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.169%)  route 0.680ns (82.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    clk_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  divi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  divi_data_reg[3]/Q
                         net (fo=1, routed)           0.680     2.363    divi_data_reg_n_0_[3]
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.845     2.061    clk_100M
    SLICE_X80Y68         FDCE                                         r  bclk_outdac_divi_reg[4]/C
                         clock pessimism             -0.188     1.873    
                         clock uncertainty            0.251     2.124    
    SLICE_X80Y68         FDCE (Hold_fdce_C_D)         0.070     2.194    bclk_outdac_divi_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 divi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.978%)  route 0.689ns (83.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.579     1.545    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  divi_data_reg[2]/Q
                         net (fo=1, routed)           0.689     2.375    divi_data_reg_n_0_[2]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.848     2.064    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[3]/C
                         clock pessimism             -0.188     1.876    
                         clock uncertainty            0.251     2.127    
    SLICE_X80Y65         FDCE (Hold_fdce_C_D)         0.070     2.197    bclk_outdac_divi_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 divi_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.946%)  route 0.691ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.579     1.545    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  divi_data_reg[0]/Q
                         net (fo=1, routed)           0.691     2.377    divi_data_reg_n_0_[0]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.848     2.064    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[1]/C
                         clock pessimism             -0.188     1.876    
                         clock uncertainty            0.251     2.127    
    SLICE_X80Y65         FDCE (Hold_fdce_C_D)         0.070     2.197    bclk_outdac_divi_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 divi_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.877%)  route 0.694ns (83.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.579     1.545    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  divi_data_reg[4]/Q
                         net (fo=1, routed)           0.694     2.380    divi_data_reg_n_0_[4]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.848     2.064    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[5]/C
                         clock pessimism             -0.188     1.876    
                         clock uncertainty            0.251     2.127    
    SLICE_X80Y65         FDCE (Hold_fdce_C_D)         0.072     2.199    bclk_outdac_divi_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 divi_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.889%)  route 0.694ns (83.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.579     1.545    clk_IBUF_BUFG
    SLICE_X80Y64         FDCE                                         r  divi_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  divi_data_reg[1]/Q
                         net (fo=1, routed)           0.694     2.380    divi_data_reg_n_0_[1]
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.848     2.064    clk_100M
    SLICE_X80Y65         FDCE                                         r  bclk_outdac_divi_reg[2]/C
                         clock pessimism             -0.188     1.876    
                         clock uncertainty            0.251     2.127    
    SLICE_X80Y65         FDCE (Hold_fdce_C_D)         0.066     2.193    bclk_outdac_divi_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 divi_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bclk_outdac_divi_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_PLLA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout2_PLLA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_PLLA rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.974%)  route 0.690ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    clk_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  divi_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  divi_data_reg[6]/Q
                         net (fo=1, routed)           0.690     2.373    divi_data_reg_n_0_[6]
    SLICE_X81Y69         FDCE                                         r  bclk_outdac_divi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_PLLA rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    PLLA_inst/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.214 r  PLLA_inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.060    PLLA_inst/inst/clkin_PLLA
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437     0.623 r  PLLA_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.187    PLLA_inst/inst/clkout2_PLLA
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.216 r  PLLA_inst/inst/clkout3_buf/O
                         net (fo=16, routed)          0.844     2.060    clk_100M
    SLICE_X81Y69         FDCE                                         r  bclk_outdac_divi_reg[7]/C
                         clock pessimism             -0.188     1.872    
                         clock uncertainty            0.251     2.123    
    SLICE_X81Y69         FDCE (Hold_fdce_C_D)         0.061     2.184    bclk_outdac_divi_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.777ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.777ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.023ns  (logic 0.398ns (38.902%)  route 0.625ns (61.098%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.625     1.023    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X109Y80        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)       -0.200   999.800    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                998.777    

Slack (MET) :             998.777ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.023ns  (logic 0.398ns (38.902%)  route 0.625ns (61.098%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X108Y78        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.023    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X109Y78        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y78        FDRE (Setup_fdre_C_D)       -0.200   999.800    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                998.777    

Slack (MET) :             999.055ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.346%)  route 0.387ns (52.654%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.387     0.735    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y112        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X80Y112        FDRE (Setup_fdre_C_D)       -0.210   999.790    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                999.055    

Slack (MET) :             999.151ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.646ns  (logic 0.398ns (61.640%)  route 0.248ns (38.360%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.248     0.646    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X110Y79        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)       -0.203   999.797    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.797    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                999.151    

Slack (MET) :             999.200ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.283%)  route 0.346ns (47.717%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y111        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.346     0.725    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X80Y112        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X80Y112        FDRE (Setup_fdre_C_D)       -0.075   999.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                999.200    

Slack (MET) :             999.206ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.582ns  (logic 0.348ns (59.816%)  route 0.234ns (40.184%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y111        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.234     0.582    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y110        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X80Y110        FDRE (Setup_fdre_C_D)       -0.212   999.788    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                999.206    

Slack (MET) :             999.208ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.717ns  (logic 0.379ns (52.828%)  route 0.338ns (47.172%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X81Y111        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.338     0.717    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X81Y112        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X81Y112        FDRE (Setup_fdre_C_D)       -0.075   999.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                999.208    

Slack (MET) :             999.241ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.684ns  (logic 0.433ns (63.280%)  route 0.251ns (36.720%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.251     0.684    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X110Y79        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)       -0.075   999.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                999.241    

Slack (MET) :             999.265ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.660ns  (logic 0.433ns (65.649%)  route 0.227ns (34.351%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227     0.660    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X109Y80        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)       -0.075   999.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                999.265    

Slack (MET) :             999.265ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.660ns  (logic 0.433ns (65.649%)  route 0.227ns (34.351%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDRE                         0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y78        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.227     0.660    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X109Y78        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y78        FDRE (Setup_fdre_C_D)       -0.075   999.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                999.265    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.964ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.964ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.216%)  route 0.476ns (57.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.476     0.824    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.212    19.788    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 18.964    

Slack (MET) :             18.984ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.808ns  (logic 0.348ns (43.092%)  route 0.460ns (56.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.460     0.808    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X61Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.208    19.792    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                 18.984    

Slack (MET) :             19.041ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.750ns  (logic 0.348ns (46.401%)  route 0.402ns (53.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.402     0.750    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y77         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y77         FDRE (Setup_fdre_C_D)       -0.209    19.791    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 19.041    

Slack (MET) :             19.078ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.861%)  route 0.364ns (51.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.364     0.712    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X87Y78         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)       -0.210    19.790    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 19.078    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.838ns  (logic 0.379ns (45.208%)  route 0.459ns (54.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.459     0.838    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.073    19.927    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 19.089    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.604%)  route 0.452ns (54.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.452     0.831    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X84Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y80         FDRE (Setup_fdre_C_D)       -0.075    19.925    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.096ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.148%)  route 0.346ns (49.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.346     0.694    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y79         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.210    19.790    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 19.096    

Slack (MET) :             19.097ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.696ns  (logic 0.348ns (50.013%)  route 0.348ns (49.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.348     0.696    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X84Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y80         FDRE (Setup_fdre_C_D)       -0.207    19.793    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                 19.097    

Slack (MET) :             19.112ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.185%)  route 0.374ns (51.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y76         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X86Y76         FDRE (Setup_fdre_C_D)       -0.166    19.834    AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 19.112    

Slack (MET) :             19.124ns  (required time - arrival time)
  Source:                 AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.843ns  (logic 0.379ns (44.974%)  route 0.464ns (55.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80                                      0.000     0.000 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.464     0.843    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y80         FDRE                                         r  AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.033    19.967    AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 19.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.433ns (10.558%)  route 3.668ns (89.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.668     8.929    clk_rst
    SLICE_X44Y35         FDCE                                         f  ro_dac_1_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  ro_dac_1_data_reg[11]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[11]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.433ns (10.558%)  route 3.668ns (89.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.668     8.929    clk_rst
    SLICE_X44Y35         FDCE                                         f  ro_dac_1_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  ro_dac_1_data_reg[13]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.433ns (10.558%)  route 3.668ns (89.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.668     8.929    clk_rst
    SLICE_X44Y35         FDCE                                         f  ro_dac_1_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  ro_dac_1_data_reg[1]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.433ns (10.567%)  route 3.665ns (89.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.665     8.925    clk_rst
    SLICE_X45Y35         FDCE                                         f  ro_dac_1_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  ro_dac_1_data_reg[3]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.433ns (10.567%)  route 3.665ns (89.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.665     8.925    clk_rst
    SLICE_X45Y35         FDCE                                         f  ro_dac_1_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  ro_dac_1_data_reg[5]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.433ns (10.567%)  route 3.665ns (89.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.665     8.925    clk_rst
    SLICE_X45Y35         FDCE                                         f  ro_dac_1_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  ro_dac_1_data_reg[8]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[8]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.433ns (10.567%)  route 3.665ns (89.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 24.388 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.665     8.925    clk_rst
    SLICE_X45Y35         FDCE                                         f  ro_dac_1_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.247    24.388    clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  ro_dac_1_data_reg[9]/C
                         clock pessimism              0.246    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.331    24.268    ro_dac_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.553ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.433ns (11.134%)  route 3.456ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.456     8.716    clk_rst
    SLICE_X44Y38         FDCE                                         f  ro_dac_1_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.249    24.390    clk_IBUF_BUFG
    SLICE_X44Y38         FDCE                                         r  ro_dac_1_data_reg[12]/C
                         clock pessimism              0.246    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.331    24.270    ro_dac_1_data_reg[12]
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 15.553    

Slack (MET) :             15.553ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.433ns (11.134%)  route 3.456ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.456     8.716    clk_rst
    SLICE_X44Y38         FDCE                                         f  ro_dac_1_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.249    24.390    clk_IBUF_BUFG
    SLICE_X44Y38         FDCE                                         r  ro_dac_1_data_reg[4]/C
                         clock pessimism              0.246    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.331    24.270    ro_dac_1_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 15.553    

Slack (MET) :             15.553ns  (required time - arrival time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ro_dac_1_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.433ns (11.134%)  route 3.456ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.440     4.827    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.433     5.260 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          3.456     8.716    clk_rst
    SLICE_X44Y38         FDCE                                         f  ro_dac_1_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.249    24.390    clk_IBUF_BUFG
    SLICE_X44Y38         FDCE                                         r  ro_dac_1_data_reg[7]/C
                         clock pessimism              0.246    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.331    24.270    ro_dac_1_data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 15.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (28.004%)  route 0.422ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.422     2.127    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y78         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.835     2.049    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]/C
                         clock pessimism             -0.482     1.567    
    SLICE_X56Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.475    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (28.004%)  route 0.422ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.422     2.127    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y78         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.835     2.049    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]/C
                         clock pessimism             -0.482     1.567    
    SLICE_X56Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.475    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (28.004%)  route 0.422ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.422     2.127    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y78         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.835     2.049    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]/C
                         clock pessimism             -0.482     1.567    
    SLICE_X56Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.475    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (28.004%)  route 0.422ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.422     2.127    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y78         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.835     2.049    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y78         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]/C
                         clock pessimism             -0.482     1.567    
    SLICE_X56Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.475    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.310%)  route 0.484ns (74.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.484     2.190    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y77         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.834     2.048    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.474    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.310%)  route 0.484ns (74.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.484     2.190    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y77         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.834     2.048    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.474    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.310%)  route 0.484ns (74.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.484     2.190    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y77         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.834     2.048    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.474    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.310%)  route 0.484ns (74.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.484     2.190    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y77         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.834     2.048    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y77         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.474    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.021%)  route 0.616ns (78.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.616     2.322    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y75         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.831     2.045    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y75         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]/C
                         clock pessimism             -0.482     1.563    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.471    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 rst_gen_module_clk50M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.021%)  route 0.616ns (78.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.576     1.542    rst_gen_module_clk50M_rst/clk
    SLICE_X82Y81         FDRE                                         r  rst_gen_module_clk50M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.164     1.706 f  rst_gen_module_clk50M_rst/ro_rst_reg/Q
                         net (fo=83, routed)          0.616     2.322    AXIS_BUF_2CLK_8X2048_U0/AR[0]
    SLICE_X56Y75         FDCE                                         f  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.831     2.045    AXIS_BUF_2CLK_8X2048_U0/clk
    SLICE_X56Y75         FDCE                                         r  AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[1]/C
                         clock pessimism             -0.482     1.563    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.471    AXIS_BUF_2CLK_8X2048_U0/r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.851    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_len_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.433ns (7.549%)  route 5.303ns (92.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9.290 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.303     7.407    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/w_udp_clk_rst
    SLICE_X63Y93         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_len_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.288     9.290    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/i_udp_stack_clk
    SLICE_X63Y93         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_len_reg[5]/C
                         clock pessimism              0.012     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.331     8.888    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_len_reg[5]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.433ns (7.549%)  route 5.303ns (92.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9.290 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.303     7.407    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/w_udp_clk_rst
    SLICE_X62Y93         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.288     9.290    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/i_udp_stack_clk
    SLICE_X62Y93         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[6]/C
                         clock pessimism              0.012     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.292     8.927    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[6]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.433ns (7.549%)  route 5.303ns (92.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9.290 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.303     7.407    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/w_udp_clk_rst
    SLICE_X62Y93         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.288     9.290    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/i_udp_stack_clk
    SLICE_X62Y93         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[7]/C
                         clock pessimism              0.012     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.292     8.927    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ri_mac_data_1d_reg[7]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.433ns (7.549%)  route 5.303ns (92.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9.290 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.303     7.407    UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/w_udp_clk_rst
    SLICE_X62Y93         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.288     9.290    UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/i_udp_stack_clk
    SLICE_X62Y93         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[5]/C
                         clock pessimism              0.012     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.292     8.927    UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.433ns (7.549%)  route 5.303ns (92.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9.290 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.303     7.407    UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/w_udp_clk_rst
    SLICE_X62Y93         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.288     9.290    UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/i_udp_stack_clk
    SLICE_X62Y93         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[7]/C
                         clock pessimism              0.012     9.302    
                         clock uncertainty           -0.083     9.219    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.292     8.927    UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_rx_u0/ri_ip_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.433ns (7.534%)  route 5.314ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 9.347 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.314     7.418    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/w_udp_clk_rst
    SLICE_X95Y88         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.345     9.347    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/i_udp_stack_clk
    SLICE_X95Y88         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[10]/C
                         clock pessimism              0.012     9.359    
                         clock uncertainty           -0.083     9.276    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.331     8.945    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.433ns (7.534%)  route 5.314ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 9.347 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.314     7.418    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/w_udp_clk_rst
    SLICE_X95Y88         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.345     9.347    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/i_udp_stack_clk
    SLICE_X95Y88         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[11]/C
                         clock pessimism              0.012     9.359    
                         clock uncertainty           -0.083     9.276    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.331     8.945    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.433ns (7.534%)  route 5.314ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 9.347 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.314     7.418    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/w_udp_clk_rst
    SLICE_X95Y88         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.345     9.347    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/i_udp_stack_clk
    SLICE_X95Y88         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[9]/C
                         clock pessimism              0.012     9.359    
                         clock uncertainty           -0.083     9.276    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.331     8.945    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_valid_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.433ns (7.534%)  route 5.314ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 9.347 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.314     7.418    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/w_udp_clk_rst
    SLICE_X95Y88         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.345     9.347    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/i_udp_stack_clk
    SLICE_X95Y88         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_valid_reg[0]/C
                         clock pessimism              0.012     9.359    
                         clock uncertainty           -0.083     9.276    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.331     8.945    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_valid_reg[0]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rst_gen_module_125M_rst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/ro_arp_seek_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.433ns (7.534%)  route 5.314ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 9.347 - 8.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.552     1.552    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.669     1.671    rst_gen_module_125M_rst/i_udp_stack_clk
    SLICE_X100Y116       FDRE                                         r  rst_gen_module_125M_rst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.433     2.104 f  rst_gen_module_125M_rst/ro_rst_reg/Q
                         net (fo=1363, routed)        5.314     7.418    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/w_udp_clk_rst
    SLICE_X95Y88         FDCE                                         f  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/ro_arp_seek_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.386     9.386    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     6.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.925    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        1.345     9.347    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/i_udp_stack_clk
    SLICE_X95Y88         FDCE                                         r  UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/ro_arp_seek_valid_reg/C
                         clock pessimism              0.012     9.359    
                         clock uncertainty           -0.083     9.276    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.331     8.945    UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/ro_arp_seek_valid_reg
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.251%)  route 0.329ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.329     1.106    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X108Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X108Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[15]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.251%)  route 0.329ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.329     1.106    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X108Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X108Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[17]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.251%)  route 0.329ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.329     1.106    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X108Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X108Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[1]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.251%)  route 0.329ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.329     1.106    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X108Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X108Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[25]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[14]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.873%)  route 0.320ns (66.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.320     1.097    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X107Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X107Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[14]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X107Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     0.896    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.873%)  route 0.320ns (66.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.320     1.097    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X107Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X107Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[4]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X107Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     0.896    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.873%)  route 0.320ns (66.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.320     1.097    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X107Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X107Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[9]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X107Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     0.896    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.614%)  route 0.324ns (66.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.324     1.101    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X106Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X106Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[20]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     0.896    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.614%)  route 0.324ns (66.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.324     1.101    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X106Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X106Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[28]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     0.896    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[30]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.614%)  route 0.324ns (66.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.597     0.597    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.611     0.613    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/i_udp_stack_clk
    SLICE_X104Y99        FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDPE (Prop_fdpe_C_Q)         0.164     0.777 f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg/Q
                         net (fo=33, routed)          0.324     1.101    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/AS[0]
    SLICE_X106Y100       FDPE                                         f  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.864     0.864    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=2120, routed)        0.994     0.996    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/i_udp_stack_clk
    SLICE_X106Y100       FDPE                                         r  UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[30]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     0.896    UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/CRC32_D8_u0/crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.777ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.153ns  (logic 0.379ns (32.879%)  route 0.774ns (67.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.774     1.153    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X107Y78        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y78        FDRE (Setup_fdre_C_D)       -0.070     7.930    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.765%)  route 0.466ns (57.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.466     0.814    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X111Y79        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)       -0.209     7.791    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.552%)  route 0.384ns (52.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.384     0.732    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y113        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X86Y113        FDRE (Setup_fdre_C_D)       -0.165     7.835    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.597%)  route 0.370ns (49.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.370     0.749    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X84Y113        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X84Y113        FDRE (Setup_fdre_C_D)       -0.075     7.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.378%)  route 0.389ns (50.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.389     0.768    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y113        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X86Y113        FDRE (Setup_fdre_C_D)       -0.033     7.967    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.574ns  (logic 0.348ns (60.676%)  route 0.226ns (39.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.226     0.574    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y79        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)       -0.208     7.792    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.589ns  (logic 0.348ns (59.076%)  route 0.241ns (40.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.241     0.589    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y113        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X86Y113        FDRE (Setup_fdre_C_D)       -0.166     7.834    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.617ns  (logic 0.379ns (61.422%)  route 0.238ns (38.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X84Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.238     0.617    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y111        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X84Y111        FDRE (Setup_fdre_C_D)       -0.075     7.925    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.615ns  (logic 0.379ns (61.603%)  route 0.236ns (38.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.236     0.615    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X84Y113        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X84Y113        FDRE (Setup_fdre_C_D)       -0.073     7.927    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.606ns  (logic 0.379ns (62.511%)  route 0.227ns (37.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79                                     0.000     0.000 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.227     0.606    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X111Y79        FDRE                                         r  GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)       -0.073     7.927    GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  7.321    





