{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Component: myproject"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
            , "line":46
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"myproject.B1.start"
          , "data":
          ["Yes", ">=196", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"User-constrained II."
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across myproject.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"firmware/nnet_utils/nnet_activation.h"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"firmware/nnet_utils/nnet_activation.h"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"firmware/nnet_utils/nnet_dense.h"
                    , "line":117
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"firmware/nnet_utils/nnet_dense.h"
                    , "line":117
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"firmware/nnet_utils/nnet_dense.h"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"firmware/nnet_utils/nnet_dense.h"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"myproject.B5"
              , "data":
              ["Yes", "2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                    , "line":123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Data dependency"
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"ir (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"123"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.59 clock cycle 41-bit Integer Add Operation (%L > %L > %L > %L > %L > %L, %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"317"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"614"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"133"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_mult.h"
                              , "line":"65"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"739"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"710"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"711"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"712"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.53 clock cycle 32-bit Integer Add Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"63"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"123"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual : Loops in Components"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/nnet_utils/nnet_dense.h"
                        , "line":127
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/nnet_utils/nnet_dense.h"
                        , "line":127
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/nnet_utils/nnet_dense.h"
                        , "line":140
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/nnet_utils/nnet_dense.h"
                        , "line":140
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"myproject.B4"
              , "data":
              ["Yes", "2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                    , "line":123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Data dependency"
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"ir (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"123"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"1.53 clock cycle 32-bit Integer Add Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"69"
                        }
                        , {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"163"
                        }
                        , {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"123"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"layer6_out (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"1.53 clock cycle 32-bit Integer Add Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"69"
                        }
                        , {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"163"
                        }
                        , {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"123"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"layer6_out (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 11 failing nodes are listed."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.53 clock cycle 32-bit Integer Add Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"123"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.48 clock cycle 24-bit Integer Add Operation (%L > %L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                              , "line":"69"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"163"
                            }
                            , {
                              "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"800"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                              , "line":"749"
                            }
                            , {
                              "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_int.h"
                              , "line":"719"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"layer6_out (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"1.53 clock cycle 32-bit Integer Add Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"69"
                        }
                        , {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"163"
                        }
                        , {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"123"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual : Loops in Components"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
