<profile>

<section name = "Vivado HLS Report for 'p_nn_hls_src_digitRe'" level="0">
<item name = "Date">Tue Dec 18 11:03:27 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">nn_hls</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.79, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 55</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 66, 239</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 33</column>
<column name="Register">-, -, 6, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="digitRecognizer_fKfY_U42">digitRecognizer_fKfY, 0, 0, 66, 239</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_35_fu_108_p2">and, 0, 0, 2, 1, 1</column>
<column name="notlhs_fu_92_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notrhs_fu_98_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_s_fu_104_p2">or, 0, 0, 2, 1, 1</column>
<column name="hiddenOut_d0">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="o_0_i_i_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="notlhs_reg_131">1, 0, 1, 0</column>
<column name="notrhs_reg_136">1, 0, 1, 0</column>
<column name="tmp_34_reg_141">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, __nn_hls/src/digitRe, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="hiddenOut_address0">out, 5, ap_memory, hiddenOut, array</column>
<column name="hiddenOut_ce0">out, 1, ap_memory, hiddenOut, array</column>
<column name="hiddenOut_we0">out, 1, ap_memory, hiddenOut, array</column>
<column name="hiddenOut_d0">out, 32, ap_memory, hiddenOut, array</column>
<column name="o_0_i_i_dout">in, 6, ap_fifo, o_0_i_i, pointer</column>
<column name="o_0_i_i_empty_n">in, 1, ap_fifo, o_0_i_i, pointer</column>
<column name="o_0_i_i_read">out, 1, ap_fifo, o_0_i_i, pointer</column>
</table>
</item>
</section>
</profile>
