<stg><name>gravity</name>


<trans_list>

<trans id="8262" from="1" to="2">
<condition id="2705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8263" from="2" to="3">
<condition id="2706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8264" from="3" to="4">
<condition id="2707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8265" from="4" to="5">
<condition id="2708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8266" from="5" to="6">
<condition id="2709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8267" from="6" to="7">
<condition id="2710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8268" from="7" to="8">
<condition id="2711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8269" from="8" to="9">
<condition id="2712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8270" from="9" to="10">
<condition id="2713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8271" from="10" to="11">
<condition id="2714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8272" from="11" to="12">
<condition id="2715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8273" from="12" to="13">
<condition id="2716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8274" from="13" to="14">
<condition id="2717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8275" from="14" to="15">
<condition id="2718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8276" from="15" to="16">
<condition id="2719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8277" from="16" to="17">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8278" from="17" to="18">
<condition id="2721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8279" from="18" to="19">
<condition id="2722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8280" from="19" to="20">
<condition id="2723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8281" from="20" to="21">
<condition id="2724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8282" from="21" to="22">
<condition id="2725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8283" from="22" to="23">
<condition id="2726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8284" from="23" to="24">
<condition id="2727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8285" from="24" to="25">
<condition id="2728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8286" from="25" to="26">
<condition id="2729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8287" from="26" to="27">
<condition id="2730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8288" from="27" to="28">
<condition id="2731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8289" from="28" to="29">
<condition id="2732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8290" from="29" to="30">
<condition id="2733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8291" from="30" to="31">
<condition id="2734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8292" from="31" to="32">
<condition id="2735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8293" from="32" to="33">
<condition id="2736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8294" from="33" to="34">
<condition id="2737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8295" from="34" to="35">
<condition id="2738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8296" from="35" to="36">
<condition id="2739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8297" from="36" to="37">
<condition id="2740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8298" from="37" to="38">
<condition id="2741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8299" from="38" to="39">
<condition id="2742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8300" from="39" to="40">
<condition id="2743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8301" from="40" to="41">
<condition id="2744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8302" from="41" to="42">
<condition id="2745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:0  %p_x_V_0_load = load i27* @p_x_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_x_V_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1  %p_x_V_1_load = load i27* @p_x_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_x_V_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2  %p_Val2_12_0_1 = sub i27 %p_x_V_0_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3  %p_y_V_0_load = load i27* @p_y_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_y_V_0_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4  %p_y_V_1_load = load i27* @p_y_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_y_V_1_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5  %p_Val2_15_0_1 = sub i27 %p_y_V_0_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6  %p_z_V_0_load = load i27* @p_z_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_z_V_0_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:7  %p_z_V_1_load = load i27* @p_z_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_z_V_1_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:8  %p_Val2_18_0_1 = sub i27 %p_z_V_0_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:9  %OP1_V_5_0_1_cast = sext i27 %p_Val2_12_0_1 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_0_1_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:10  %OP1_V_6_0_1_cast = sext i27 %p_Val2_15_0_1 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_0_1_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:11  %tmp_2820_0_1 = mul i41 %OP1_V_5_0_1_cast, %OP1_V_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_0_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:12  %tmp_2919_0_1 = mul i41 %OP1_V_6_0_1_cast, %OP1_V_6_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_0_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:13  %p_Val2_20_0_1 = add i41 %tmp_2919_0_1, %tmp_2820_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:14  %OP1_V_7_0_1_cast = sext i27 %p_Val2_18_0_1 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_0_1_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:15  %tmp_3118_0_1_cast = mul i41 %OP1_V_7_0_1_cast, %OP1_V_7_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_0_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:16  %p_Val2_21_0_1 = add i41 %p_Val2_20_0_1, %tmp_3118_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:17  %tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:20  %tmp_584 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:86  %p_x_V_2_load = load i27* @p_x_V_2, align 8

]]></Node>
<StgValue><ssdm name="p_x_V_2_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:87  %p_Val2_12_0_2 = sub i27 %p_x_V_0_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:88  %p_y_V_2_load = load i27* @p_y_V_2, align 8

]]></Node>
<StgValue><ssdm name="p_y_V_2_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:89  %p_Val2_15_0_2 = sub i27 %p_y_V_0_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:90  %p_z_V_2_load = load i27* @p_z_V_2, align 8

]]></Node>
<StgValue><ssdm name="p_z_V_2_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:91  %p_Val2_18_0_2 = sub i27 %p_z_V_0_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:92  %tmp_2 = sext i27 %p_Val2_12_0_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:93  %tmp_3 = sext i27 %p_Val2_15_0_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:94  %tmp_2820_0_2 = mul i41 %tmp_2, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2820_0_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:95  %tmp_2919_0_2 = mul i41 %tmp_3, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_2919_0_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:96  %p_Val2_20_0_2 = add i41 %tmp_2919_0_2, %tmp_2820_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:97  %tmp_4 = sext i27 %p_Val2_18_0_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:98  %tmp_3118_0_2_cast = mul i41 %tmp_4, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_3118_0_2_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:99  %p_Val2_21_0_2 = add i41 %p_Val2_20_0_2, %tmp_3118_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:100  %tmp_5 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:103  %tmp_592 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:178  %p_x_V_3_load = load i27* @p_x_V_3, align 8

]]></Node>
<StgValue><ssdm name="p_x_V_3_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:179  %p_Val2_12_0_3 = sub i27 %p_x_V_0_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:180  %p_y_V_3_load = load i27* @p_y_V_3, align 4

]]></Node>
<StgValue><ssdm name="p_y_V_3_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:181  %p_Val2_15_0_3 = sub i27 %p_y_V_0_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:182  %p_z_V_3_load = load i27* @p_z_V_3, align 8

]]></Node>
<StgValue><ssdm name="p_z_V_3_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:183  %p_Val2_18_0_3 = sub i27 %p_z_V_0_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:184  %tmp_10 = sext i27 %p_Val2_12_0_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:185  %tmp_11 = sext i27 %p_Val2_15_0_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:186  %tmp_2820_0_3 = mul i41 %tmp_10, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_2820_0_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:187  %tmp_2919_0_3 = mul i41 %tmp_11, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_2919_0_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:188  %p_Val2_20_0_3 = add i41 %tmp_2919_0_3, %tmp_2820_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:189  %tmp_12 = sext i27 %p_Val2_18_0_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:190  %tmp_3118_0_3_cast = mul i41 %tmp_12, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_3118_0_3_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:191  %p_Val2_21_0_3 = add i41 %p_Val2_20_0_3, %tmp_3118_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:192  %tmp_13 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:195  %tmp_600 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:270  %p_x_V_4_load = load i27* @p_x_V_4, align 16

]]></Node>
<StgValue><ssdm name="p_x_V_4_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:271  %p_Val2_12_0_4 = sub i27 %p_x_V_0_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:272  %p_y_V_4_load = load i27* @p_y_V_4, align 16

]]></Node>
<StgValue><ssdm name="p_y_V_4_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:273  %p_Val2_15_0_4 = sub i27 %p_y_V_0_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_4"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:274  %p_z_V_4_load = load i27* @p_z_V_4, align 16

]]></Node>
<StgValue><ssdm name="p_z_V_4_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:275  %p_Val2_18_0_4 = sub i27 %p_z_V_0_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:276  %tmp_19 = sext i27 %p_Val2_12_0_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:277  %tmp_20 = sext i27 %p_Val2_15_0_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:278  %tmp_2820_0_4 = mul i41 %tmp_19, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_2820_0_4"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:279  %tmp_2919_0_4 = mul i41 %tmp_20, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_2919_0_4"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:280  %p_Val2_20_0_4 = add i41 %tmp_2919_0_4, %tmp_2820_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:281  %tmp_21 = sext i27 %p_Val2_18_0_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:282  %tmp_3118_0_4_cast = mul i41 %tmp_21, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_3118_0_4_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:283  %p_Val2_21_0_4 = add i41 %p_Val2_20_0_4, %tmp_3118_0_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_4"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:284  %tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:287  %tmp_608 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:362  %p_x_V_5_load = load i27* @p_x_V_5, align 8

]]></Node>
<StgValue><ssdm name="p_x_V_5_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:363  %p_Val2_12_0_5 = sub i27 %p_x_V_0_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_5"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:364  %p_y_V_5_load = load i27* @p_y_V_5, align 4

]]></Node>
<StgValue><ssdm name="p_y_V_5_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:365  %p_Val2_15_0_5 = sub i27 %p_y_V_0_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_5"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:366  %p_z_V_5_load = load i27* @p_z_V_5, align 8

]]></Node>
<StgValue><ssdm name="p_z_V_5_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:367  %p_Val2_18_0_5 = sub i27 %p_z_V_0_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:368  %tmp_28 = sext i27 %p_Val2_12_0_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:369  %tmp_29 = sext i27 %p_Val2_15_0_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:370  %tmp_2820_0_5 = mul i41 %tmp_28, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_2820_0_5"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:371  %tmp_2919_0_5 = mul i41 %tmp_29, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_2919_0_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:372  %p_Val2_20_0_5 = add i41 %tmp_2919_0_5, %tmp_2820_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_5"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:373  %tmp_30 = sext i27 %p_Val2_18_0_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:374  %tmp_3118_0_5_cast = mul i41 %tmp_30, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_3118_0_5_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:375  %p_Val2_21_0_5 = add i41 %p_Val2_20_0_5, %tmp_3118_0_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_5"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:376  %tmp_31 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:379  %tmp_616 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:815  %p_Val2_12_1_2 = sub i27 %p_x_V_1_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:816  %p_Val2_15_1_2 = sub i27 %p_y_V_1_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:817  %p_Val2_18_1_2 = sub i27 %p_z_V_1_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:818  %tmp_66 = sext i27 %p_Val2_12_1_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:819  %tmp_67 = sext i27 %p_Val2_15_1_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:820  %tmp_2820_1_2 = mul i41 %tmp_66, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_2820_1_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:821  %tmp_2919_1_2 = mul i41 %tmp_67, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_2919_1_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:822  %p_Val2_20_1_2 = add i41 %tmp_2919_1_2, %tmp_2820_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:823  %tmp_68 = sext i27 %p_Val2_18_1_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:824  %tmp_3118_1_2_cast = mul i41 %tmp_68, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_3118_1_2_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:825  %p_Val2_21_1_2 = add i41 %p_Val2_20_1_2, %tmp_3118_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:826  %tmp_69 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:829  %tmp_656 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:904  %p_Val2_12_1_3 = sub i27 %p_x_V_1_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_3"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:905  %p_Val2_15_1_3 = sub i27 %p_y_V_1_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:906  %p_Val2_18_1_3 = sub i27 %p_z_V_1_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_3"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:907  %tmp_75 = sext i27 %p_Val2_12_1_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:908  %tmp_76 = sext i27 %p_Val2_15_1_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:909  %tmp_2820_1_3 = mul i41 %tmp_75, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_2820_1_3"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:910  %tmp_2919_1_3 = mul i41 %tmp_76, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_2919_1_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:911  %p_Val2_20_1_3 = add i41 %tmp_2919_1_3, %tmp_2820_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_3"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:912  %tmp_77 = sext i27 %p_Val2_18_1_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:913  %tmp_3118_1_3_cast = mul i41 %tmp_77, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_3118_1_3_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:914  %p_Val2_21_1_3 = add i41 %p_Val2_20_1_3, %tmp_3118_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:915  %tmp_78 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:918  %tmp_664 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:993  %p_Val2_12_1_4 = sub i27 %p_x_V_1_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:994  %p_Val2_15_1_4 = sub i27 %p_y_V_1_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:995  %p_Val2_18_1_4 = sub i27 %p_z_V_1_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:996  %tmp_84 = sext i27 %p_Val2_12_1_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:997  %tmp_85 = sext i27 %p_Val2_15_1_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:998  %tmp_2820_1_4 = mul i41 %tmp_84, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_2820_1_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:999  %tmp_2919_1_4 = mul i41 %tmp_85, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_2919_1_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1000  %p_Val2_20_1_4 = add i41 %tmp_2919_1_4, %tmp_2820_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1001  %tmp_86 = sext i27 %p_Val2_18_1_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1002  %tmp_3118_1_4_cast = mul i41 %tmp_86, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_3118_1_4_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1003  %p_Val2_21_1_4 = add i41 %p_Val2_20_1_4, %tmp_3118_1_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_4"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1004  %tmp_87 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1007  %tmp_672 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1082  %p_Val2_12_1_5 = sub i27 %p_x_V_1_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1083  %p_Val2_15_1_5 = sub i27 %p_y_V_1_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1084  %p_Val2_18_1_5 = sub i27 %p_z_V_1_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1085  %tmp_93 = sext i27 %p_Val2_12_1_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1086  %tmp_94 = sext i27 %p_Val2_15_1_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1087  %tmp_2820_1_5 = mul i41 %tmp_93, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_2820_1_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1088  %tmp_2919_1_5 = mul i41 %tmp_94, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_2919_1_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1089  %p_Val2_20_1_5 = add i41 %tmp_2919_1_5, %tmp_2820_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1090  %tmp_95 = sext i27 %p_Val2_18_1_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1091  %tmp_3118_1_5_cast = mul i41 %tmp_95, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_3118_1_5_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1092  %p_Val2_21_1_5 = add i41 %p_Val2_20_1_5, %tmp_3118_1_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_5"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1093  %tmp_96 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1096  %tmp_680 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1523  %p_Val2_12_2_1 = sub i27 %p_x_V_2_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1524  %p_Val2_15_2_1 = sub i27 %p_y_V_2_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_1"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1525  %p_Val2_18_2_1 = sub i27 %p_z_V_2_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1526  %tmp_131 = sext i27 %p_Val2_12_2_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1527  %tmp_132 = sext i27 %p_Val2_15_2_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1528  %tmp_2820_2_1 = mul i41 %tmp_131, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_2820_2_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1529  %tmp_2919_2_1 = mul i41 %tmp_132, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_2919_2_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1530  %p_Val2_20_2_1 = add i41 %tmp_2919_2_1, %tmp_2820_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1531  %tmp_188 = sext i27 %p_Val2_18_2_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1532  %tmp_3118_2_1_cast = mul i41 %tmp_188, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_3118_2_1_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1533  %p_Val2_21_2_1 = add i41 %p_Val2_20_2_1, %tmp_3118_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1534  %tmp_189 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1537  %tmp_720 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1612  %p_Val2_12_2_3 = sub i27 %p_x_V_2_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_3"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1613  %p_Val2_15_2_3 = sub i27 %p_y_V_2_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1614  %p_Val2_18_2_3 = sub i27 %p_z_V_2_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_3"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1615  %tmp_194 = sext i27 %p_Val2_12_2_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1616  %tmp_195 = sext i27 %p_Val2_15_2_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1617  %tmp_2820_2_3 = mul i41 %tmp_194, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_2820_2_3"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1618  %tmp_2919_2_3 = mul i41 %tmp_195, %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_2919_2_3"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1619  %p_Val2_20_2_3 = add i41 %tmp_2919_2_3, %tmp_2820_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_3"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1620  %tmp_196 = sext i27 %p_Val2_18_2_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1621  %tmp_3118_2_3_cast = mul i41 %tmp_196, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_3118_2_3_cast"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1622  %p_Val2_21_2_3 = add i41 %p_Val2_20_2_3, %tmp_3118_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_3"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1623  %tmp_197 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1626  %tmp_728 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1701  %p_Val2_12_2_4 = sub i27 %p_x_V_2_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_4"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1702  %p_Val2_15_2_4 = sub i27 %p_y_V_2_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_4"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1703  %p_Val2_18_2_4 = sub i27 %p_z_V_2_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_4"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1704  %tmp_202 = sext i27 %p_Val2_12_2_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1705  %tmp_203 = sext i27 %p_Val2_15_2_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1706  %tmp_2820_2_4 = mul i41 %tmp_202, %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_2820_2_4"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1707  %tmp_2919_2_4 = mul i41 %tmp_203, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_2919_2_4"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1708  %p_Val2_20_2_4 = add i41 %tmp_2919_2_4, %tmp_2820_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_4"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1709  %tmp_204 = sext i27 %p_Val2_18_2_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1710  %tmp_3118_2_4_cast = mul i41 %tmp_204, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_3118_2_4_cast"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1711  %p_Val2_21_2_4 = add i41 %p_Val2_20_2_4, %tmp_3118_2_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_4"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1712  %tmp_205 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1715  %tmp_736 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1790  %p_Val2_12_2_5 = sub i27 %p_x_V_2_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_5"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1791  %p_Val2_15_2_5 = sub i27 %p_y_V_2_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_5"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1792  %p_Val2_18_2_5 = sub i27 %p_z_V_2_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_5"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1793  %tmp_210 = sext i27 %p_Val2_12_2_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1794  %tmp_211 = sext i27 %p_Val2_15_2_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1795  %tmp_2820_2_5 = mul i41 %tmp_210, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_2820_2_5"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1796  %tmp_2919_2_5 = mul i41 %tmp_211, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_2919_2_5"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1797  %p_Val2_20_2_5 = add i41 %tmp_2919_2_5, %tmp_2820_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_5"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1798  %tmp_212 = sext i27 %p_Val2_18_2_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1799  %tmp_3118_2_5_cast = mul i41 %tmp_212, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_3118_2_5_cast"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1800  %p_Val2_21_2_5 = add i41 %p_Val2_20_2_5, %tmp_3118_2_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_5"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1801  %tmp_213 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1804  %tmp_744 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2231  %p_Val2_12_3_1 = sub i27 %p_x_V_3_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2232  %p_Val2_15_3_1 = sub i27 %p_y_V_3_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2233  %p_Val2_18_3_1 = sub i27 %p_z_V_3_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_1"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2234  %tmp_243 = sext i27 %p_Val2_12_3_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2235  %tmp_244 = sext i27 %p_Val2_15_3_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2236  %tmp_2820_3_1 = mul i41 %tmp_243, %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_2820_3_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2237  %tmp_2919_3_1 = mul i41 %tmp_244, %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_2919_3_1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2238  %p_Val2_20_3_1 = add i41 %tmp_2919_3_1, %tmp_2820_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2239  %tmp_245 = sext i27 %p_Val2_18_3_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2240  %tmp_3118_3_1_cast = mul i41 %tmp_245, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_3118_3_1_cast"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2241  %p_Val2_21_3_1 = add i41 %p_Val2_20_3_1, %tmp_3118_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_1"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2242  %tmp_246 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2245  %tmp_784 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2320  %p_Val2_12_3_2 = sub i27 %p_x_V_3_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_2"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2321  %p_Val2_15_3_2 = sub i27 %p_y_V_3_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_2"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2322  %p_Val2_18_3_2 = sub i27 %p_z_V_3_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_2"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2323  %tmp_251 = sext i27 %p_Val2_12_3_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2324  %tmp_252 = sext i27 %p_Val2_15_3_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2325  %tmp_2820_3_2 = mul i41 %tmp_251, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_2820_3_2"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2326  %tmp_2919_3_2 = mul i41 %tmp_252, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_2919_3_2"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2327  %p_Val2_20_3_2 = add i41 %tmp_2919_3_2, %tmp_2820_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_2"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2328  %tmp_253 = sext i27 %p_Val2_18_3_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2329  %tmp_3118_3_2_cast = mul i41 %tmp_253, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_3118_3_2_cast"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2330  %p_Val2_21_3_2 = add i41 %p_Val2_20_3_2, %tmp_3118_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_2"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2331  %tmp_254 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2334  %tmp_792 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2409  %p_Val2_12_3_4 = sub i27 %p_x_V_3_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_4"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2410  %p_Val2_15_3_4 = sub i27 %p_y_V_3_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_4"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2411  %p_Val2_18_3_4 = sub i27 %p_z_V_3_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_4"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2412  %tmp_259 = sext i27 %p_Val2_12_3_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2413  %tmp_260 = sext i27 %p_Val2_15_3_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2414  %tmp_2820_3_4 = mul i41 %tmp_259, %tmp_259

]]></Node>
<StgValue><ssdm name="tmp_2820_3_4"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2415  %tmp_2919_3_4 = mul i41 %tmp_260, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_2919_3_4"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2416  %p_Val2_20_3_4 = add i41 %tmp_2919_3_4, %tmp_2820_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_4"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2417  %tmp_261 = sext i27 %p_Val2_18_3_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2418  %tmp_3118_3_4_cast = mul i41 %tmp_261, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_3118_3_4_cast"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2419  %p_Val2_21_3_4 = add i41 %p_Val2_20_3_4, %tmp_3118_3_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_4"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2420  %tmp_262 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2423  %tmp_800 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2498  %p_Val2_12_3_5 = sub i27 %p_x_V_3_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_5"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2499  %p_Val2_15_3_5 = sub i27 %p_y_V_3_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_5"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2500  %p_Val2_18_3_5 = sub i27 %p_z_V_3_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_5"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2501  %tmp_267 = sext i27 %p_Val2_12_3_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2502  %tmp_268 = sext i27 %p_Val2_15_3_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2503  %tmp_2820_3_5 = mul i41 %tmp_267, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp_2820_3_5"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2504  %tmp_2919_3_5 = mul i41 %tmp_268, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp_2919_3_5"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2505  %p_Val2_20_3_5 = add i41 %tmp_2919_3_5, %tmp_2820_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_5"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2506  %tmp_269 = sext i27 %p_Val2_18_3_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2507  %tmp_3118_3_5_cast = mul i41 %tmp_269, %tmp_269

]]></Node>
<StgValue><ssdm name="tmp_3118_3_5_cast"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2508  %p_Val2_21_3_5 = add i41 %p_Val2_20_3_5, %tmp_3118_3_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_5"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2509  %tmp_270 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2512  %tmp_808 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2939  %p_Val2_12_4_1 = sub i27 %p_x_V_4_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2940  %p_Val2_15_4_1 = sub i27 %p_y_V_4_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_1"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2941  %p_Val2_18_4_1 = sub i27 %p_z_V_4_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_1"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2942  %tmp_300 = sext i27 %p_Val2_12_4_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2943  %tmp_301 = sext i27 %p_Val2_15_4_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2944  %tmp_2820_4_1 = mul i41 %tmp_300, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_2820_4_1"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2945  %tmp_2919_4_1 = mul i41 %tmp_301, %tmp_301

]]></Node>
<StgValue><ssdm name="tmp_2919_4_1"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2946  %p_Val2_20_4_1 = add i41 %tmp_2919_4_1, %tmp_2820_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_1"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2947  %tmp_302 = sext i27 %p_Val2_18_4_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2948  %tmp_3118_4_1_cast = mul i41 %tmp_302, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_3118_4_1_cast"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2949  %p_Val2_21_4_1 = add i41 %p_Val2_20_4_1, %tmp_3118_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2950  %tmp_303 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2953  %tmp_848 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3028  %p_Val2_12_4_2 = sub i27 %p_x_V_4_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_2"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3029  %p_Val2_15_4_2 = sub i27 %p_y_V_4_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_2"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3030  %p_Val2_18_4_2 = sub i27 %p_z_V_4_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_2"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3031  %tmp_308 = sext i27 %p_Val2_12_4_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3032  %tmp_309 = sext i27 %p_Val2_15_4_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3033  %tmp_2820_4_2 = mul i41 %tmp_308, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_2820_4_2"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3034  %tmp_2919_4_2 = mul i41 %tmp_309, %tmp_309

]]></Node>
<StgValue><ssdm name="tmp_2919_4_2"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3035  %p_Val2_20_4_2 = add i41 %tmp_2919_4_2, %tmp_2820_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_2"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3036  %tmp_310 = sext i27 %p_Val2_18_4_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3037  %tmp_3118_4_2_cast = mul i41 %tmp_310, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_3118_4_2_cast"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3038  %p_Val2_21_4_2 = add i41 %p_Val2_20_4_2, %tmp_3118_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_2"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3039  %tmp_311 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3042  %tmp_856 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3117  %p_Val2_12_4_3 = sub i27 %p_x_V_4_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_3"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3118  %p_Val2_15_4_3 = sub i27 %p_y_V_4_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_3"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3119  %p_Val2_18_4_3 = sub i27 %p_z_V_4_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_3"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3120  %tmp_316 = sext i27 %p_Val2_12_4_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3121  %tmp_317 = sext i27 %p_Val2_15_4_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3122  %tmp_2820_4_3 = mul i41 %tmp_316, %tmp_316

]]></Node>
<StgValue><ssdm name="tmp_2820_4_3"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3123  %tmp_2919_4_3 = mul i41 %tmp_317, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_2919_4_3"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3124  %p_Val2_20_4_3 = add i41 %tmp_2919_4_3, %tmp_2820_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_3"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3125  %tmp_318 = sext i27 %p_Val2_18_4_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3126  %tmp_3118_4_3_cast = mul i41 %tmp_318, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_3118_4_3_cast"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3127  %p_Val2_21_4_3 = add i41 %p_Val2_20_4_3, %tmp_3118_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_3"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3128  %tmp_319 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3131  %tmp_864 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3206  %p_Val2_12_4_5 = sub i27 %p_x_V_4_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_5"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3207  %p_Val2_15_4_5 = sub i27 %p_y_V_4_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_5"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3208  %p_Val2_18_4_5 = sub i27 %p_z_V_4_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_5"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3209  %tmp_324 = sext i27 %p_Val2_12_4_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3210  %tmp_325 = sext i27 %p_Val2_15_4_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3211  %tmp_2820_4_5 = mul i41 %tmp_324, %tmp_324

]]></Node>
<StgValue><ssdm name="tmp_2820_4_5"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3212  %tmp_2919_4_5 = mul i41 %tmp_325, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_2919_4_5"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3213  %p_Val2_20_4_5 = add i41 %tmp_2919_4_5, %tmp_2820_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_5"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3214  %tmp_326 = sext i27 %p_Val2_18_4_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3215  %tmp_3118_4_5_cast = mul i41 %tmp_326, %tmp_326

]]></Node>
<StgValue><ssdm name="tmp_3118_4_5_cast"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3216  %p_Val2_21_4_5 = add i41 %p_Val2_20_4_5, %tmp_3118_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_5"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3217  %tmp_327 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3220  %tmp_872 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3647  %p_Val2_12_5_1 = sub i27 %p_x_V_5_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_1"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3648  %p_Val2_15_5_1 = sub i27 %p_y_V_5_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_1"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3649  %p_Val2_18_5_1 = sub i27 %p_z_V_5_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_1"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3650  %tmp_357 = sext i27 %p_Val2_12_5_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3651  %tmp_358 = sext i27 %p_Val2_15_5_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3652  %tmp_2820_5_1 = mul i41 %tmp_357, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_2820_5_1"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3653  %tmp_2919_5_1 = mul i41 %tmp_358, %tmp_358

]]></Node>
<StgValue><ssdm name="tmp_2919_5_1"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3654  %p_Val2_20_5_1 = add i41 %tmp_2919_5_1, %tmp_2820_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_1"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3655  %tmp_359 = sext i27 %p_Val2_18_5_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3656  %tmp_3118_5_1_cast = mul i41 %tmp_359, %tmp_359

]]></Node>
<StgValue><ssdm name="tmp_3118_5_1_cast"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3657  %p_Val2_21_5_1 = add i41 %p_Val2_20_5_1, %tmp_3118_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3658  %tmp_360 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3661  %tmp_912 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3736  %p_Val2_12_5_2 = sub i27 %p_x_V_5_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_2"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3737  %p_Val2_15_5_2 = sub i27 %p_y_V_5_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_2"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3738  %p_Val2_18_5_2 = sub i27 %p_z_V_5_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_2"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3739  %tmp_365 = sext i27 %p_Val2_12_5_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3740  %tmp_366 = sext i27 %p_Val2_15_5_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3741  %tmp_2820_5_2 = mul i41 %tmp_365, %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_2820_5_2"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3742  %tmp_2919_5_2 = mul i41 %tmp_366, %tmp_366

]]></Node>
<StgValue><ssdm name="tmp_2919_5_2"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3743  %p_Val2_20_5_2 = add i41 %tmp_2919_5_2, %tmp_2820_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_2"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3744  %tmp_367 = sext i27 %p_Val2_18_5_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3745  %tmp_3118_5_2_cast = mul i41 %tmp_367, %tmp_367

]]></Node>
<StgValue><ssdm name="tmp_3118_5_2_cast"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3746  %p_Val2_21_5_2 = add i41 %p_Val2_20_5_2, %tmp_3118_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_2"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3747  %tmp_368 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3750  %tmp_920 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3825  %p_Val2_12_5_3 = sub i27 %p_x_V_5_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_3"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3826  %p_Val2_15_5_3 = sub i27 %p_y_V_5_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_3"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3827  %p_Val2_18_5_3 = sub i27 %p_z_V_5_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_3"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3828  %tmp_373 = sext i27 %p_Val2_12_5_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3829  %tmp_374 = sext i27 %p_Val2_15_5_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3830  %tmp_2820_5_3 = mul i41 %tmp_373, %tmp_373

]]></Node>
<StgValue><ssdm name="tmp_2820_5_3"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3831  %tmp_2919_5_3 = mul i41 %tmp_374, %tmp_374

]]></Node>
<StgValue><ssdm name="tmp_2919_5_3"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3832  %p_Val2_20_5_3 = add i41 %tmp_2919_5_3, %tmp_2820_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_3"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3833  %tmp_375 = sext i27 %p_Val2_18_5_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3834  %tmp_3118_5_3_cast = mul i41 %tmp_375, %tmp_375

]]></Node>
<StgValue><ssdm name="tmp_3118_5_3_cast"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3835  %p_Val2_21_5_3 = add i41 %p_Val2_20_5_3, %tmp_3118_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_3"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3836  %tmp_376 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3839  %tmp_928 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:18  %x_in_V_read_assign = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_1, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:19  %sqrtX_out_V_write_as = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:101  %x_in_V_read_assign_1 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_5, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_1"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:102  %sqrtX_out_V_write_as_1 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_1"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:193  %x_in_V_read_assign_2 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_13, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_2"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:194  %sqrtX_out_V_write_as_2 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_2"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:285  %x_in_V_read_assign_3 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_22, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_3"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:286  %sqrtX_out_V_write_as_3 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_3"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:377  %x_in_V_read_assign_4 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_31, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_4"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:378  %sqrtX_out_V_write_as_4 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_4"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:454  %p_x_V_6_load = load i27* @p_x_V_6, align 8

]]></Node>
<StgValue><ssdm name="p_x_V_6_load"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:455  %p_Val2_12_0_6 = sub i27 %p_x_V_0_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_6"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:456  %p_y_V_6_load = load i27* @p_y_V_6, align 8

]]></Node>
<StgValue><ssdm name="p_y_V_6_load"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:457  %p_Val2_15_0_6 = sub i27 %p_y_V_0_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_6"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:458  %p_z_V_6_load = load i27* @p_z_V_6, align 8

]]></Node>
<StgValue><ssdm name="p_z_V_6_load"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:459  %p_Val2_18_0_6 = sub i27 %p_z_V_0_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_6"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:460  %tmp_37 = sext i27 %p_Val2_12_0_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:461  %tmp_38 = sext i27 %p_Val2_15_0_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:462  %tmp_2820_0_6 = mul i41 %tmp_37, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_2820_0_6"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:463  %tmp_2919_0_6 = mul i41 %tmp_38, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_2919_0_6"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:464  %p_Val2_20_0_6 = add i41 %tmp_2919_0_6, %tmp_2820_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_6"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:465  %tmp_39 = sext i27 %p_Val2_18_0_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:466  %tmp_3118_0_6_cast = mul i41 %tmp_39, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_3118_0_6_cast"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:467  %p_Val2_21_0_6 = add i41 %p_Val2_20_0_6, %tmp_3118_0_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_6"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:468  %tmp_40 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:471  %tmp_624 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:546  %p_x_V_7_load = load i27* @p_x_V_7, align 8

]]></Node>
<StgValue><ssdm name="p_x_V_7_load"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:547  %p_Val2_12_0_7 = sub i27 %p_x_V_0_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_7"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:548  %p_y_V_7_load = load i27* @p_y_V_7, align 4

]]></Node>
<StgValue><ssdm name="p_y_V_7_load"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:549  %p_Val2_15_0_7 = sub i27 %p_y_V_0_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_7"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:550  %p_z_V_7_load = load i27* @p_z_V_7, align 8

]]></Node>
<StgValue><ssdm name="p_z_V_7_load"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:551  %p_Val2_18_0_7 = sub i27 %p_z_V_0_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_7"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:552  %tmp_46 = sext i27 %p_Val2_12_0_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:553  %tmp_47 = sext i27 %p_Val2_15_0_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:554  %tmp_2820_0_7 = mul i41 %tmp_46, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_2820_0_7"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:555  %tmp_2919_0_7 = mul i41 %tmp_47, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_2919_0_7"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:556  %p_Val2_20_0_7 = add i41 %tmp_2919_0_7, %tmp_2820_0_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_7"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:557  %tmp_48 = sext i27 %p_Val2_18_0_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:558  %tmp_3118_0_7_cast = mul i41 %tmp_48, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_3118_0_7_cast"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:559  %p_Val2_21_0_7 = add i41 %p_Val2_20_0_7, %tmp_3118_0_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_7"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:560  %tmp_49 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:563  %tmp_632 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:638  %p_x_V_8_load = load i27* @p_x_V_8, align 16

]]></Node>
<StgValue><ssdm name="p_x_V_8_load"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:639  %p_Val2_12_0_8 = sub i27 %p_x_V_0_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_8"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:640  %p_y_V_8_load = load i27* @p_y_V_8, align 16

]]></Node>
<StgValue><ssdm name="p_y_V_8_load"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:641  %p_Val2_15_0_8 = sub i27 %p_y_V_0_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_8"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="27" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:642  %p_z_V_8_load = load i27* @p_z_V_8, align 16

]]></Node>
<StgValue><ssdm name="p_z_V_8_load"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:643  %p_Val2_18_0_8 = sub i27 %p_z_V_0_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_0_8"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:644  %tmp_55 = sext i27 %p_Val2_12_0_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:645  %tmp_56 = sext i27 %p_Val2_15_0_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:646  %tmp_2820_0_8 = mul i41 %tmp_55, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_2820_0_8"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:647  %tmp_2919_0_8 = mul i41 %tmp_56, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_2919_0_8"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:648  %p_Val2_20_0_8 = add i41 %tmp_2919_0_8, %tmp_2820_0_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_0_8"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:649  %tmp_57 = sext i27 %p_Val2_18_0_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:650  %tmp_3118_0_8_cast = mul i41 %tmp_57, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_3118_0_8_cast"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:651  %p_Val2_21_0_8 = add i41 %p_Val2_20_0_8, %tmp_3118_0_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_0_8"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:652  %tmp_58 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_0_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:655  %tmp_640 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_0_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:827  %x_in_V_read_assign_9 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_69, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_9"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:828  %sqrtX_out_V_write_as_9 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_9"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:916  %x_in_V_read_assign_s = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_78, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_s"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:917  %sqrtX_out_V_write_as_71 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_71"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1005  %x_in_V_read_assign_10 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_87, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_10"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1006  %sqrtX_out_V_write_as_10 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_10"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1094  %x_in_V_read_assign_11 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_96, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_11"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1095  %sqrtX_out_V_write_as_11 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_11"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1171  %p_Val2_12_1_6 = sub i27 %p_x_V_1_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_6"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1172  %p_Val2_15_1_6 = sub i27 %p_y_V_1_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_6"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1173  %p_Val2_18_1_6 = sub i27 %p_z_V_1_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_6"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1174  %tmp_102 = sext i27 %p_Val2_12_1_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1175  %tmp_103 = sext i27 %p_Val2_15_1_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1176  %tmp_2820_1_6 = mul i41 %tmp_102, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_2820_1_6"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1177  %tmp_2919_1_6 = mul i41 %tmp_103, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_2919_1_6"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1178  %p_Val2_20_1_6 = add i41 %tmp_2919_1_6, %tmp_2820_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_6"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1179  %tmp_104 = sext i27 %p_Val2_18_1_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1180  %tmp_3118_1_6_cast = mul i41 %tmp_104, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_3118_1_6_cast"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1181  %p_Val2_21_1_6 = add i41 %p_Val2_20_1_6, %tmp_3118_1_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_6"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1182  %tmp_105 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1185  %tmp_688 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1260  %p_Val2_12_1_7 = sub i27 %p_x_V_1_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_7"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1261  %p_Val2_15_1_7 = sub i27 %p_y_V_1_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_7"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1262  %p_Val2_18_1_7 = sub i27 %p_z_V_1_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_7"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1263  %tmp_111 = sext i27 %p_Val2_12_1_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1264  %tmp_112 = sext i27 %p_Val2_15_1_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1265  %tmp_2820_1_7 = mul i41 %tmp_111, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_2820_1_7"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1266  %tmp_2919_1_7 = mul i41 %tmp_112, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_2919_1_7"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1267  %p_Val2_20_1_7 = add i41 %tmp_2919_1_7, %tmp_2820_1_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_7"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1268  %tmp_113 = sext i27 %p_Val2_18_1_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1269  %tmp_3118_1_7_cast = mul i41 %tmp_113, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_3118_1_7_cast"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1270  %p_Val2_21_1_7 = add i41 %p_Val2_20_1_7, %tmp_3118_1_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_7"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1271  %tmp_114 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1274  %tmp_696 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1349  %p_Val2_12_1_8 = sub i27 %p_x_V_1_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_8"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1350  %p_Val2_15_1_8 = sub i27 %p_y_V_1_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_8"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1351  %p_Val2_18_1_8 = sub i27 %p_z_V_1_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1_8"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1352  %tmp_120 = sext i27 %p_Val2_12_1_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1353  %tmp_121 = sext i27 %p_Val2_15_1_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1354  %tmp_2820_1_8 = mul i41 %tmp_120, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_2820_1_8"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1355  %tmp_2919_1_8 = mul i41 %tmp_121, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_2919_1_8"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1356  %p_Val2_20_1_8 = add i41 %tmp_2919_1_8, %tmp_2820_1_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_1_8"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1357  %tmp_122 = sext i27 %p_Val2_18_1_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1358  %tmp_3118_1_8_cast = mul i41 %tmp_122, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_3118_1_8_cast"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1359  %p_Val2_21_1_8 = add i41 %p_Val2_20_1_8, %tmp_3118_1_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_8"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1360  %tmp_123 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1363  %tmp_704 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1446  %p_Val2_18_2 = sub i27 %p_z_V_2_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1535  %x_in_V_read_assign_16 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_189, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_16"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1536  %sqrtX_out_V_write_as_16 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_16"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1624  %x_in_V_read_assign_17 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_197, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_17"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1625  %sqrtX_out_V_write_as_17 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_17"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1713  %x_in_V_read_assign_18 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_205, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_18"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1714  %sqrtX_out_V_write_as_18 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_18"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1879  %p_Val2_12_2_6 = sub i27 %p_x_V_2_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_6"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1880  %p_Val2_15_2_6 = sub i27 %p_y_V_2_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_6"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1881  %p_Val2_18_2_6 = sub i27 %p_z_V_2_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_6"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1882  %tmp_218 = sext i27 %p_Val2_12_2_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1883  %tmp_219 = sext i27 %p_Val2_15_2_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1884  %tmp_2820_2_6 = mul i41 %tmp_218, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_2820_2_6"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1885  %tmp_2919_2_6 = mul i41 %tmp_219, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_2919_2_6"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1886  %p_Val2_20_2_6 = add i41 %tmp_2919_2_6, %tmp_2820_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_6"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1887  %tmp_220 = sext i27 %p_Val2_18_2_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1888  %tmp_3118_2_6_cast = mul i41 %tmp_220, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_3118_2_6_cast"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1889  %p_Val2_21_2_6 = add i41 %p_Val2_20_2_6, %tmp_3118_2_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_6"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1890  %tmp_221 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1893  %tmp_752 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1968  %p_Val2_12_2_7 = sub i27 %p_x_V_2_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_7"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1969  %p_Val2_15_2_7 = sub i27 %p_y_V_2_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_7"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1970  %p_Val2_18_2_7 = sub i27 %p_z_V_2_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_7"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1971  %tmp_226 = sext i27 %p_Val2_12_2_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1972  %tmp_227 = sext i27 %p_Val2_15_2_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1973  %tmp_2820_2_7 = mul i41 %tmp_226, %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_2820_2_7"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1974  %tmp_2919_2_7 = mul i41 %tmp_227, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_2919_2_7"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1975  %p_Val2_20_2_7 = add i41 %tmp_2919_2_7, %tmp_2820_2_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_7"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1976  %tmp_228 = sext i27 %p_Val2_18_2_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1977  %tmp_3118_2_7_cast = mul i41 %tmp_228, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_3118_2_7_cast"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1978  %p_Val2_21_2_7 = add i41 %p_Val2_20_2_7, %tmp_3118_2_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_7"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1979  %tmp_229 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1982  %tmp_760 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2057  %p_Val2_12_2_8 = sub i27 %p_x_V_2_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_8"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2058  %p_Val2_15_2_8 = sub i27 %p_y_V_2_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_8"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2059  %p_Val2_18_2_8 = sub i27 %p_z_V_2_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_2_8"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2060  %tmp_234 = sext i27 %p_Val2_12_2_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2061  %tmp_235 = sext i27 %p_Val2_15_2_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2062  %tmp_2820_2_8 = mul i41 %tmp_234, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_2820_2_8"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2063  %tmp_2919_2_8 = mul i41 %tmp_235, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_2919_2_8"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2064  %p_Val2_20_2_8 = add i41 %tmp_2919_2_8, %tmp_2820_2_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_2_8"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2065  %tmp_236 = sext i27 %p_Val2_18_2_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2066  %tmp_3118_2_8_cast = mul i41 %tmp_236, %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_3118_2_8_cast"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2067  %p_Val2_21_2_8 = add i41 %p_Val2_20_2_8, %tmp_3118_2_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_8"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2068  %tmp_237 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2071  %tmp_768 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2587  %p_Val2_12_3_6 = sub i27 %p_x_V_3_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_6"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2588  %p_Val2_15_3_6 = sub i27 %p_y_V_3_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_6"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2589  %p_Val2_18_3_6 = sub i27 %p_z_V_3_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_6"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2590  %tmp_275 = sext i27 %p_Val2_12_3_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2591  %tmp_276 = sext i27 %p_Val2_15_3_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2592  %tmp_2820_3_6 = mul i41 %tmp_275, %tmp_275

]]></Node>
<StgValue><ssdm name="tmp_2820_3_6"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2593  %tmp_2919_3_6 = mul i41 %tmp_276, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_2919_3_6"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2594  %p_Val2_20_3_6 = add i41 %tmp_2919_3_6, %tmp_2820_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_6"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2595  %tmp_277 = sext i27 %p_Val2_18_3_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2596  %tmp_3118_3_6_cast = mul i41 %tmp_277, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_3118_3_6_cast"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2597  %p_Val2_21_3_6 = add i41 %p_Val2_20_3_6, %tmp_3118_3_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_6"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2598  %tmp_278 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2601  %tmp_816 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2676  %p_Val2_12_3_7 = sub i27 %p_x_V_3_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_7"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2677  %p_Val2_15_3_7 = sub i27 %p_y_V_3_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_7"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2678  %p_Val2_18_3_7 = sub i27 %p_z_V_3_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_7"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2679  %tmp_283 = sext i27 %p_Val2_12_3_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2680  %tmp_284 = sext i27 %p_Val2_15_3_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2681  %tmp_2820_3_7 = mul i41 %tmp_283, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_2820_3_7"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2682  %tmp_2919_3_7 = mul i41 %tmp_284, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_2919_3_7"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2683  %p_Val2_20_3_7 = add i41 %tmp_2919_3_7, %tmp_2820_3_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_7"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2684  %tmp_285 = sext i27 %p_Val2_18_3_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2685  %tmp_3118_3_7_cast = mul i41 %tmp_285, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_3118_3_7_cast"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2686  %p_Val2_21_3_7 = add i41 %p_Val2_20_3_7, %tmp_3118_3_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_7"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2687  %tmp_286 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2690  %tmp_824 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3914  %p_Val2_12_5_4 = sub i27 %p_x_V_5_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_4"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3915  %p_Val2_15_5_4 = sub i27 %p_y_V_5_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_4"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3916  %p_Val2_18_5_4 = sub i27 %p_z_V_5_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_4"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3917  %tmp_381 = sext i27 %p_Val2_12_5_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3918  %tmp_382 = sext i27 %p_Val2_15_5_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3919  %tmp_2820_5_4 = mul i41 %tmp_381, %tmp_381

]]></Node>
<StgValue><ssdm name="tmp_2820_5_4"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3920  %tmp_2919_5_4 = mul i41 %tmp_382, %tmp_382

]]></Node>
<StgValue><ssdm name="tmp_2919_5_4"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3921  %p_Val2_20_5_4 = add i41 %tmp_2919_5_4, %tmp_2820_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_4"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3922  %tmp_383 = sext i27 %p_Val2_18_5_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3923  %tmp_3118_5_4_cast = mul i41 %tmp_383, %tmp_383

]]></Node>
<StgValue><ssdm name="tmp_3118_5_4_cast"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3924  %p_Val2_21_5_4 = add i41 %p_Val2_20_5_4, %tmp_3118_5_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_4"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3925  %tmp_384 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3928  %tmp_936 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4355  %p_Val2_12_6_1 = sub i27 %p_x_V_6_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_1"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4356  %p_Val2_15_6_1 = sub i27 %p_y_V_6_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_1"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4357  %p_Val2_18_6_1 = sub i27 %p_z_V_6_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_1"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4358  %tmp_414 = sext i27 %p_Val2_12_6_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4359  %tmp_415 = sext i27 %p_Val2_15_6_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4360  %tmp_2820_6_1 = mul i41 %tmp_414, %tmp_414

]]></Node>
<StgValue><ssdm name="tmp_2820_6_1"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4361  %tmp_2919_6_1 = mul i41 %tmp_415, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp_2919_6_1"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4362  %p_Val2_20_6_1 = add i41 %tmp_2919_6_1, %tmp_2820_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_1"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4363  %tmp_416 = sext i27 %p_Val2_18_6_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4364  %tmp_3118_6_1_cast = mul i41 %tmp_416, %tmp_416

]]></Node>
<StgValue><ssdm name="tmp_3118_6_1_cast"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4365  %p_Val2_21_6_1 = add i41 %p_Val2_20_6_1, %tmp_3118_6_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_1"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4366  %tmp_417 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4369  %tmp_976 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4444  %p_Val2_12_6_2 = sub i27 %p_x_V_6_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_2"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4445  %p_Val2_15_6_2 = sub i27 %p_y_V_6_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_2"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4446  %p_Val2_18_6_2 = sub i27 %p_z_V_6_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_2"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4447  %tmp_422 = sext i27 %p_Val2_12_6_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4448  %tmp_423 = sext i27 %p_Val2_15_6_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4449  %tmp_2820_6_2 = mul i41 %tmp_422, %tmp_422

]]></Node>
<StgValue><ssdm name="tmp_2820_6_2"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4450  %tmp_2919_6_2 = mul i41 %tmp_423, %tmp_423

]]></Node>
<StgValue><ssdm name="tmp_2919_6_2"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4451  %p_Val2_20_6_2 = add i41 %tmp_2919_6_2, %tmp_2820_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_2"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4452  %tmp_424 = sext i27 %p_Val2_18_6_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4453  %tmp_3118_6_2_cast = mul i41 %tmp_424, %tmp_424

]]></Node>
<StgValue><ssdm name="tmp_3118_6_2_cast"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4454  %p_Val2_21_6_2 = add i41 %p_Val2_20_6_2, %tmp_3118_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_2"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4455  %tmp_425 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4458  %tmp_984 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4533  %p_Val2_12_6_3 = sub i27 %p_x_V_6_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_3"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4534  %p_Val2_15_6_3 = sub i27 %p_y_V_6_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_3"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4535  %p_Val2_18_6_3 = sub i27 %p_z_V_6_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_3"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4536  %tmp_430 = sext i27 %p_Val2_12_6_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4537  %tmp_431 = sext i27 %p_Val2_15_6_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4538  %tmp_2820_6_3 = mul i41 %tmp_430, %tmp_430

]]></Node>
<StgValue><ssdm name="tmp_2820_6_3"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4539  %tmp_2919_6_3 = mul i41 %tmp_431, %tmp_431

]]></Node>
<StgValue><ssdm name="tmp_2919_6_3"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4540  %p_Val2_20_6_3 = add i41 %tmp_2919_6_3, %tmp_2820_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_3"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4541  %tmp_432 = sext i27 %p_Val2_18_6_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4542  %tmp_3118_6_3_cast = mul i41 %tmp_432, %tmp_432

]]></Node>
<StgValue><ssdm name="tmp_3118_6_3_cast"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4543  %p_Val2_21_6_3 = add i41 %p_Val2_20_6_3, %tmp_3118_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_3"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4544  %tmp_433 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4547  %tmp_992 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4622  %p_Val2_12_6_4 = sub i27 %p_x_V_6_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_4"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4623  %p_Val2_15_6_4 = sub i27 %p_y_V_6_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_4"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4624  %p_Val2_18_6_4 = sub i27 %p_z_V_6_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_4"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4625  %tmp_438 = sext i27 %p_Val2_12_6_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4626  %tmp_439 = sext i27 %p_Val2_15_6_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4627  %tmp_2820_6_4 = mul i41 %tmp_438, %tmp_438

]]></Node>
<StgValue><ssdm name="tmp_2820_6_4"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4628  %tmp_2919_6_4 = mul i41 %tmp_439, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_2919_6_4"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4629  %p_Val2_20_6_4 = add i41 %tmp_2919_6_4, %tmp_2820_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_4"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4630  %tmp_440 = sext i27 %p_Val2_18_6_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4631  %tmp_3118_6_4_cast = mul i41 %tmp_440, %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_3118_6_4_cast"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4632  %p_Val2_21_6_4 = add i41 %p_Val2_20_6_4, %tmp_3118_6_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_4"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4633  %tmp_441 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4636  %tmp_1000 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5063  %p_Val2_12_7_1 = sub i27 %p_x_V_7_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_1"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5064  %p_Val2_15_7_1 = sub i27 %p_y_V_7_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_1"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5065  %p_Val2_18_7_1 = sub i27 %p_z_V_7_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_1"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5066  %tmp_471 = sext i27 %p_Val2_12_7_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5067  %tmp_472 = sext i27 %p_Val2_15_7_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5068  %tmp_2820_7_1 = mul i41 %tmp_471, %tmp_471

]]></Node>
<StgValue><ssdm name="tmp_2820_7_1"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5069  %tmp_2919_7_1 = mul i41 %tmp_472, %tmp_472

]]></Node>
<StgValue><ssdm name="tmp_2919_7_1"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5070  %p_Val2_20_7_1 = add i41 %tmp_2919_7_1, %tmp_2820_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_1"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5071  %tmp_473 = sext i27 %p_Val2_18_7_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5072  %tmp_3118_7_1_cast = mul i41 %tmp_473, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_3118_7_1_cast"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5073  %p_Val2_21_7_1 = add i41 %p_Val2_20_7_1, %tmp_3118_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_1"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5074  %tmp_474 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5077  %tmp_1040 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5152  %p_Val2_12_7_2 = sub i27 %p_x_V_7_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_2"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5153  %p_Val2_15_7_2 = sub i27 %p_y_V_7_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_2"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5154  %p_Val2_18_7_2 = sub i27 %p_z_V_7_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_2"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5155  %tmp_479 = sext i27 %p_Val2_12_7_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5156  %tmp_480 = sext i27 %p_Val2_15_7_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5157  %tmp_2820_7_2 = mul i41 %tmp_479, %tmp_479

]]></Node>
<StgValue><ssdm name="tmp_2820_7_2"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5158  %tmp_2919_7_2 = mul i41 %tmp_480, %tmp_480

]]></Node>
<StgValue><ssdm name="tmp_2919_7_2"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5159  %p_Val2_20_7_2 = add i41 %tmp_2919_7_2, %tmp_2820_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_2"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5160  %tmp_481 = sext i27 %p_Val2_18_7_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5161  %tmp_3118_7_2_cast = mul i41 %tmp_481, %tmp_481

]]></Node>
<StgValue><ssdm name="tmp_3118_7_2_cast"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5162  %p_Val2_21_7_2 = add i41 %p_Val2_20_7_2, %tmp_3118_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_2"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5163  %tmp_482 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5166  %tmp_1048 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5241  %p_Val2_12_7_3 = sub i27 %p_x_V_7_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_3"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5242  %p_Val2_15_7_3 = sub i27 %p_y_V_7_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_3"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5243  %p_Val2_18_7_3 = sub i27 %p_z_V_7_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_3"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5244  %tmp_487 = sext i27 %p_Val2_12_7_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5245  %tmp_488 = sext i27 %p_Val2_15_7_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5246  %tmp_2820_7_3 = mul i41 %tmp_487, %tmp_487

]]></Node>
<StgValue><ssdm name="tmp_2820_7_3"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5247  %tmp_2919_7_3 = mul i41 %tmp_488, %tmp_488

]]></Node>
<StgValue><ssdm name="tmp_2919_7_3"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5248  %p_Val2_20_7_3 = add i41 %tmp_2919_7_3, %tmp_2820_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_3"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5249  %tmp_489 = sext i27 %p_Val2_18_7_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5250  %tmp_3118_7_3_cast = mul i41 %tmp_489, %tmp_489

]]></Node>
<StgValue><ssdm name="tmp_3118_7_3_cast"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5251  %p_Val2_21_7_3 = add i41 %p_Val2_20_7_3, %tmp_3118_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_3"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5252  %tmp_490 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5255  %tmp_1056 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1056"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5330  %p_Val2_12_7_4 = sub i27 %p_x_V_7_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_4"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5331  %p_Val2_15_7_4 = sub i27 %p_y_V_7_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_4"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5332  %p_Val2_18_7_4 = sub i27 %p_z_V_7_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_4"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5333  %tmp_495 = sext i27 %p_Val2_12_7_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5334  %tmp_496 = sext i27 %p_Val2_15_7_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5335  %tmp_2820_7_4 = mul i41 %tmp_495, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_2820_7_4"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5336  %tmp_2919_7_4 = mul i41 %tmp_496, %tmp_496

]]></Node>
<StgValue><ssdm name="tmp_2919_7_4"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5337  %p_Val2_20_7_4 = add i41 %tmp_2919_7_4, %tmp_2820_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_4"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5338  %tmp_497 = sext i27 %p_Val2_18_7_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5339  %tmp_3118_7_4_cast = mul i41 %tmp_497, %tmp_497

]]></Node>
<StgValue><ssdm name="tmp_3118_7_4_cast"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5340  %p_Val2_21_7_4 = add i41 %p_Val2_20_7_4, %tmp_3118_7_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_4"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5341  %tmp_498 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5344  %tmp_1064 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5771  %p_Val2_12_8_1 = sub i27 %p_x_V_8_load, %p_x_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_1"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5772  %p_Val2_15_8_1 = sub i27 %p_y_V_8_load, %p_y_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_1"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5773  %p_Val2_18_8_1 = sub i27 %p_z_V_8_load, %p_z_V_1_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_1"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5774  %tmp_528 = sext i27 %p_Val2_12_8_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5775  %tmp_529 = sext i27 %p_Val2_15_8_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5776  %tmp_2820_8_1 = mul i41 %tmp_528, %tmp_528

]]></Node>
<StgValue><ssdm name="tmp_2820_8_1"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5777  %tmp_2919_8_1 = mul i41 %tmp_529, %tmp_529

]]></Node>
<StgValue><ssdm name="tmp_2919_8_1"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5778  %p_Val2_20_8_1 = add i41 %tmp_2919_8_1, %tmp_2820_8_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_1"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5779  %tmp_530 = sext i27 %p_Val2_18_8_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5780  %tmp_3118_8_1_cast = mul i41 %tmp_530, %tmp_530

]]></Node>
<StgValue><ssdm name="tmp_3118_8_1_cast"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5781  %p_Val2_21_8_1 = add i41 %p_Val2_20_8_1, %tmp_3118_8_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_1"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5782  %tmp_531 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5785  %tmp_1104 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5860  %p_Val2_12_8_2 = sub i27 %p_x_V_8_load, %p_x_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_2"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5861  %p_Val2_15_8_2 = sub i27 %p_y_V_8_load, %p_y_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_2"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5862  %p_Val2_18_8_2 = sub i27 %p_z_V_8_load, %p_z_V_2_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_2"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5863  %tmp_536 = sext i27 %p_Val2_12_8_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5864  %tmp_537 = sext i27 %p_Val2_15_8_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5865  %tmp_2820_8_2 = mul i41 %tmp_536, %tmp_536

]]></Node>
<StgValue><ssdm name="tmp_2820_8_2"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5866  %tmp_2919_8_2 = mul i41 %tmp_537, %tmp_537

]]></Node>
<StgValue><ssdm name="tmp_2919_8_2"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5867  %p_Val2_20_8_2 = add i41 %tmp_2919_8_2, %tmp_2820_8_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_2"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5868  %tmp_538 = sext i27 %p_Val2_18_8_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5869  %tmp_3118_8_2_cast = mul i41 %tmp_538, %tmp_538

]]></Node>
<StgValue><ssdm name="tmp_3118_8_2_cast"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5870  %p_Val2_21_8_2 = add i41 %p_Val2_20_8_2, %tmp_3118_8_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_2"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5871  %tmp_539 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5874  %tmp_1112 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5949  %p_Val2_12_8_3 = sub i27 %p_x_V_8_load, %p_x_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_3"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5950  %p_Val2_15_8_3 = sub i27 %p_y_V_8_load, %p_y_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_3"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5951  %p_Val2_18_8_3 = sub i27 %p_z_V_8_load, %p_z_V_3_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_3"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5952  %tmp_544 = sext i27 %p_Val2_12_8_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5953  %tmp_545 = sext i27 %p_Val2_15_8_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5954  %tmp_2820_8_3 = mul i41 %tmp_544, %tmp_544

]]></Node>
<StgValue><ssdm name="tmp_2820_8_3"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5955  %tmp_2919_8_3 = mul i41 %tmp_545, %tmp_545

]]></Node>
<StgValue><ssdm name="tmp_2919_8_3"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5956  %p_Val2_20_8_3 = add i41 %tmp_2919_8_3, %tmp_2820_8_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_3"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5957  %tmp_546 = sext i27 %p_Val2_18_8_3 to i41

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5958  %tmp_3118_8_3_cast = mul i41 %tmp_546, %tmp_546

]]></Node>
<StgValue><ssdm name="tmp_3118_8_3_cast"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5959  %p_Val2_21_8_3 = add i41 %p_Val2_20_8_3, %tmp_3118_8_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_3"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5960  %tmp_547 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5963  %tmp_1120 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6038  %p_Val2_12_8_4 = sub i27 %p_x_V_8_load, %p_x_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_4"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6039  %p_Val2_15_8_4 = sub i27 %p_y_V_8_load, %p_y_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_4"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6040  %p_Val2_18_8_4 = sub i27 %p_z_V_8_load, %p_z_V_4_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_4"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6041  %tmp_552 = sext i27 %p_Val2_12_8_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6042  %tmp_553 = sext i27 %p_Val2_15_8_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6043  %tmp_2820_8_4 = mul i41 %tmp_552, %tmp_552

]]></Node>
<StgValue><ssdm name="tmp_2820_8_4"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6044  %tmp_2919_8_4 = mul i41 %tmp_553, %tmp_553

]]></Node>
<StgValue><ssdm name="tmp_2919_8_4"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6045  %p_Val2_20_8_4 = add i41 %tmp_2919_8_4, %tmp_2820_8_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_4"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6046  %tmp_554 = sext i27 %p_Val2_18_8_4 to i41

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6047  %tmp_3118_8_4_cast = mul i41 %tmp_554, %tmp_554

]]></Node>
<StgValue><ssdm name="tmp_3118_8_4_cast"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6103" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6048  %p_Val2_21_8_4 = add i41 %p_Val2_20_8_4, %tmp_3118_8_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_4"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6049  %tmp_555 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6052  %tmp_1128 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="719" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:19  %sqrtX_out_V_write_as = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:102  %sqrtX_out_V_write_as_1 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_1"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:194  %sqrtX_out_V_write_as_2 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_2"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:286  %sqrtX_out_V_write_as_3 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_3"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:378  %sqrtX_out_V_write_as_4 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_4"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:736  %p_Val2_12_1 = sub i27 %p_x_V_1_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_1"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:737  %p_Val2_15_1 = sub i27 %p_y_V_1_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_1"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:738  %p_Val2_18_1 = sub i27 %p_z_V_1_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_1"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:739  %OP1_V_5_1_cast = sext i27 %p_Val2_12_1 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_1_cast"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:740  %OP1_V_6_1_cast = sext i27 %p_Val2_15_1 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_1_cast"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:741  %tmp_2820_1 = mul i41 %OP1_V_5_1_cast, %OP1_V_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_1"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:742  %tmp_2919_1 = mul i41 %OP1_V_6_1_cast, %OP1_V_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_1"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:743  %p_Val2_20_1 = add i41 %tmp_2919_1, %tmp_2820_1

]]></Node>
<StgValue><ssdm name="p_Val2_20_1"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:744  %OP1_V_7_1_cast = sext i27 %p_Val2_18_1 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_1_cast"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:745  %tmp_3118_1_cast = mul i41 %OP1_V_7_1_cast, %OP1_V_7_1_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_1_cast"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:746  %p_Val2_21_1 = add i41 %p_Val2_20_1, %tmp_3118_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_1"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:747  %tmp_64 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:750  %tmp_648 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:828  %sqrtX_out_V_write_as_9 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_9"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:917  %sqrtX_out_V_write_as_71 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_71"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1006  %sqrtX_out_V_write_as_10 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_10"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1095  %sqrtX_out_V_write_as_11 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_11"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1444  %p_Val2_12_2 = sub i27 %p_x_V_2_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_2"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1445  %p_Val2_15_2 = sub i27 %p_y_V_2_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_2"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1447  %OP1_V_5_2_cast = sext i27 %p_Val2_12_2 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_2_cast"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1448  %OP1_V_6_2_cast = sext i27 %p_Val2_15_2 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_2_cast"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1449  %tmp_2820_2 = mul i41 %OP1_V_5_2_cast, %OP1_V_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_2"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1450  %tmp_2919_2 = mul i41 %OP1_V_6_2_cast, %OP1_V_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_2"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1451  %p_Val2_20_2 = add i41 %tmp_2919_2, %tmp_2820_2

]]></Node>
<StgValue><ssdm name="p_Val2_20_2"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1452  %OP1_V_7_2_cast = sext i27 %p_Val2_18_2 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_2_cast"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1453  %tmp_3118_2_cast = mul i41 %OP1_V_7_2_cast, %OP1_V_7_2_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_2_cast"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1454  %p_Val2_21_2 = add i41 %p_Val2_20_2, %tmp_3118_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_2"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1455  %tmp_129 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1458  %tmp_712 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1536  %sqrtX_out_V_write_as_16 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_16"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1625  %sqrtX_out_V_write_as_17 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_17"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1714  %sqrtX_out_V_write_as_18 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_18"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1802  %x_in_V_read_assign_19 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_213, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_19"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1803  %sqrtX_out_V_write_as_19 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_19"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2152  %p_Val2_12_3 = sub i27 %p_x_V_3_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2153  %p_Val2_15_3 = sub i27 %p_y_V_3_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2154  %p_Val2_18_3 = sub i27 %p_z_V_3_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2155  %OP1_V_5_3_cast = sext i27 %p_Val2_12_3 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_3_cast"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2156  %OP1_V_6_3_cast = sext i27 %p_Val2_15_3 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_3_cast"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2157  %tmp_2820_3 = mul i41 %OP1_V_5_3_cast, %OP1_V_5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_3"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2158  %tmp_2919_3 = mul i41 %OP1_V_6_3_cast, %OP1_V_6_3_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_3"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2159  %p_Val2_20_3 = add i41 %tmp_2919_3, %tmp_2820_3

]]></Node>
<StgValue><ssdm name="p_Val2_20_3"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2160  %OP1_V_7_3_cast = sext i27 %p_Val2_18_3 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_3_cast"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2161  %tmp_3118_3_cast = mul i41 %OP1_V_7_3_cast, %OP1_V_7_3_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_3_cast"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2162  %p_Val2_21_3 = add i41 %p_Val2_20_3, %tmp_3118_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2163  %tmp_242 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2166  %tmp_776 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2243  %x_in_V_read_assign_24 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_246, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_24"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2244  %sqrtX_out_V_write_as_24 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_24"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2332  %x_in_V_read_assign_25 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_254, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_25"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2333  %sqrtX_out_V_write_as_25 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_25"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2421  %x_in_V_read_assign_26 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_262, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_26"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2422  %sqrtX_out_V_write_as_26 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_26"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2510  %x_in_V_read_assign_27 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_270, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_27"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2511  %sqrtX_out_V_write_as_27 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_27"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2765  %p_Val2_12_3_8 = sub i27 %p_x_V_3_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_8"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2766  %p_Val2_15_3_8 = sub i27 %p_y_V_3_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_8"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2767  %p_Val2_18_3_8 = sub i27 %p_z_V_3_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_3_8"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2768  %tmp_291 = sext i27 %p_Val2_12_3_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2769  %tmp_292 = sext i27 %p_Val2_15_3_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2770  %tmp_2820_3_8 = mul i41 %tmp_291, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_2820_3_8"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2771  %tmp_2919_3_8 = mul i41 %tmp_292, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_2919_3_8"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2772  %p_Val2_20_3_8 = add i41 %tmp_2919_3_8, %tmp_2820_3_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_3_8"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2773  %tmp_293 = sext i27 %p_Val2_18_3_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2774  %tmp_3118_3_8_cast = mul i41 %tmp_293, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_3118_3_8_cast"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2775  %p_Val2_21_3_8 = add i41 %p_Val2_20_3_8, %tmp_3118_3_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_8"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2776  %tmp_294 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_3_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2779  %tmp_832 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_3_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2860  %p_Val2_12_4 = sub i27 %p_x_V_4_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2861  %p_Val2_15_4 = sub i27 %p_y_V_4_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2862  %p_Val2_18_4 = sub i27 %p_z_V_4_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2863  %OP1_V_5_4_cast = sext i27 %p_Val2_12_4 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_4_cast"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2864  %OP1_V_6_4_cast = sext i27 %p_Val2_15_4 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_4_cast"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2865  %tmp_2820_4 = mul i41 %OP1_V_5_4_cast, %OP1_V_5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_4"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2866  %tmp_2919_4 = mul i41 %OP1_V_6_4_cast, %OP1_V_6_4_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_4"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2867  %p_Val2_20_4 = add i41 %tmp_2919_4, %tmp_2820_4

]]></Node>
<StgValue><ssdm name="p_Val2_20_4"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2868  %OP1_V_7_4_cast = sext i27 %p_Val2_18_4 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_4_cast"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2869  %tmp_3118_4_cast = mul i41 %OP1_V_7_4_cast, %OP1_V_7_4_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_4_cast"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2870  %p_Val2_21_4 = add i41 %p_Val2_20_4, %tmp_3118_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2871  %tmp_299 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2874  %tmp_840 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2951  %x_in_V_read_assign_32 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_303, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_32"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2952  %sqrtX_out_V_write_as_32 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_32"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3040  %x_in_V_read_assign_33 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_311, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_33"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3041  %sqrtX_out_V_write_as_33 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_33"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3129  %x_in_V_read_assign_34 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_319, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_34"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3130  %sqrtX_out_V_write_as_34 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_34"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3218  %x_in_V_read_assign_35 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_327, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_35"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3219  %sqrtX_out_V_write_as_35 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_35"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3295  %p_Val2_12_4_6 = sub i27 %p_x_V_4_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_6"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3296  %p_Val2_15_4_6 = sub i27 %p_y_V_4_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_6"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3297  %p_Val2_18_4_6 = sub i27 %p_z_V_4_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_6"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3298  %tmp_332 = sext i27 %p_Val2_12_4_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3299  %tmp_333 = sext i27 %p_Val2_15_4_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3300  %tmp_2820_4_6 = mul i41 %tmp_332, %tmp_332

]]></Node>
<StgValue><ssdm name="tmp_2820_4_6"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3301  %tmp_2919_4_6 = mul i41 %tmp_333, %tmp_333

]]></Node>
<StgValue><ssdm name="tmp_2919_4_6"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3302  %p_Val2_20_4_6 = add i41 %tmp_2919_4_6, %tmp_2820_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_6"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3303  %tmp_334 = sext i27 %p_Val2_18_4_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3304  %tmp_3118_4_6_cast = mul i41 %tmp_334, %tmp_334

]]></Node>
<StgValue><ssdm name="tmp_3118_4_6_cast"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3305  %p_Val2_21_4_6 = add i41 %p_Val2_20_4_6, %tmp_3118_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_6"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3306  %tmp_335 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3309  %tmp_880 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3384  %p_Val2_12_4_7 = sub i27 %p_x_V_4_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_7"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3385  %p_Val2_15_4_7 = sub i27 %p_y_V_4_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_7"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3386  %p_Val2_18_4_7 = sub i27 %p_z_V_4_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_7"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3387  %tmp_340 = sext i27 %p_Val2_12_4_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3388  %tmp_341 = sext i27 %p_Val2_15_4_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3389  %tmp_2820_4_7 = mul i41 %tmp_340, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_2820_4_7"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3390  %tmp_2919_4_7 = mul i41 %tmp_341, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_2919_4_7"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3391  %p_Val2_20_4_7 = add i41 %tmp_2919_4_7, %tmp_2820_4_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_7"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3392  %tmp_342 = sext i27 %p_Val2_18_4_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3393  %tmp_3118_4_7_cast = mul i41 %tmp_342, %tmp_342

]]></Node>
<StgValue><ssdm name="tmp_3118_4_7_cast"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3394  %p_Val2_21_4_7 = add i41 %p_Val2_20_4_7, %tmp_3118_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_7"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3395  %tmp_343 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3398  %tmp_888 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3473  %p_Val2_12_4_8 = sub i27 %p_x_V_4_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_8"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3474  %p_Val2_15_4_8 = sub i27 %p_y_V_4_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_8"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3475  %p_Val2_18_4_8 = sub i27 %p_z_V_4_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_4_8"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3476  %tmp_348 = sext i27 %p_Val2_12_4_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3477  %tmp_349 = sext i27 %p_Val2_15_4_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3478  %tmp_2820_4_8 = mul i41 %tmp_348, %tmp_348

]]></Node>
<StgValue><ssdm name="tmp_2820_4_8"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3479  %tmp_2919_4_8 = mul i41 %tmp_349, %tmp_349

]]></Node>
<StgValue><ssdm name="tmp_2919_4_8"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3480  %p_Val2_20_4_8 = add i41 %tmp_2919_4_8, %tmp_2820_4_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_4_8"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3481  %tmp_350 = sext i27 %p_Val2_18_4_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3482  %tmp_3118_4_8_cast = mul i41 %tmp_350, %tmp_350

]]></Node>
<StgValue><ssdm name="tmp_3118_4_8_cast"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3483  %p_Val2_21_4_8 = add i41 %p_Val2_20_4_8, %tmp_3118_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_8"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3484  %tmp_351 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_4_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3487  %tmp_896 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_4_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3568  %p_Val2_12_5 = sub i27 %p_x_V_5_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3569  %p_Val2_15_5 = sub i27 %p_y_V_5_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3570  %p_Val2_18_5 = sub i27 %p_z_V_5_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3571  %OP1_V_5_5_cast = sext i27 %p_Val2_12_5 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_5_cast"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3572  %OP1_V_6_5_cast = sext i27 %p_Val2_15_5 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_5_cast"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3573  %tmp_2820_5 = mul i41 %OP1_V_5_5_cast, %OP1_V_5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_5"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3574  %tmp_2919_5 = mul i41 %OP1_V_6_5_cast, %OP1_V_6_5_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_5"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3575  %p_Val2_20_5 = add i41 %tmp_2919_5, %tmp_2820_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_5"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3576  %OP1_V_7_5_cast = sext i27 %p_Val2_18_5 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_5_cast"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3577  %tmp_3118_5_cast = mul i41 %OP1_V_7_5_cast, %OP1_V_7_5_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_5_cast"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3578  %p_Val2_21_5 = add i41 %p_Val2_20_5, %tmp_3118_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3579  %tmp_356 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3582  %tmp_904 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3659  %x_in_V_read_assign_40 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_360, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_40"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3660  %sqrtX_out_V_write_as_40 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_40"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3748  %x_in_V_read_assign_41 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_368, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_41"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3749  %sqrtX_out_V_write_as_41 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_41"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3837  %x_in_V_read_assign_42 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_376, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_42"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3838  %sqrtX_out_V_write_as_42 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_42"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4003  %p_Val2_12_5_6 = sub i27 %p_x_V_5_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_6"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4004  %p_Val2_15_5_6 = sub i27 %p_y_V_5_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_6"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4005  %p_Val2_18_5_6 = sub i27 %p_z_V_5_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_6"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4006  %tmp_389 = sext i27 %p_Val2_12_5_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4007  %tmp_390 = sext i27 %p_Val2_15_5_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4008  %tmp_2820_5_6 = mul i41 %tmp_389, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_2820_5_6"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4009  %tmp_2919_5_6 = mul i41 %tmp_390, %tmp_390

]]></Node>
<StgValue><ssdm name="tmp_2919_5_6"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4010  %p_Val2_20_5_6 = add i41 %tmp_2919_5_6, %tmp_2820_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_6"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4011  %tmp_391 = sext i27 %p_Val2_18_5_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4012  %tmp_3118_5_6_cast = mul i41 %tmp_391, %tmp_391

]]></Node>
<StgValue><ssdm name="tmp_3118_5_6_cast"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4013  %p_Val2_21_5_6 = add i41 %p_Val2_20_5_6, %tmp_3118_5_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_6"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4014  %tmp_392 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4017  %tmp_944 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4092  %p_Val2_12_5_7 = sub i27 %p_x_V_5_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_7"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4093  %p_Val2_15_5_7 = sub i27 %p_y_V_5_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_7"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4094  %p_Val2_18_5_7 = sub i27 %p_z_V_5_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_7"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4095  %tmp_397 = sext i27 %p_Val2_12_5_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4096  %tmp_398 = sext i27 %p_Val2_15_5_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4097  %tmp_2820_5_7 = mul i41 %tmp_397, %tmp_397

]]></Node>
<StgValue><ssdm name="tmp_2820_5_7"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4098  %tmp_2919_5_7 = mul i41 %tmp_398, %tmp_398

]]></Node>
<StgValue><ssdm name="tmp_2919_5_7"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4099  %p_Val2_20_5_7 = add i41 %tmp_2919_5_7, %tmp_2820_5_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_7"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4100  %tmp_399 = sext i27 %p_Val2_18_5_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4101  %tmp_3118_5_7_cast = mul i41 %tmp_399, %tmp_399

]]></Node>
<StgValue><ssdm name="tmp_3118_5_7_cast"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4102  %p_Val2_21_5_7 = add i41 %p_Val2_20_5_7, %tmp_3118_5_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_7"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4103  %tmp_400 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4106  %tmp_952 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4181  %p_Val2_12_5_8 = sub i27 %p_x_V_5_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_8"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4182  %p_Val2_15_5_8 = sub i27 %p_y_V_5_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_8"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4183  %p_Val2_18_5_8 = sub i27 %p_z_V_5_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_5_8"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4184  %tmp_405 = sext i27 %p_Val2_12_5_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4185  %tmp_406 = sext i27 %p_Val2_15_5_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4186  %tmp_2820_5_8 = mul i41 %tmp_405, %tmp_405

]]></Node>
<StgValue><ssdm name="tmp_2820_5_8"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4187  %tmp_2919_5_8 = mul i41 %tmp_406, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_2919_5_8"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4188  %p_Val2_20_5_8 = add i41 %tmp_2919_5_8, %tmp_2820_5_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_5_8"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4189  %tmp_407 = sext i27 %p_Val2_18_5_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4190  %tmp_3118_5_8_cast = mul i41 %tmp_407, %tmp_407

]]></Node>
<StgValue><ssdm name="tmp_3118_5_8_cast"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4191  %p_Val2_21_5_8 = add i41 %p_Val2_20_5_8, %tmp_3118_5_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_8"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4192  %tmp_408 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_5_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4195  %tmp_960 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_5_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4276  %p_Val2_12_6 = sub i27 %p_x_V_6_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4277  %p_Val2_15_6 = sub i27 %p_y_V_6_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4278  %p_Val2_18_6 = sub i27 %p_z_V_6_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4279  %OP1_V_5_6_cast = sext i27 %p_Val2_12_6 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_6_cast"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4280  %OP1_V_6_6_cast = sext i27 %p_Val2_15_6 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_6_cast"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4281  %tmp_2820_6 = mul i41 %OP1_V_5_6_cast, %OP1_V_5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_6"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4282  %tmp_2919_6 = mul i41 %OP1_V_6_6_cast, %OP1_V_6_6_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_6"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4283  %p_Val2_20_6 = add i41 %tmp_2919_6, %tmp_2820_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_6"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4284  %OP1_V_7_6_cast = sext i27 %p_Val2_18_6 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_6_cast"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4285  %tmp_3118_6_cast = mul i41 %OP1_V_7_6_cast, %OP1_V_7_6_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_6_cast"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4286  %p_Val2_21_6 = add i41 %p_Val2_20_6, %tmp_3118_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4287  %tmp_413 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4290  %tmp_968 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4711  %p_Val2_12_6_5 = sub i27 %p_x_V_6_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_5"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4712  %p_Val2_15_6_5 = sub i27 %p_y_V_6_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_5"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4713  %p_Val2_18_6_5 = sub i27 %p_z_V_6_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_5"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4714  %tmp_446 = sext i27 %p_Val2_12_6_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4715  %tmp_447 = sext i27 %p_Val2_15_6_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4716  %tmp_2820_6_5 = mul i41 %tmp_446, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_2820_6_5"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4717  %tmp_2919_6_5 = mul i41 %tmp_447, %tmp_447

]]></Node>
<StgValue><ssdm name="tmp_2919_6_5"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4718  %p_Val2_20_6_5 = add i41 %tmp_2919_6_5, %tmp_2820_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_5"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4719  %tmp_448 = sext i27 %p_Val2_18_6_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4720  %tmp_3118_6_5_cast = mul i41 %tmp_448, %tmp_448

]]></Node>
<StgValue><ssdm name="tmp_3118_6_5_cast"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4721  %p_Val2_21_6_5 = add i41 %p_Val2_20_6_5, %tmp_3118_6_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_5"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4722  %tmp_449 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4725  %tmp_1008 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4800  %p_Val2_12_6_7 = sub i27 %p_x_V_6_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_7"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4801  %p_Val2_15_6_7 = sub i27 %p_y_V_6_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_7"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4802  %p_Val2_18_6_7 = sub i27 %p_z_V_6_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_7"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4803  %tmp_454 = sext i27 %p_Val2_12_6_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4804  %tmp_455 = sext i27 %p_Val2_15_6_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4805  %tmp_2820_6_7 = mul i41 %tmp_454, %tmp_454

]]></Node>
<StgValue><ssdm name="tmp_2820_6_7"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4806  %tmp_2919_6_7 = mul i41 %tmp_455, %tmp_455

]]></Node>
<StgValue><ssdm name="tmp_2919_6_7"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4807  %p_Val2_20_6_7 = add i41 %tmp_2919_6_7, %tmp_2820_6_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_7"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4808  %tmp_456 = sext i27 %p_Val2_18_6_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4809  %tmp_3118_6_7_cast = mul i41 %tmp_456, %tmp_456

]]></Node>
<StgValue><ssdm name="tmp_3118_6_7_cast"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4810  %p_Val2_21_6_7 = add i41 %p_Val2_20_6_7, %tmp_3118_6_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_7"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4811  %tmp_457 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4814  %tmp_1016 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4889  %p_Val2_12_6_8 = sub i27 %p_x_V_6_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_8"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4890  %p_Val2_15_6_8 = sub i27 %p_y_V_6_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_8"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4891  %p_Val2_18_6_8 = sub i27 %p_z_V_6_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_6_8"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4892  %tmp_462 = sext i27 %p_Val2_12_6_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4893  %tmp_463 = sext i27 %p_Val2_15_6_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4894  %tmp_2820_6_8 = mul i41 %tmp_462, %tmp_462

]]></Node>
<StgValue><ssdm name="tmp_2820_6_8"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4895  %tmp_2919_6_8 = mul i41 %tmp_463, %tmp_463

]]></Node>
<StgValue><ssdm name="tmp_2919_6_8"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4896  %p_Val2_20_6_8 = add i41 %tmp_2919_6_8, %tmp_2820_6_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_6_8"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4897  %tmp_464 = sext i27 %p_Val2_18_6_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4898  %tmp_3118_6_8_cast = mul i41 %tmp_464, %tmp_464

]]></Node>
<StgValue><ssdm name="tmp_3118_6_8_cast"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4899  %p_Val2_21_6_8 = add i41 %p_Val2_20_6_8, %tmp_3118_6_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_8"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4900  %tmp_465 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_6_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4903  %tmp_1024 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_6_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4984  %p_Val2_12_7 = sub i27 %p_x_V_7_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4985  %p_Val2_15_7 = sub i27 %p_y_V_7_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4986  %p_Val2_18_7 = sub i27 %p_z_V_7_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4987  %OP1_V_5_7_cast = sext i27 %p_Val2_12_7 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_7_cast"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4988  %OP1_V_6_7_cast = sext i27 %p_Val2_15_7 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_7_cast"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4989  %tmp_2820_7 = mul i41 %OP1_V_5_7_cast, %OP1_V_5_7_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_7"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4990  %tmp_2919_7 = mul i41 %OP1_V_6_7_cast, %OP1_V_6_7_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_7"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4991  %p_Val2_20_7 = add i41 %tmp_2919_7, %tmp_2820_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_7"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4992  %OP1_V_7_7_cast = sext i27 %p_Val2_18_7 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_7_cast"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4993  %tmp_3118_7_cast = mul i41 %OP1_V_7_7_cast, %OP1_V_7_7_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_7_cast"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4994  %p_Val2_21_7 = add i41 %p_Val2_20_7, %tmp_3118_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4995  %tmp_470 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4998  %tmp_1032 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5419  %p_Val2_12_7_5 = sub i27 %p_x_V_7_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_5"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5420  %p_Val2_15_7_5 = sub i27 %p_y_V_7_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_5"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5421  %p_Val2_18_7_5 = sub i27 %p_z_V_7_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_5"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5422  %tmp_503 = sext i27 %p_Val2_12_7_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5423  %tmp_504 = sext i27 %p_Val2_15_7_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5424  %tmp_2820_7_5 = mul i41 %tmp_503, %tmp_503

]]></Node>
<StgValue><ssdm name="tmp_2820_7_5"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5425  %tmp_2919_7_5 = mul i41 %tmp_504, %tmp_504

]]></Node>
<StgValue><ssdm name="tmp_2919_7_5"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5426  %p_Val2_20_7_5 = add i41 %tmp_2919_7_5, %tmp_2820_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_5"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5427  %tmp_505 = sext i27 %p_Val2_18_7_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5428  %tmp_3118_7_5_cast = mul i41 %tmp_505, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_3118_7_5_cast"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5429  %p_Val2_21_7_5 = add i41 %p_Val2_20_7_5, %tmp_3118_7_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_5"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5430  %tmp_506 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5433  %tmp_1072 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5508  %p_Val2_12_7_6 = sub i27 %p_x_V_7_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_6"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5509  %p_Val2_15_7_6 = sub i27 %p_y_V_7_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_6"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5510  %p_Val2_18_7_6 = sub i27 %p_z_V_7_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_6"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5511  %tmp_511 = sext i27 %p_Val2_12_7_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5512  %tmp_512 = sext i27 %p_Val2_15_7_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5513  %tmp_2820_7_6 = mul i41 %tmp_511, %tmp_511

]]></Node>
<StgValue><ssdm name="tmp_2820_7_6"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5514  %tmp_2919_7_6 = mul i41 %tmp_512, %tmp_512

]]></Node>
<StgValue><ssdm name="tmp_2919_7_6"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5515  %p_Val2_20_7_6 = add i41 %tmp_2919_7_6, %tmp_2820_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_6"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5516  %tmp_513 = sext i27 %p_Val2_18_7_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5517  %tmp_3118_7_6_cast = mul i41 %tmp_513, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_3118_7_6_cast"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5518  %p_Val2_21_7_6 = add i41 %p_Val2_20_7_6, %tmp_3118_7_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_6"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5519  %tmp_514 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5522  %tmp_1080 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5597  %p_Val2_12_7_8 = sub i27 %p_x_V_7_load, %p_x_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_8"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5598  %p_Val2_15_7_8 = sub i27 %p_y_V_7_load, %p_y_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_8"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5599  %p_Val2_18_7_8 = sub i27 %p_z_V_7_load, %p_z_V_8_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_7_8"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5600  %tmp_519 = sext i27 %p_Val2_12_7_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5601  %tmp_520 = sext i27 %p_Val2_15_7_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5602  %tmp_2820_7_8 = mul i41 %tmp_519, %tmp_519

]]></Node>
<StgValue><ssdm name="tmp_2820_7_8"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5603  %tmp_2919_7_8 = mul i41 %tmp_520, %tmp_520

]]></Node>
<StgValue><ssdm name="tmp_2919_7_8"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5604  %p_Val2_20_7_8 = add i41 %tmp_2919_7_8, %tmp_2820_7_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_7_8"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5605  %tmp_521 = sext i27 %p_Val2_18_7_8 to i41

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5606  %tmp_3118_7_8_cast = mul i41 %tmp_521, %tmp_521

]]></Node>
<StgValue><ssdm name="tmp_3118_7_8_cast"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5607  %p_Val2_21_7_8 = add i41 %p_Val2_20_7_8, %tmp_3118_7_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_8"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5608  %tmp_522 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_7_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5611  %tmp_1088 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_7_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5692  %p_Val2_12_8 = sub i27 %p_x_V_8_load, %p_x_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5693  %p_Val2_15_8 = sub i27 %p_y_V_8_load, %p_y_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5694  %p_Val2_18_8 = sub i27 %p_z_V_8_load, %p_z_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5695  %OP1_V_5_8_cast = sext i27 %p_Val2_12_8 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_8_cast"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5696  %OP1_V_6_8_cast = sext i27 %p_Val2_15_8 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_8_cast"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5697  %tmp_2820_8 = mul i41 %OP1_V_5_8_cast, %OP1_V_5_8_cast

]]></Node>
<StgValue><ssdm name="tmp_2820_8"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5698  %tmp_2919_8 = mul i41 %OP1_V_6_8_cast, %OP1_V_6_8_cast

]]></Node>
<StgValue><ssdm name="tmp_2919_8"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5699  %p_Val2_20_8 = add i41 %tmp_2919_8, %tmp_2820_8

]]></Node>
<StgValue><ssdm name="p_Val2_20_8"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5700  %OP1_V_7_8_cast = sext i27 %p_Val2_18_8 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_8_cast"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5701  %tmp_3118_8_cast = mul i41 %OP1_V_7_8_cast, %OP1_V_7_8_cast

]]></Node>
<StgValue><ssdm name="tmp_3118_8_cast"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5702  %p_Val2_21_8 = add i41 %p_Val2_20_8, %tmp_3118_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5703  %tmp_527 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5706  %tmp_1096 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6127  %p_Val2_12_8_5 = sub i27 %p_x_V_8_load, %p_x_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_5"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6128  %p_Val2_15_8_5 = sub i27 %p_y_V_8_load, %p_y_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_5"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6129  %p_Val2_18_8_5 = sub i27 %p_z_V_8_load, %p_z_V_5_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_5"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6130  %tmp_560 = sext i27 %p_Val2_12_8_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6186" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6131  %tmp_561 = sext i27 %p_Val2_15_8_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6187" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6132  %tmp_2820_8_5 = mul i41 %tmp_560, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp_2820_8_5"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6133  %tmp_2919_8_5 = mul i41 %tmp_561, %tmp_561

]]></Node>
<StgValue><ssdm name="tmp_2919_8_5"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6134  %p_Val2_20_8_5 = add i41 %tmp_2919_8_5, %tmp_2820_8_5

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_5"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6135  %tmp_562 = sext i27 %p_Val2_18_8_5 to i41

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6136  %tmp_3118_8_5_cast = mul i41 %tmp_562, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_3118_8_5_cast"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6137  %p_Val2_21_8_5 = add i41 %p_Val2_20_8_5, %tmp_3118_8_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_5"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6138  %tmp_563 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_5, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6196" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6141  %tmp_1136 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6271" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6216  %p_Val2_12_8_6 = sub i27 %p_x_V_8_load, %p_x_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_6"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6272" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6217  %p_Val2_15_8_6 = sub i27 %p_y_V_8_load, %p_y_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_6"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6273" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6218  %p_Val2_18_8_6 = sub i27 %p_z_V_8_load, %p_z_V_6_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_6"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6274" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6219  %tmp_568 = sext i27 %p_Val2_12_8_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6220  %tmp_569 = sext i27 %p_Val2_15_8_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6221  %tmp_2820_8_6 = mul i41 %tmp_568, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_2820_8_6"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6222  %tmp_2919_8_6 = mul i41 %tmp_569, %tmp_569

]]></Node>
<StgValue><ssdm name="tmp_2919_8_6"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6223  %p_Val2_20_8_6 = add i41 %tmp_2919_8_6, %tmp_2820_8_6

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_6"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6279" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6224  %tmp_570 = sext i27 %p_Val2_18_8_6 to i41

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6280" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6225  %tmp_3118_8_6_cast = mul i41 %tmp_570, %tmp_570

]]></Node>
<StgValue><ssdm name="tmp_3118_8_6_cast"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6226  %p_Val2_21_8_6 = add i41 %p_Val2_20_8_6, %tmp_3118_8_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_6"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6282" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6227  %tmp_571 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_6, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6285" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6230  %tmp_1144 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6360" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6305  %p_Val2_12_8_7 = sub i27 %p_x_V_8_load, %p_x_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_12_8_7"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6361" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6306  %p_Val2_15_8_7 = sub i27 %p_y_V_8_load, %p_y_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_15_8_7"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6362" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6307  %p_Val2_18_8_7 = sub i27 %p_z_V_8_load, %p_z_V_7_load

]]></Node>
<StgValue><ssdm name="p_Val2_18_8_7"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6308  %tmp_576 = sext i27 %p_Val2_12_8_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6309  %tmp_577 = sext i27 %p_Val2_15_8_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6310  %tmp_2820_8_7 = mul i41 %tmp_576, %tmp_576

]]></Node>
<StgValue><ssdm name="tmp_2820_8_7"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6366" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6311  %tmp_2919_8_7 = mul i41 %tmp_577, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_2919_8_7"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6367" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6312  %p_Val2_20_8_7 = add i41 %tmp_2919_8_7, %tmp_2820_8_7

]]></Node>
<StgValue><ssdm name="p_Val2_20_8_7"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6368" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6313  %tmp_578 = sext i27 %p_Val2_18_8_7 to i41

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6369" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6314  %tmp_3118_8_7_cast = mul i41 %tmp_578, %tmp_578

]]></Node>
<StgValue><ssdm name="tmp_3118_8_7_cast"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6370" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6315  %p_Val2_21_8_7 = add i41 %p_Val2_20_8_7, %tmp_3118_8_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_7"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="15" op_0_bw="15" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6316  %tmp_579 = call i15 @_ssdm_op_PartSelect.i15.i41.i32.i32(i41 %p_Val2_21_8_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6374" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6319  %tmp_1152 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_21_8_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1066" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:19  %sqrtX_out_V_write_as = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:102  %sqrtX_out_V_write_as_1 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_1"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:194  %sqrtX_out_V_write_as_2 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_2"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:286  %sqrtX_out_V_write_as_3 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_3"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:378  %sqrtX_out_V_write_as_4 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_4"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:828  %sqrtX_out_V_write_as_9 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_9"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:917  %sqrtX_out_V_write_as_71 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_71"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1006  %sqrtX_out_V_write_as_10 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_10"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1095  %sqrtX_out_V_write_as_11 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_11"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1536  %sqrtX_out_V_write_as_16 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_16"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1625  %sqrtX_out_V_write_as_17 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_17"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1714  %sqrtX_out_V_write_as_18 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_18"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1803  %sqrtX_out_V_write_as_19 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_19"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2244  %sqrtX_out_V_write_as_24 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_24"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2333  %sqrtX_out_V_write_as_25 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_25"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2422  %sqrtX_out_V_write_as_26 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_26"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2511  %sqrtX_out_V_write_as_27 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_27"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2952  %sqrtX_out_V_write_as_32 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_32"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3041  %sqrtX_out_V_write_as_33 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_33"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3130  %sqrtX_out_V_write_as_34 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_34"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3219  %sqrtX_out_V_write_as_35 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_35"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3660  %sqrtX_out_V_write_as_40 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_40"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3749  %sqrtX_out_V_write_as_41 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_41"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3838  %sqrtX_out_V_write_as_42 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_42"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3926  %x_in_V_read_assign_43 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_384, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_43"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3927  %sqrtX_out_V_write_as_43 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_43"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4367  %x_in_V_read_assign_48 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_417, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_48"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4368  %sqrtX_out_V_write_as_48 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_48"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4456  %x_in_V_read_assign_49 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_425, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_49"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4457  %sqrtX_out_V_write_as_49 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_49"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4545  %x_in_V_read_assign_50 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_433, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_50"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4546  %sqrtX_out_V_write_as_50 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_50"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4634  %x_in_V_read_assign_51 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_441, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_51"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4635  %sqrtX_out_V_write_as_51 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_51"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5075  %x_in_V_read_assign_56 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_474, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_56"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5076  %sqrtX_out_V_write_as_56 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_56) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_56"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5164  %x_in_V_read_assign_57 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_482, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_57"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5165  %sqrtX_out_V_write_as_57 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_57) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_57"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5253  %x_in_V_read_assign_58 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_490, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_58"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5254  %sqrtX_out_V_write_as_58 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_58) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_58"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5342  %x_in_V_read_assign_59 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_498, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_59"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5343  %sqrtX_out_V_write_as_59 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_59) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_59"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5783  %x_in_V_read_assign_64 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_531, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_64"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5784  %sqrtX_out_V_write_as_64 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_64) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_64"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5872  %x_in_V_read_assign_65 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_539, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_65"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5873  %sqrtX_out_V_write_as_65 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_65) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_65"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5961  %x_in_V_read_assign_66 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_547, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_66"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5962  %sqrtX_out_V_write_as_66 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_66) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1114" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:19  %sqrtX_out_V_write_as = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:102  %sqrtX_out_V_write_as_1 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_1"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:194  %sqrtX_out_V_write_as_2 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_2"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:286  %sqrtX_out_V_write_as_3 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_3"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:378  %sqrtX_out_V_write_as_4 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_4"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:469  %x_in_V_read_assign_5 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_40, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_5"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:470  %sqrtX_out_V_write_as_5 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_5"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:561  %x_in_V_read_assign_6 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_49, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_6"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:562  %sqrtX_out_V_write_as_6 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_6"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:653  %x_in_V_read_assign_7 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_58, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_7"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:654  %sqrtX_out_V_write_as_7 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_7"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:828  %sqrtX_out_V_write_as_9 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_9"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:917  %sqrtX_out_V_write_as_71 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_71"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1006  %sqrtX_out_V_write_as_10 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_10"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1095  %sqrtX_out_V_write_as_11 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_11"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1183  %x_in_V_read_assign_12 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_105, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_12"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1184  %sqrtX_out_V_write_as_12 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_12"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1272  %x_in_V_read_assign_13 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_114, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_13"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1273  %sqrtX_out_V_write_as_13 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_13"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1361  %x_in_V_read_assign_14 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_123, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_14"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1362  %sqrtX_out_V_write_as_14 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_14"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1536  %sqrtX_out_V_write_as_16 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_16"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1625  %sqrtX_out_V_write_as_17 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_17"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1714  %sqrtX_out_V_write_as_18 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_18"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1803  %sqrtX_out_V_write_as_19 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_19"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1891  %x_in_V_read_assign_20 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_221, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_20"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1892  %sqrtX_out_V_write_as_20 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_20"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1980  %x_in_V_read_assign_21 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_229, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_21"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1981  %sqrtX_out_V_write_as_21 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_21"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2069  %x_in_V_read_assign_22 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_237, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_22"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2070  %sqrtX_out_V_write_as_22 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_22"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2244  %sqrtX_out_V_write_as_24 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_24"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2333  %sqrtX_out_V_write_as_25 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_25"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2422  %sqrtX_out_V_write_as_26 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_26"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2511  %sqrtX_out_V_write_as_27 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_27"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2599  %x_in_V_read_assign_28 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_278, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_28"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2600  %sqrtX_out_V_write_as_28 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_28"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2688  %x_in_V_read_assign_29 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_286, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_29"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2689  %sqrtX_out_V_write_as_29 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_29"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2952  %sqrtX_out_V_write_as_32 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_32"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3041  %sqrtX_out_V_write_as_33 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_33"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3130  %sqrtX_out_V_write_as_34 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_34"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3219  %sqrtX_out_V_write_as_35 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_35"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3660  %sqrtX_out_V_write_as_40 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_40"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3749  %sqrtX_out_V_write_as_41 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_41"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3838  %sqrtX_out_V_write_as_42 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_42"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3927  %sqrtX_out_V_write_as_43 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_43"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4368  %sqrtX_out_V_write_as_48 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_48"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4457  %sqrtX_out_V_write_as_49 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_49"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4546  %sqrtX_out_V_write_as_50 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_50"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4635  %sqrtX_out_V_write_as_51 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_51"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5076  %sqrtX_out_V_write_as_56 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_56) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_56"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5165  %sqrtX_out_V_write_as_57 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_57) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_57"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5254  %sqrtX_out_V_write_as_58 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_58) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_58"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5343  %sqrtX_out_V_write_as_59 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_59) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_59"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5784  %sqrtX_out_V_write_as_64 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_64) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_64"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5873  %sqrtX_out_V_write_as_65 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_65) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_65"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5962  %sqrtX_out_V_write_as_66 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_66) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_66"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:6050  %x_in_V_read_assign_67 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_555, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_67"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6051  %sqrtX_out_V_write_as_67 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_67"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1174" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:19  %sqrtX_out_V_write_as = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:22  %tmp_585 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:102  %sqrtX_out_V_write_as_1 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_1"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:105  %tmp_593 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_1, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:194  %sqrtX_out_V_write_as_2 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_2"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:197  %tmp_601 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:286  %sqrtX_out_V_write_as_3 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_3"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:289  %tmp_609 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_3, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:378  %sqrtX_out_V_write_as_4 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_4) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_4"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:381  %tmp_617 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_4, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:470  %sqrtX_out_V_write_as_5 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_5"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:562  %sqrtX_out_V_write_as_6 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_6"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:654  %sqrtX_out_V_write_as_7 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_7"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:828  %sqrtX_out_V_write_as_9 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_9) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_9"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:831  %tmp_657 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_9, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:917  %sqrtX_out_V_write_as_71 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_71"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:920  %tmp_665 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_71, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1006  %sqrtX_out_V_write_as_10 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_10) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_10"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1009  %tmp_673 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_10, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1095  %sqrtX_out_V_write_as_11 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_11) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_11"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1098  %tmp_681 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_11, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1184  %sqrtX_out_V_write_as_12 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_12"/></StgValue>
</operation>

<operation id="1196" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1273  %sqrtX_out_V_write_as_13 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_13"/></StgValue>
</operation>

<operation id="1197" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1362  %sqrtX_out_V_write_as_14 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_14"/></StgValue>
</operation>

<operation id="1198" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1536  %sqrtX_out_V_write_as_16 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_16) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_16"/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1539  %tmp_721 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_16, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1200" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1625  %sqrtX_out_V_write_as_17 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_17) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_17"/></StgValue>
</operation>

<operation id="1201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1628  %tmp_729 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_17, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1202" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1714  %sqrtX_out_V_write_as_18 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_18) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_18"/></StgValue>
</operation>

<operation id="1203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1717  %tmp_737 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_18, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="1204" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1803  %sqrtX_out_V_write_as_19 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_19"/></StgValue>
</operation>

<operation id="1205" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1892  %sqrtX_out_V_write_as_20 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_20"/></StgValue>
</operation>

<operation id="1206" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1981  %sqrtX_out_V_write_as_21 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_21"/></StgValue>
</operation>

<operation id="1207" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2070  %sqrtX_out_V_write_as_22 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_22"/></StgValue>
</operation>

<operation id="1208" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2244  %sqrtX_out_V_write_as_24 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_24"/></StgValue>
</operation>

<operation id="1209" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2333  %sqrtX_out_V_write_as_25 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_25"/></StgValue>
</operation>

<operation id="1210" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2422  %sqrtX_out_V_write_as_26 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_26"/></StgValue>
</operation>

<operation id="1211" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2511  %sqrtX_out_V_write_as_27 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_27"/></StgValue>
</operation>

<operation id="1212" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2600  %sqrtX_out_V_write_as_28 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_28"/></StgValue>
</operation>

<operation id="1213" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2689  %sqrtX_out_V_write_as_29 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_29"/></StgValue>
</operation>

<operation id="1214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2777  %x_in_V_read_assign_30 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_294, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_30"/></StgValue>
</operation>

<operation id="1215" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2778  %sqrtX_out_V_write_as_30 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_30"/></StgValue>
</operation>

<operation id="1216" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2952  %sqrtX_out_V_write_as_32 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_32"/></StgValue>
</operation>

<operation id="1217" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3041  %sqrtX_out_V_write_as_33 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_33"/></StgValue>
</operation>

<operation id="1218" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3130  %sqrtX_out_V_write_as_34 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_34"/></StgValue>
</operation>

<operation id="1219" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3219  %sqrtX_out_V_write_as_35 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_35"/></StgValue>
</operation>

<operation id="1220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3307  %x_in_V_read_assign_36 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_335, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_36"/></StgValue>
</operation>

<operation id="1221" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3308  %sqrtX_out_V_write_as_36 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_36"/></StgValue>
</operation>

<operation id="1222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3396  %x_in_V_read_assign_37 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_343, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_37"/></StgValue>
</operation>

<operation id="1223" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3397  %sqrtX_out_V_write_as_37 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_37"/></StgValue>
</operation>

<operation id="1224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3485  %x_in_V_read_assign_38 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_351, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_38"/></StgValue>
</operation>

<operation id="1225" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3486  %sqrtX_out_V_write_as_38 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_38"/></StgValue>
</operation>

<operation id="1226" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3660  %sqrtX_out_V_write_as_40 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_40"/></StgValue>
</operation>

<operation id="1227" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3749  %sqrtX_out_V_write_as_41 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_41"/></StgValue>
</operation>

<operation id="1228" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3838  %sqrtX_out_V_write_as_42 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_42"/></StgValue>
</operation>

<operation id="1229" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3927  %sqrtX_out_V_write_as_43 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_43"/></StgValue>
</operation>

<operation id="1230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4015  %x_in_V_read_assign_44 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_392, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_44"/></StgValue>
</operation>

<operation id="1231" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4016  %sqrtX_out_V_write_as_44 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_44"/></StgValue>
</operation>

<operation id="1232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4104  %x_in_V_read_assign_45 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_400, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_45"/></StgValue>
</operation>

<operation id="1233" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4105  %sqrtX_out_V_write_as_45 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_45"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4193  %x_in_V_read_assign_46 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_408, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_46"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4194  %sqrtX_out_V_write_as_46 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_46"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4368  %sqrtX_out_V_write_as_48 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_48"/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4457  %sqrtX_out_V_write_as_49 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_49"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4546  %sqrtX_out_V_write_as_50 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_50"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4635  %sqrtX_out_V_write_as_51 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_51"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4723  %x_in_V_read_assign_52 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_449, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_52"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4724  %sqrtX_out_V_write_as_52 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_52"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4812  %x_in_V_read_assign_53 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_457, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_53"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4813  %sqrtX_out_V_write_as_53 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_53"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4901  %x_in_V_read_assign_54 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_465, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_54"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4902  %sqrtX_out_V_write_as_54 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_54"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5076  %sqrtX_out_V_write_as_56 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_56) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_56"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5165  %sqrtX_out_V_write_as_57 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_57) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_57"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5254  %sqrtX_out_V_write_as_58 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_58) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_58"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5343  %sqrtX_out_V_write_as_59 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_59) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_59"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5431  %x_in_V_read_assign_60 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_506, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_60"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5432  %sqrtX_out_V_write_as_60 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_60) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_60"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5520  %x_in_V_read_assign_61 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_514, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_61"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5521  %sqrtX_out_V_write_as_61 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_61) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_61"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5784  %sqrtX_out_V_write_as_64 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_64) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_64"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5873  %sqrtX_out_V_write_as_65 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_65) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_65"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5962  %sqrtX_out_V_write_as_66 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_66) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_66"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6051  %sqrtX_out_V_write_as_67 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_67"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:21  %OP1_V_0_1_cast_cast = sext i27 %tmp_584 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_cast_cast"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:23  %OP2_V_3_0_1_cast_cas = zext i15 %tmp_585 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_1_cast_cas"/></StgValue>
</operation>

<operation id="1260" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:24  %tmp_37_0_1 = mul i42 %OP2_V_3_0_1_cast_cas, %OP1_V_0_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="1261" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:25  %tmp_38_0_1 = icmp eq i42 %tmp_37_0_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="1262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:104  %OP1_V_0_2_cast_cast = sext i27 %tmp_592 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_cast_cast"/></StgValue>
</operation>

<operation id="1263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:106  %OP2_V_3_0_2_cast_cas = zext i15 %tmp_593 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_2_cast_cas"/></StgValue>
</operation>

<operation id="1264" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:107  %tmp_37_0_2 = mul i42 %OP2_V_3_0_2_cast_cas, %OP1_V_0_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="1265" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:108  %tmp_38_0_2 = icmp eq i42 %tmp_37_0_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="1266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:196  %OP1_V_0_3_cast_cast = sext i27 %tmp_600 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_3_cast_cast"/></StgValue>
</operation>

<operation id="1267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:198  %OP2_V_3_0_3_cast_cas = zext i15 %tmp_601 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_3_cast_cas"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:199  %tmp_37_0_3 = mul i42 %OP2_V_3_0_3_cast_cas, %OP1_V_0_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_3"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:200  %tmp_38_0_3 = icmp eq i42 %tmp_37_0_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_3"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:288  %OP1_V_0_4_cast_cast = sext i27 %tmp_608 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_4_cast_cast"/></StgValue>
</operation>

<operation id="1271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:290  %OP2_V_3_0_4_cast_cas = zext i15 %tmp_609 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_4_cast_cas"/></StgValue>
</operation>

<operation id="1272" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:291  %tmp_37_0_4 = mul i42 %OP2_V_3_0_4_cast_cas, %OP1_V_0_4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_4"/></StgValue>
</operation>

<operation id="1273" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:292  %tmp_38_0_4 = icmp eq i42 %tmp_37_0_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_4"/></StgValue>
</operation>

<operation id="1274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:380  %OP1_V_0_5_cast_cast = sext i27 %tmp_616 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_5_cast_cast"/></StgValue>
</operation>

<operation id="1275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:382  %OP2_V_3_0_5_cast_cas = zext i15 %tmp_617 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_5_cast_cas"/></StgValue>
</operation>

<operation id="1276" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:383  %tmp_37_0_5 = mul i42 %OP2_V_3_0_5_cast_cas, %OP1_V_0_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_5"/></StgValue>
</operation>

<operation id="1277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:384  %tmp_38_0_5 = icmp eq i42 %tmp_37_0_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_5"/></StgValue>
</operation>

<operation id="1278" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:470  %sqrtX_out_V_write_as_5 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_5"/></StgValue>
</operation>

<operation id="1279" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:562  %sqrtX_out_V_write_as_6 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_6"/></StgValue>
</operation>

<operation id="1280" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:654  %sqrtX_out_V_write_as_7 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_7"/></StgValue>
</operation>

<operation id="1281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:748  %x_in_V_read_assign_8 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_64, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_8"/></StgValue>
</operation>

<operation id="1282" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:749  %sqrtX_out_V_write_as_8 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_8"/></StgValue>
</operation>

<operation id="1283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:830  %OP1_V_130_2_cast_cas = sext i27 %tmp_656 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_2_cast_cas"/></StgValue>
</operation>

<operation id="1284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:832  %OP2_V_3_1_2_cast_cas = zext i15 %tmp_657 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_2_cast_cas"/></StgValue>
</operation>

<operation id="1285" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:833  %tmp_37_1_2 = mul i42 %OP2_V_3_1_2_cast_cas, %OP1_V_130_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="1286" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:834  %tmp_38_1_2 = icmp eq i42 %tmp_37_1_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_2"/></StgValue>
</operation>

<operation id="1287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:919  %OP1_V_130_3_cast_cas = sext i27 %tmp_664 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_3_cast_cas"/></StgValue>
</operation>

<operation id="1288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:921  %OP2_V_3_1_3_cast_cas = zext i15 %tmp_665 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_3_cast_cas"/></StgValue>
</operation>

<operation id="1289" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:922  %tmp_37_1_3 = mul i42 %OP2_V_3_1_3_cast_cas, %OP1_V_130_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_3"/></StgValue>
</operation>

<operation id="1290" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:923  %tmp_38_1_3 = icmp eq i42 %tmp_37_1_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_3"/></StgValue>
</operation>

<operation id="1291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1008  %OP1_V_130_4_cast_cas = sext i27 %tmp_672 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_4_cast_cas"/></StgValue>
</operation>

<operation id="1292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1010  %OP2_V_3_1_4_cast_cas = zext i15 %tmp_673 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_4_cast_cas"/></StgValue>
</operation>

<operation id="1293" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1011  %tmp_37_1_4 = mul i42 %OP2_V_3_1_4_cast_cas, %OP1_V_130_4_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_4"/></StgValue>
</operation>

<operation id="1294" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1012  %tmp_38_1_4 = icmp eq i42 %tmp_37_1_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_4"/></StgValue>
</operation>

<operation id="1295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1097  %OP1_V_130_5_cast_cas = sext i27 %tmp_680 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_5_cast_cas"/></StgValue>
</operation>

<operation id="1296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1099  %OP2_V_3_1_5_cast_cas = zext i15 %tmp_681 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_5_cast_cas"/></StgValue>
</operation>

<operation id="1297" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1100  %tmp_37_1_5 = mul i42 %OP2_V_3_1_5_cast_cas, %OP1_V_130_5_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_5"/></StgValue>
</operation>

<operation id="1298" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1101  %tmp_38_1_5 = icmp eq i42 %tmp_37_1_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_5"/></StgValue>
</operation>

<operation id="1299" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1184  %sqrtX_out_V_write_as_12 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_12"/></StgValue>
</operation>

<operation id="1300" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1273  %sqrtX_out_V_write_as_13 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_13"/></StgValue>
</operation>

<operation id="1301" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1362  %sqrtX_out_V_write_as_14 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_14"/></StgValue>
</operation>

<operation id="1302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:1456  %x_in_V_read_assign_15 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_129, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_15"/></StgValue>
</operation>

<operation id="1303" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1457  %sqrtX_out_V_write_as_15 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_15"/></StgValue>
</operation>

<operation id="1304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1538  %OP1_V_2_1_cast_cast = sext i27 %tmp_720 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_cast_cast"/></StgValue>
</operation>

<operation id="1305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1540  %OP2_V_3_2_1_cast_cas = zext i15 %tmp_721 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_1_cast_cas"/></StgValue>
</operation>

<operation id="1306" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1541  %tmp_37_2_1 = mul i42 %OP2_V_3_2_1_cast_cas, %OP1_V_2_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_1"/></StgValue>
</operation>

<operation id="1307" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1542  %tmp_38_2_1 = icmp eq i42 %tmp_37_2_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_1"/></StgValue>
</operation>

<operation id="1308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1627  %OP1_V_2_3_cast_cast = sext i27 %tmp_728 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_3_cast_cast"/></StgValue>
</operation>

<operation id="1309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1629  %OP2_V_3_2_3_cast_cas = zext i15 %tmp_729 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_3_cast_cas"/></StgValue>
</operation>

<operation id="1310" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1630  %tmp_37_2_3 = mul i42 %OP2_V_3_2_3_cast_cas, %OP1_V_2_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_3"/></StgValue>
</operation>

<operation id="1311" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1631  %tmp_38_2_3 = icmp eq i42 %tmp_37_2_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_3"/></StgValue>
</operation>

<operation id="1312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1716  %OP1_V_2_4_cast_cast = sext i27 %tmp_736 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_4_cast_cast"/></StgValue>
</operation>

<operation id="1313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1718  %OP2_V_3_2_4_cast_cas = zext i15 %tmp_737 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_4_cast_cas"/></StgValue>
</operation>

<operation id="1314" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1719  %tmp_37_2_4 = mul i42 %OP2_V_3_2_4_cast_cas, %OP1_V_2_4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_4"/></StgValue>
</operation>

<operation id="1315" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1720  %tmp_38_2_4 = icmp eq i42 %tmp_37_2_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_4"/></StgValue>
</operation>

<operation id="1316" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1803  %sqrtX_out_V_write_as_19 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_19) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_19"/></StgValue>
</operation>

<operation id="1317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1806  %tmp_745 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_19, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="1318" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1892  %sqrtX_out_V_write_as_20 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_20"/></StgValue>
</operation>

<operation id="1319" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1981  %sqrtX_out_V_write_as_21 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_21"/></StgValue>
</operation>

<operation id="1320" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2070  %sqrtX_out_V_write_as_22 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_22"/></StgValue>
</operation>

<operation id="1321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2164  %x_in_V_read_assign_23 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_242, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_23"/></StgValue>
</operation>

<operation id="1322" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2165  %sqrtX_out_V_write_as_23 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_23"/></StgValue>
</operation>

<operation id="1323" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2244  %sqrtX_out_V_write_as_24 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_24) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_24"/></StgValue>
</operation>

<operation id="1324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2247  %tmp_785 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_24, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="1325" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2333  %sqrtX_out_V_write_as_25 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_25) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_25"/></StgValue>
</operation>

<operation id="1326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2336  %tmp_793 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_25, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="1327" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2422  %sqrtX_out_V_write_as_26 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_26) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_26"/></StgValue>
</operation>

<operation id="1328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2425  %tmp_801 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_26, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="1329" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2511  %sqrtX_out_V_write_as_27 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_27) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_27"/></StgValue>
</operation>

<operation id="1330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2514  %tmp_809 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_27, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="1331" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2600  %sqrtX_out_V_write_as_28 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_28"/></StgValue>
</operation>

<operation id="1332" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2689  %sqrtX_out_V_write_as_29 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_29"/></StgValue>
</operation>

<operation id="1333" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2778  %sqrtX_out_V_write_as_30 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_30"/></StgValue>
</operation>

<operation id="1334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:2872  %x_in_V_read_assign_31 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_299, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_31"/></StgValue>
</operation>

<operation id="1335" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2873  %sqrtX_out_V_write_as_31 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_31"/></StgValue>
</operation>

<operation id="1336" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2952  %sqrtX_out_V_write_as_32 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_32) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_32"/></StgValue>
</operation>

<operation id="1337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2955  %tmp_849 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_32, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="1338" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3041  %sqrtX_out_V_write_as_33 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_33) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_33"/></StgValue>
</operation>

<operation id="1339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3044  %tmp_857 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_33, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="1340" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3130  %sqrtX_out_V_write_as_34 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_34) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_34"/></StgValue>
</operation>

<operation id="1341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3133  %tmp_865 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_34, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="1342" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3219  %sqrtX_out_V_write_as_35 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_35) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_35"/></StgValue>
</operation>

<operation id="1343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3222  %tmp_873 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_35, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="1344" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3308  %sqrtX_out_V_write_as_36 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_36"/></StgValue>
</operation>

<operation id="1345" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3397  %sqrtX_out_V_write_as_37 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_37"/></StgValue>
</operation>

<operation id="1346" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3486  %sqrtX_out_V_write_as_38 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_38"/></StgValue>
</operation>

<operation id="1347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:3580  %x_in_V_read_assign_39 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_356, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_39"/></StgValue>
</operation>

<operation id="1348" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3581  %sqrtX_out_V_write_as_39 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_39"/></StgValue>
</operation>

<operation id="1349" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3660  %sqrtX_out_V_write_as_40 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_40) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_40"/></StgValue>
</operation>

<operation id="1350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3663  %tmp_913 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_40, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="1351" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3749  %sqrtX_out_V_write_as_41 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_41) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_41"/></StgValue>
</operation>

<operation id="1352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3752  %tmp_921 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_41, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="1353" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3838  %sqrtX_out_V_write_as_42 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_42) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_42"/></StgValue>
</operation>

<operation id="1354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3841  %tmp_929 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_42, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="1355" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3927  %sqrtX_out_V_write_as_43 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_43"/></StgValue>
</operation>

<operation id="1356" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4016  %sqrtX_out_V_write_as_44 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_44"/></StgValue>
</operation>

<operation id="1357" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4105  %sqrtX_out_V_write_as_45 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_45"/></StgValue>
</operation>

<operation id="1358" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4194  %sqrtX_out_V_write_as_46 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_46"/></StgValue>
</operation>

<operation id="1359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4288  %x_in_V_read_assign_47 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_413, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_47"/></StgValue>
</operation>

<operation id="1360" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4289  %sqrtX_out_V_write_as_47 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_47"/></StgValue>
</operation>

<operation id="1361" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4368  %sqrtX_out_V_write_as_48 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_48"/></StgValue>
</operation>

<operation id="1362" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4457  %sqrtX_out_V_write_as_49 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_49"/></StgValue>
</operation>

<operation id="1363" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4546  %sqrtX_out_V_write_as_50 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_50"/></StgValue>
</operation>

<operation id="1364" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4635  %sqrtX_out_V_write_as_51 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_51"/></StgValue>
</operation>

<operation id="1365" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4724  %sqrtX_out_V_write_as_52 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_52"/></StgValue>
</operation>

<operation id="1366" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4813  %sqrtX_out_V_write_as_53 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_53"/></StgValue>
</operation>

<operation id="1367" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4902  %sqrtX_out_V_write_as_54 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_54"/></StgValue>
</operation>

<operation id="1368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:4996  %x_in_V_read_assign_55 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_470, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_55"/></StgValue>
</operation>

<operation id="1369" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4997  %sqrtX_out_V_write_as_55 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_55) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_55"/></StgValue>
</operation>

<operation id="1370" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5076  %sqrtX_out_V_write_as_56 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_56) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_56"/></StgValue>
</operation>

<operation id="1371" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5165  %sqrtX_out_V_write_as_57 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_57) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_57"/></StgValue>
</operation>

<operation id="1372" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5254  %sqrtX_out_V_write_as_58 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_58) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_58"/></StgValue>
</operation>

<operation id="1373" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5343  %sqrtX_out_V_write_as_59 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_59) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_59"/></StgValue>
</operation>

<operation id="1374" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5432  %sqrtX_out_V_write_as_60 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_60) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_60"/></StgValue>
</operation>

<operation id="1375" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5521  %sqrtX_out_V_write_as_61 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_61) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_61"/></StgValue>
</operation>

<operation id="1376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5609  %x_in_V_read_assign_62 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_522, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_62"/></StgValue>
</operation>

<operation id="1377" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5610  %sqrtX_out_V_write_as_62 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_62) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_62"/></StgValue>
</operation>

<operation id="1378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:5704  %x_in_V_read_assign_63 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_527, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_63"/></StgValue>
</operation>

<operation id="1379" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5705  %sqrtX_out_V_write_as_63 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_63) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_63"/></StgValue>
</operation>

<operation id="1380" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5784  %sqrtX_out_V_write_as_64 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_64) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_64"/></StgValue>
</operation>

<operation id="1381" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5873  %sqrtX_out_V_write_as_65 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_65) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_65"/></StgValue>
</operation>

<operation id="1382" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5962  %sqrtX_out_V_write_as_66 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_66) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_66"/></StgValue>
</operation>

<operation id="1383" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6051  %sqrtX_out_V_write_as_67 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_67"/></StgValue>
</operation>

<operation id="1384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:6139  %x_in_V_read_assign_68 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_563, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_68"/></StgValue>
</operation>

<operation id="1385" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6140  %sqrtX_out_V_write_as_68 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_68"/></StgValue>
</operation>

<operation id="1386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6283" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:6228  %x_in_V_read_assign_69 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_571, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_69"/></StgValue>
</operation>

<operation id="1387" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6229  %sqrtX_out_V_write_as_69 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_69"/></StgValue>
</operation>

<operation id="1388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6372" bw="48" op_0_bw="48" op_1_bw="15" op_2_bw="33">
<![CDATA[
._crit_edge.0.0_ifconv:6317  %x_in_V_read_assign_70 = call i48 @_ssdm_op_BitConcatenate.i48.i15.i33(i15 %tmp_579, i33 0)

]]></Node>
<StgValue><ssdm name="x_in_V_read_assign_70"/></StgValue>
</operation>

<operation id="1389" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6318  %sqrtX_out_V_write_as_70 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_70) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_70"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2754">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:26  %dp_4_0_s = sext i42 %tmp_37_0_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_s"/></StgValue>
</operation>

<operation id="1391" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2751">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:27  %dp_4_0_1 = sitofp i64 %dp_4_0_s to double

]]></Node>
<StgValue><ssdm name="dp_4_0_1"/></StgValue>
</operation>

<operation id="1392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2763">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:109  %dp_4_0_9 = sext i42 %tmp_37_0_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_9"/></StgValue>
</operation>

<operation id="1393" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2760">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:110  %dp_4_0_2 = sitofp i64 %dp_4_0_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_2"/></StgValue>
</operation>

<operation id="1394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2772">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:201  %dp_4_0_10 = sext i42 %tmp_37_0_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_10"/></StgValue>
</operation>

<operation id="1395" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2769">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:202  %dp_4_0_3 = sitofp i64 %dp_4_0_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_3"/></StgValue>
</operation>

<operation id="1396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:293  %dp_4_0_11 = sext i42 %tmp_37_0_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_11"/></StgValue>
</operation>

<operation id="1397" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2778">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:294  %dp_4_0_4 = sitofp i64 %dp_4_0_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_4"/></StgValue>
</operation>

<operation id="1398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2790">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:385  %dp_4_0_12 = sext i42 %tmp_37_0_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_12"/></StgValue>
</operation>

<operation id="1399" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2787">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:386  %dp_4_0_5 = sitofp i64 %dp_4_0_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_5"/></StgValue>
</operation>

<operation id="1400" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:470  %sqrtX_out_V_write_as_5 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_5"/></StgValue>
</operation>

<operation id="1401" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:562  %sqrtX_out_V_write_as_6 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_6"/></StgValue>
</operation>

<operation id="1402" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:654  %sqrtX_out_V_write_as_7 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_7"/></StgValue>
</operation>

<operation id="1403" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:749  %sqrtX_out_V_write_as_8 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_8"/></StgValue>
</operation>

<operation id="1404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2799">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:835  %dp_4_1_s = sext i42 %tmp_37_1_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_s"/></StgValue>
</operation>

<operation id="1405" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2796">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:836  %dp_4_1_2 = sitofp i64 %dp_4_1_s to double

]]></Node>
<StgValue><ssdm name="dp_4_1_2"/></StgValue>
</operation>

<operation id="1406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2808">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:924  %dp_4_1_1 = sext i42 %tmp_37_1_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_1"/></StgValue>
</operation>

<operation id="1407" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2805">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:925  %dp_4_1_3 = sitofp i64 %dp_4_1_1 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_3"/></StgValue>
</operation>

<operation id="1408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2817">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1013  %dp_4_1_9 = sext i42 %tmp_37_1_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_9"/></StgValue>
</operation>

<operation id="1409" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2814">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1014  %dp_4_1_4 = sitofp i64 %dp_4_1_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_4"/></StgValue>
</operation>

<operation id="1410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2826">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1102  %dp_4_1_10 = sext i42 %tmp_37_1_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_10"/></StgValue>
</operation>

<operation id="1411" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2823">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1103  %dp_4_1_5 = sitofp i64 %dp_4_1_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_5"/></StgValue>
</operation>

<operation id="1412" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1184  %sqrtX_out_V_write_as_12 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_12"/></StgValue>
</operation>

<operation id="1413" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1273  %sqrtX_out_V_write_as_13 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_13"/></StgValue>
</operation>

<operation id="1414" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1362  %sqrtX_out_V_write_as_14 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_14"/></StgValue>
</operation>

<operation id="1415" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1457  %sqrtX_out_V_write_as_15 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_15"/></StgValue>
</operation>

<operation id="1416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2835">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1543  %dp_4_2_s = sext i42 %tmp_37_2_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_s"/></StgValue>
</operation>

<operation id="1417" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2832">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1544  %dp_4_2_1 = sitofp i64 %dp_4_2_s to double

]]></Node>
<StgValue><ssdm name="dp_4_2_1"/></StgValue>
</operation>

<operation id="1418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2844">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1632  %dp_4_2_2 = sext i42 %tmp_37_2_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_2"/></StgValue>
</operation>

<operation id="1419" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2841">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1633  %dp_4_2_3 = sitofp i64 %dp_4_2_2 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_3"/></StgValue>
</operation>

<operation id="1420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1721  %dp_4_2_9 = sext i42 %tmp_37_2_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_9"/></StgValue>
</operation>

<operation id="1421" st_id="8" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2850">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1722  %dp_4_2_4 = sitofp i64 %dp_4_2_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_4"/></StgValue>
</operation>

<operation id="1422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1805  %OP1_V_2_5_cast_cast = sext i27 %tmp_744 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_5_cast_cast"/></StgValue>
</operation>

<operation id="1423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1807  %OP2_V_3_2_5_cast_cas = zext i15 %tmp_745 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_5_cast_cas"/></StgValue>
</operation>

<operation id="1424" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1808  %tmp_37_2_5 = mul i42 %OP2_V_3_2_5_cast_cas, %OP1_V_2_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_5"/></StgValue>
</operation>

<operation id="1425" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1809  %tmp_38_2_5 = icmp eq i42 %tmp_37_2_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_5"/></StgValue>
</operation>

<operation id="1426" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1892  %sqrtX_out_V_write_as_20 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_20"/></StgValue>
</operation>

<operation id="1427" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1981  %sqrtX_out_V_write_as_21 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_21"/></StgValue>
</operation>

<operation id="1428" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2070  %sqrtX_out_V_write_as_22 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_22"/></StgValue>
</operation>

<operation id="1429" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2165  %sqrtX_out_V_write_as_23 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_23"/></StgValue>
</operation>

<operation id="1430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2246  %OP1_V_3_1_cast_cast = sext i27 %tmp_784 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_1_cast_cast"/></StgValue>
</operation>

<operation id="1431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2248  %OP2_V_3_3_1_cast_cas = zext i15 %tmp_785 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_1_cast_cas"/></StgValue>
</operation>

<operation id="1432" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2249  %tmp_37_3_1 = mul i42 %OP2_V_3_3_1_cast_cas, %OP1_V_3_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_1"/></StgValue>
</operation>

<operation id="1433" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2250  %tmp_38_3_1 = icmp eq i42 %tmp_37_3_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_1"/></StgValue>
</operation>

<operation id="1434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2335  %OP1_V_3_2_cast_cast = sext i27 %tmp_792 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_2_cast_cast"/></StgValue>
</operation>

<operation id="1435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2337  %OP2_V_3_3_2_cast_cas = zext i15 %tmp_793 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_2_cast_cas"/></StgValue>
</operation>

<operation id="1436" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2338  %tmp_37_3_2 = mul i42 %OP2_V_3_3_2_cast_cas, %OP1_V_3_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_2"/></StgValue>
</operation>

<operation id="1437" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2339  %tmp_38_3_2 = icmp eq i42 %tmp_37_3_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_2"/></StgValue>
</operation>

<operation id="1438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2424  %OP1_V_3_4_cast_cast = sext i27 %tmp_800 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_4_cast_cast"/></StgValue>
</operation>

<operation id="1439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2426  %OP2_V_3_3_4_cast_cas = zext i15 %tmp_801 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_4_cast_cas"/></StgValue>
</operation>

<operation id="1440" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2427  %tmp_37_3_4 = mul i42 %OP2_V_3_3_4_cast_cas, %OP1_V_3_4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_4"/></StgValue>
</operation>

<operation id="1441" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2428  %tmp_38_3_4 = icmp eq i42 %tmp_37_3_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_4"/></StgValue>
</operation>

<operation id="1442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2513  %OP1_V_3_5_cast_cast = sext i27 %tmp_808 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_5_cast_cast"/></StgValue>
</operation>

<operation id="1443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2515  %OP2_V_3_3_5_cast_cas = zext i15 %tmp_809 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_5_cast_cas"/></StgValue>
</operation>

<operation id="1444" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2516  %tmp_37_3_5 = mul i42 %OP2_V_3_3_5_cast_cas, %OP1_V_3_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_5"/></StgValue>
</operation>

<operation id="1445" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2517  %tmp_38_3_5 = icmp eq i42 %tmp_37_3_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_5"/></StgValue>
</operation>

<operation id="1446" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2600  %sqrtX_out_V_write_as_28 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_28"/></StgValue>
</operation>

<operation id="1447" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2689  %sqrtX_out_V_write_as_29 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_29"/></StgValue>
</operation>

<operation id="1448" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2778  %sqrtX_out_V_write_as_30 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_30"/></StgValue>
</operation>

<operation id="1449" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2873  %sqrtX_out_V_write_as_31 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_31"/></StgValue>
</operation>

<operation id="1450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2954  %OP1_V_4_1_cast_cast = sext i27 %tmp_848 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_1_cast_cast"/></StgValue>
</operation>

<operation id="1451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2956  %OP2_V_3_4_1_cast_cas = zext i15 %tmp_849 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_1_cast_cas"/></StgValue>
</operation>

<operation id="1452" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2957  %tmp_37_4_1 = mul i42 %OP2_V_3_4_1_cast_cas, %OP1_V_4_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_1"/></StgValue>
</operation>

<operation id="1453" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2958  %tmp_38_4_1 = icmp eq i42 %tmp_37_4_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_1"/></StgValue>
</operation>

<operation id="1454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3043  %OP1_V_4_2_cast_cast = sext i27 %tmp_856 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_2_cast_cast"/></StgValue>
</operation>

<operation id="1455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3045  %OP2_V_3_4_2_cast_cas = zext i15 %tmp_857 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_2_cast_cas"/></StgValue>
</operation>

<operation id="1456" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3046  %tmp_37_4_2 = mul i42 %OP2_V_3_4_2_cast_cas, %OP1_V_4_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_2"/></StgValue>
</operation>

<operation id="1457" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3047  %tmp_38_4_2 = icmp eq i42 %tmp_37_4_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_2"/></StgValue>
</operation>

<operation id="1458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3132  %OP1_V_4_3_cast_cast = sext i27 %tmp_864 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_3_cast_cast"/></StgValue>
</operation>

<operation id="1459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3134  %OP2_V_3_4_3_cast_cas = zext i15 %tmp_865 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_3_cast_cas"/></StgValue>
</operation>

<operation id="1460" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3135  %tmp_37_4_3 = mul i42 %OP2_V_3_4_3_cast_cas, %OP1_V_4_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_3"/></StgValue>
</operation>

<operation id="1461" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3136  %tmp_38_4_3 = icmp eq i42 %tmp_37_4_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_3"/></StgValue>
</operation>

<operation id="1462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3221  %OP1_V_4_5_cast_cast = sext i27 %tmp_872 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_5_cast_cast"/></StgValue>
</operation>

<operation id="1463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3223  %OP2_V_3_4_5_cast_cas = zext i15 %tmp_873 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_5_cast_cas"/></StgValue>
</operation>

<operation id="1464" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3224  %tmp_37_4_5 = mul i42 %OP2_V_3_4_5_cast_cas, %OP1_V_4_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_5"/></StgValue>
</operation>

<operation id="1465" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3225  %tmp_38_4_5 = icmp eq i42 %tmp_37_4_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_5"/></StgValue>
</operation>

<operation id="1466" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3308  %sqrtX_out_V_write_as_36 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_36"/></StgValue>
</operation>

<operation id="1467" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3397  %sqrtX_out_V_write_as_37 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_37"/></StgValue>
</operation>

<operation id="1468" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3486  %sqrtX_out_V_write_as_38 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_38"/></StgValue>
</operation>

<operation id="1469" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3581  %sqrtX_out_V_write_as_39 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_39"/></StgValue>
</operation>

<operation id="1470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3662  %OP1_V_537_1_cast_cas = sext i27 %tmp_912 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_1_cast_cas"/></StgValue>
</operation>

<operation id="1471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3664  %OP2_V_3_5_1_cast_cas = zext i15 %tmp_913 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_1_cast_cas"/></StgValue>
</operation>

<operation id="1472" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3665  %tmp_37_5_1 = mul i42 %OP2_V_3_5_1_cast_cas, %OP1_V_537_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_1"/></StgValue>
</operation>

<operation id="1473" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3666  %tmp_38_5_1 = icmp eq i42 %tmp_37_5_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_1"/></StgValue>
</operation>

<operation id="1474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3751  %OP1_V_537_2_cast_cas = sext i27 %tmp_920 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_2_cast_cas"/></StgValue>
</operation>

<operation id="1475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3753  %OP2_V_3_5_2_cast_cas = zext i15 %tmp_921 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_2_cast_cas"/></StgValue>
</operation>

<operation id="1476" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3754  %tmp_37_5_2 = mul i42 %OP2_V_3_5_2_cast_cas, %OP1_V_537_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_2"/></StgValue>
</operation>

<operation id="1477" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3755  %tmp_38_5_2 = icmp eq i42 %tmp_37_5_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_2"/></StgValue>
</operation>

<operation id="1478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3840  %OP1_V_537_3_cast_cas = sext i27 %tmp_928 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_3_cast_cas"/></StgValue>
</operation>

<operation id="1479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3842  %OP2_V_3_5_3_cast_cas = zext i15 %tmp_929 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_3_cast_cas"/></StgValue>
</operation>

<operation id="1480" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3843  %tmp_37_5_3 = mul i42 %OP2_V_3_5_3_cast_cas, %OP1_V_537_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_3"/></StgValue>
</operation>

<operation id="1481" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3844  %tmp_38_5_3 = icmp eq i42 %tmp_37_5_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_3"/></StgValue>
</operation>

<operation id="1482" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3927  %sqrtX_out_V_write_as_43 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_43) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_43"/></StgValue>
</operation>

<operation id="1483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3930  %tmp_937 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_43, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="1484" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4016  %sqrtX_out_V_write_as_44 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_44"/></StgValue>
</operation>

<operation id="1485" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4105  %sqrtX_out_V_write_as_45 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_45"/></StgValue>
</operation>

<operation id="1486" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4194  %sqrtX_out_V_write_as_46 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_46"/></StgValue>
</operation>

<operation id="1487" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4289  %sqrtX_out_V_write_as_47 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_47"/></StgValue>
</operation>

<operation id="1488" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4368  %sqrtX_out_V_write_as_48 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_48) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_48"/></StgValue>
</operation>

<operation id="1489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4371  %tmp_977 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_48, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="1490" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4457  %sqrtX_out_V_write_as_49 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_49) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_49"/></StgValue>
</operation>

<operation id="1491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4460  %tmp_985 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_49, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="1492" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4546  %sqrtX_out_V_write_as_50 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_50) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_50"/></StgValue>
</operation>

<operation id="1493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4549  %tmp_993 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_50, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="1494" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4635  %sqrtX_out_V_write_as_51 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_51) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_51"/></StgValue>
</operation>

<operation id="1495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4638  %tmp_1001 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_51, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="1496" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4724  %sqrtX_out_V_write_as_52 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_52"/></StgValue>
</operation>

<operation id="1497" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4813  %sqrtX_out_V_write_as_53 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_53"/></StgValue>
</operation>

<operation id="1498" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4902  %sqrtX_out_V_write_as_54 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_54"/></StgValue>
</operation>

<operation id="1499" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4997  %sqrtX_out_V_write_as_55 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_55) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_55"/></StgValue>
</operation>

<operation id="1500" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5076  %sqrtX_out_V_write_as_56 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_56) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_56"/></StgValue>
</operation>

<operation id="1501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5079  %tmp_1041 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_56, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="1502" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5165  %sqrtX_out_V_write_as_57 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_57) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_57"/></StgValue>
</operation>

<operation id="1503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5168  %tmp_1049 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_57, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="1504" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5254  %sqrtX_out_V_write_as_58 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_58) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_58"/></StgValue>
</operation>

<operation id="1505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5257  %tmp_1057 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_58, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="1506" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5343  %sqrtX_out_V_write_as_59 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_59) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_59"/></StgValue>
</operation>

<operation id="1507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5346  %tmp_1065 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_59, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="1508" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5432  %sqrtX_out_V_write_as_60 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_60) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_60"/></StgValue>
</operation>

<operation id="1509" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5521  %sqrtX_out_V_write_as_61 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_61) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_61"/></StgValue>
</operation>

<operation id="1510" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5610  %sqrtX_out_V_write_as_62 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_62) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_62"/></StgValue>
</operation>

<operation id="1511" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5705  %sqrtX_out_V_write_as_63 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_63) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_63"/></StgValue>
</operation>

<operation id="1512" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5784  %sqrtX_out_V_write_as_64 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_64) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_64"/></StgValue>
</operation>

<operation id="1513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5787  %tmp_1105 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_64, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="1514" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5873  %sqrtX_out_V_write_as_65 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_65) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_65"/></StgValue>
</operation>

<operation id="1515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5876  %tmp_1113 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_65, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="1516" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5962  %sqrtX_out_V_write_as_66 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_66) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_66"/></StgValue>
</operation>

<operation id="1517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5965  %tmp_1121 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_66, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="1518" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6051  %sqrtX_out_V_write_as_67 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_67"/></StgValue>
</operation>

<operation id="1519" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6140  %sqrtX_out_V_write_as_68 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_68"/></StgValue>
</operation>

<operation id="1520" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6229  %sqrtX_out_V_write_as_69 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_69"/></StgValue>
</operation>

<operation id="1521" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6318  %sqrtX_out_V_write_as_70 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_70) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_70"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1522" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:27  %dp_4_0_1 = sitofp i64 %dp_4_0_s to double

]]></Node>
<StgValue><ssdm name="dp_4_0_1"/></StgValue>
</operation>

<operation id="1523" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2761">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:110  %dp_4_0_2 = sitofp i64 %dp_4_0_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_2"/></StgValue>
</operation>

<operation id="1524" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2770">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:202  %dp_4_0_3 = sitofp i64 %dp_4_0_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_3"/></StgValue>
</operation>

<operation id="1525" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2779">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:294  %dp_4_0_4 = sitofp i64 %dp_4_0_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_4"/></StgValue>
</operation>

<operation id="1526" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2788">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:386  %dp_4_0_5 = sitofp i64 %dp_4_0_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_5"/></StgValue>
</operation>

<operation id="1527" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:470  %sqrtX_out_V_write_as_5 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_5) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_5"/></StgValue>
</operation>

<operation id="1528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:473  %tmp_625 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_5, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="1529" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:562  %sqrtX_out_V_write_as_6 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_6"/></StgValue>
</operation>

<operation id="1530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:565  %tmp_633 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_6, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="1531" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:654  %sqrtX_out_V_write_as_7 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_7"/></StgValue>
</operation>

<operation id="1532" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:657  %tmp_641 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_7, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="1533" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:749  %sqrtX_out_V_write_as_8 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_8"/></StgValue>
</operation>

<operation id="1534" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2797">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:836  %dp_4_1_2 = sitofp i64 %dp_4_1_s to double

]]></Node>
<StgValue><ssdm name="dp_4_1_2"/></StgValue>
</operation>

<operation id="1535" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2806">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:925  %dp_4_1_3 = sitofp i64 %dp_4_1_1 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_3"/></StgValue>
</operation>

<operation id="1536" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2815">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1014  %dp_4_1_4 = sitofp i64 %dp_4_1_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_4"/></StgValue>
</operation>

<operation id="1537" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2824">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1103  %dp_4_1_5 = sitofp i64 %dp_4_1_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_5"/></StgValue>
</operation>

<operation id="1538" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1184  %sqrtX_out_V_write_as_12 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_12) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_12"/></StgValue>
</operation>

<operation id="1539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1187  %tmp_689 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_12, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="1540" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1273  %sqrtX_out_V_write_as_13 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_13) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_13"/></StgValue>
</operation>

<operation id="1541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1276  %tmp_697 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_13, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="1542" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1362  %sqrtX_out_V_write_as_14 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_14) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_14"/></StgValue>
</operation>

<operation id="1543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1365  %tmp_705 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_14, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="1544" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1457  %sqrtX_out_V_write_as_15 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_15"/></StgValue>
</operation>

<operation id="1545" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2833">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1544  %dp_4_2_1 = sitofp i64 %dp_4_2_s to double

]]></Node>
<StgValue><ssdm name="dp_4_2_1"/></StgValue>
</operation>

<operation id="1546" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2842">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1633  %dp_4_2_3 = sitofp i64 %dp_4_2_2 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_3"/></StgValue>
</operation>

<operation id="1547" st_id="9" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2851">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1722  %dp_4_2_4 = sitofp i64 %dp_4_2_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_4"/></StgValue>
</operation>

<operation id="1548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2862">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1810  %dp_4_2_10 = sext i42 %tmp_37_2_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_10"/></StgValue>
</operation>

<operation id="1549" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2859">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1811  %dp_4_2_5 = sitofp i64 %dp_4_2_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_5"/></StgValue>
</operation>

<operation id="1550" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1892  %sqrtX_out_V_write_as_20 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_20) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_20"/></StgValue>
</operation>

<operation id="1551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1895  %tmp_753 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_20, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="1552" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1981  %sqrtX_out_V_write_as_21 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_21) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_21"/></StgValue>
</operation>

<operation id="1553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1984  %tmp_761 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_21, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="1554" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2070  %sqrtX_out_V_write_as_22 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_22) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_22"/></StgValue>
</operation>

<operation id="1555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2073  %tmp_769 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_22, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="1556" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2165  %sqrtX_out_V_write_as_23 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_23"/></StgValue>
</operation>

<operation id="1557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2251  %dp_4_3_s = sext i42 %tmp_37_3_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_s"/></StgValue>
</operation>

<operation id="1558" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2252  %dp_4_3_1 = sitofp i64 %dp_4_3_s to double

]]></Node>
<StgValue><ssdm name="dp_4_3_1"/></StgValue>
</operation>

<operation id="1559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2340  %dp_4_3_3 = sext i42 %tmp_37_3_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_3"/></StgValue>
</operation>

<operation id="1560" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2341  %dp_4_3_2 = sitofp i64 %dp_4_3_3 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_2"/></StgValue>
</operation>

<operation id="1561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2889">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2429  %dp_4_3_9 = sext i42 %tmp_37_3_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_9"/></StgValue>
</operation>

<operation id="1562" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2430  %dp_4_3_4 = sitofp i64 %dp_4_3_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_4"/></StgValue>
</operation>

<operation id="1563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2518  %dp_4_3_10 = sext i42 %tmp_37_3_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_10"/></StgValue>
</operation>

<operation id="1564" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2519  %dp_4_3_5 = sitofp i64 %dp_4_3_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_5"/></StgValue>
</operation>

<operation id="1565" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2600  %sqrtX_out_V_write_as_28 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_28) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_28"/></StgValue>
</operation>

<operation id="1566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2603  %tmp_817 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_28, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="1567" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2689  %sqrtX_out_V_write_as_29 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_29) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_29"/></StgValue>
</operation>

<operation id="1568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2692  %tmp_825 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_29, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="1569" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2778  %sqrtX_out_V_write_as_30 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_30"/></StgValue>
</operation>

<operation id="1570" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2873  %sqrtX_out_V_write_as_31 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_31"/></StgValue>
</operation>

<operation id="1571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2907">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2959  %dp_4_4_s = sext i42 %tmp_37_4_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_s"/></StgValue>
</operation>

<operation id="1572" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2904">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2960  %dp_4_4_1 = sitofp i64 %dp_4_4_s to double

]]></Node>
<StgValue><ssdm name="dp_4_4_1"/></StgValue>
</operation>

<operation id="1573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3048  %dp_4_4_4 = sext i42 %tmp_37_4_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_4"/></StgValue>
</operation>

<operation id="1574" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3049  %dp_4_4_2 = sitofp i64 %dp_4_4_4 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_2"/></StgValue>
</operation>

<operation id="1575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3137  %dp_4_4_9 = sext i42 %tmp_37_4_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_9"/></StgValue>
</operation>

<operation id="1576" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2922">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3138  %dp_4_4_3 = sitofp i64 %dp_4_4_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_3"/></StgValue>
</operation>

<operation id="1577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2934">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3226  %dp_4_4_10 = sext i42 %tmp_37_4_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_10"/></StgValue>
</operation>

<operation id="1578" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3227  %dp_4_4_5 = sitofp i64 %dp_4_4_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_5"/></StgValue>
</operation>

<operation id="1579" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3308  %sqrtX_out_V_write_as_36 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_36"/></StgValue>
</operation>

<operation id="1580" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3397  %sqrtX_out_V_write_as_37 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_37"/></StgValue>
</operation>

<operation id="1581" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3486  %sqrtX_out_V_write_as_38 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_38"/></StgValue>
</operation>

<operation id="1582" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3581  %sqrtX_out_V_write_as_39 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_39"/></StgValue>
</operation>

<operation id="1583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3667  %dp_4_5_s = sext i42 %tmp_37_5_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_s"/></StgValue>
</operation>

<operation id="1584" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3668  %dp_4_5_1 = sitofp i64 %dp_4_5_s to double

]]></Node>
<StgValue><ssdm name="dp_4_5_1"/></StgValue>
</operation>

<operation id="1585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2952">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3756  %dp_4_5_5 = sext i42 %tmp_37_5_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_5"/></StgValue>
</operation>

<operation id="1586" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2949">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3757  %dp_4_5_2 = sitofp i64 %dp_4_5_5 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_2"/></StgValue>
</operation>

<operation id="1587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3845  %dp_4_5_9 = sext i42 %tmp_37_5_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_9"/></StgValue>
</operation>

<operation id="1588" st_id="9" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3846  %dp_4_5_3 = sitofp i64 %dp_4_5_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_3"/></StgValue>
</operation>

<operation id="1589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3929  %OP1_V_537_4_cast_cas = sext i27 %tmp_936 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_4_cast_cas"/></StgValue>
</operation>

<operation id="1590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3931  %OP2_V_3_5_4_cast_cas = zext i15 %tmp_937 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_4_cast_cas"/></StgValue>
</operation>

<operation id="1591" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3932  %tmp_37_5_4 = mul i42 %OP2_V_3_5_4_cast_cas, %OP1_V_537_4_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_4"/></StgValue>
</operation>

<operation id="1592" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3933  %tmp_38_5_4 = icmp eq i42 %tmp_37_5_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_4"/></StgValue>
</operation>

<operation id="1593" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4016  %sqrtX_out_V_write_as_44 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_44"/></StgValue>
</operation>

<operation id="1594" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4105  %sqrtX_out_V_write_as_45 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_45"/></StgValue>
</operation>

<operation id="1595" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4194  %sqrtX_out_V_write_as_46 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_46"/></StgValue>
</operation>

<operation id="1596" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4289  %sqrtX_out_V_write_as_47 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_47"/></StgValue>
</operation>

<operation id="1597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4370  %OP1_V_639_1_cast_cas = sext i27 %tmp_976 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_1_cast_cas"/></StgValue>
</operation>

<operation id="1598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4372  %OP2_V_3_6_1_cast_cas = zext i15 %tmp_977 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_1_cast_cas"/></StgValue>
</operation>

<operation id="1599" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4373  %tmp_37_6_1 = mul i42 %OP2_V_3_6_1_cast_cas, %OP1_V_639_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_1"/></StgValue>
</operation>

<operation id="1600" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4374  %tmp_38_6_1 = icmp eq i42 %tmp_37_6_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_1"/></StgValue>
</operation>

<operation id="1601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4459  %OP1_V_639_2_cast_cas = sext i27 %tmp_984 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_2_cast_cas"/></StgValue>
</operation>

<operation id="1602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4461  %OP2_V_3_6_2_cast_cas = zext i15 %tmp_985 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_2_cast_cas"/></StgValue>
</operation>

<operation id="1603" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4462  %tmp_37_6_2 = mul i42 %OP2_V_3_6_2_cast_cas, %OP1_V_639_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_2"/></StgValue>
</operation>

<operation id="1604" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4463  %tmp_38_6_2 = icmp eq i42 %tmp_37_6_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_2"/></StgValue>
</operation>

<operation id="1605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4548  %OP1_V_639_3_cast_cas = sext i27 %tmp_992 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_3_cast_cas"/></StgValue>
</operation>

<operation id="1606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4550  %OP2_V_3_6_3_cast_cas = zext i15 %tmp_993 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_3_cast_cas"/></StgValue>
</operation>

<operation id="1607" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4551  %tmp_37_6_3 = mul i42 %OP2_V_3_6_3_cast_cas, %OP1_V_639_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_3"/></StgValue>
</operation>

<operation id="1608" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4552  %tmp_38_6_3 = icmp eq i42 %tmp_37_6_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_3"/></StgValue>
</operation>

<operation id="1609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4637  %OP1_V_639_4_cast_cas = sext i27 %tmp_1000 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_4_cast_cas"/></StgValue>
</operation>

<operation id="1610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4639  %OP2_V_3_6_4_cast_cas = zext i15 %tmp_1001 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_4_cast_cas"/></StgValue>
</operation>

<operation id="1611" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4640  %tmp_37_6_4 = mul i42 %OP2_V_3_6_4_cast_cas, %OP1_V_639_4_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_4"/></StgValue>
</operation>

<operation id="1612" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4641  %tmp_38_6_4 = icmp eq i42 %tmp_37_6_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_4"/></StgValue>
</operation>

<operation id="1613" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4724  %sqrtX_out_V_write_as_52 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_52"/></StgValue>
</operation>

<operation id="1614" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4813  %sqrtX_out_V_write_as_53 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_53"/></StgValue>
</operation>

<operation id="1615" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4902  %sqrtX_out_V_write_as_54 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_54"/></StgValue>
</operation>

<operation id="1616" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4997  %sqrtX_out_V_write_as_55 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_55) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_55"/></StgValue>
</operation>

<operation id="1617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5078  %OP1_V_740_1_cast_cas = sext i27 %tmp_1040 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_1_cast_cas"/></StgValue>
</operation>

<operation id="1618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5080  %OP2_V_3_7_1_cast_cas = zext i15 %tmp_1041 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_1_cast_cas"/></StgValue>
</operation>

<operation id="1619" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5081  %tmp_37_7_1 = mul i42 %OP2_V_3_7_1_cast_cas, %OP1_V_740_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_1"/></StgValue>
</operation>

<operation id="1620" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5082  %tmp_38_7_1 = icmp eq i42 %tmp_37_7_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_1"/></StgValue>
</operation>

<operation id="1621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5167  %OP1_V_740_2_cast_cas = sext i27 %tmp_1048 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_2_cast_cas"/></StgValue>
</operation>

<operation id="1622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5169  %OP2_V_3_7_2_cast_cas = zext i15 %tmp_1049 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_2_cast_cas"/></StgValue>
</operation>

<operation id="1623" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5170  %tmp_37_7_2 = mul i42 %OP2_V_3_7_2_cast_cas, %OP1_V_740_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_2"/></StgValue>
</operation>

<operation id="1624" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5171  %tmp_38_7_2 = icmp eq i42 %tmp_37_7_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_2"/></StgValue>
</operation>

<operation id="1625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5256  %OP1_V_740_3_cast_cas = sext i27 %tmp_1056 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_3_cast_cas"/></StgValue>
</operation>

<operation id="1626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5258  %OP2_V_3_7_3_cast_cas = zext i15 %tmp_1057 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_3_cast_cas"/></StgValue>
</operation>

<operation id="1627" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5259  %tmp_37_7_3 = mul i42 %OP2_V_3_7_3_cast_cas, %OP1_V_740_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_3"/></StgValue>
</operation>

<operation id="1628" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5260  %tmp_38_7_3 = icmp eq i42 %tmp_37_7_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_3"/></StgValue>
</operation>

<operation id="1629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5345  %OP1_V_740_4_cast_cas = sext i27 %tmp_1064 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_4_cast_cas"/></StgValue>
</operation>

<operation id="1630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5347  %OP2_V_3_7_4_cast_cas = zext i15 %tmp_1065 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_4_cast_cas"/></StgValue>
</operation>

<operation id="1631" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5348  %tmp_37_7_4 = mul i42 %OP2_V_3_7_4_cast_cas, %OP1_V_740_4_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_4"/></StgValue>
</operation>

<operation id="1632" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5349  %tmp_38_7_4 = icmp eq i42 %tmp_37_7_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_4"/></StgValue>
</operation>

<operation id="1633" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5432  %sqrtX_out_V_write_as_60 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_60) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_60"/></StgValue>
</operation>

<operation id="1634" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5521  %sqrtX_out_V_write_as_61 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_61) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_61"/></StgValue>
</operation>

<operation id="1635" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5610  %sqrtX_out_V_write_as_62 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_62) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_62"/></StgValue>
</operation>

<operation id="1636" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5705  %sqrtX_out_V_write_as_63 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_63) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_63"/></StgValue>
</operation>

<operation id="1637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5786  %OP1_V_8_1_cast_cast = sext i27 %tmp_1104 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_1_cast_cast"/></StgValue>
</operation>

<operation id="1638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5788  %OP2_V_3_8_1_cast_cas = zext i15 %tmp_1105 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_1_cast_cas"/></StgValue>
</operation>

<operation id="1639" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5789  %tmp_37_8_1 = mul i42 %OP2_V_3_8_1_cast_cas, %OP1_V_8_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_1"/></StgValue>
</operation>

<operation id="1640" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5790  %tmp_38_8_1 = icmp eq i42 %tmp_37_8_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_1"/></StgValue>
</operation>

<operation id="1641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5875  %OP1_V_8_2_cast_cast = sext i27 %tmp_1112 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_2_cast_cast"/></StgValue>
</operation>

<operation id="1642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5877  %OP2_V_3_8_2_cast_cas = zext i15 %tmp_1113 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_2_cast_cas"/></StgValue>
</operation>

<operation id="1643" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5878  %tmp_37_8_2 = mul i42 %OP2_V_3_8_2_cast_cas, %OP1_V_8_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_2"/></StgValue>
</operation>

<operation id="1644" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5879  %tmp_38_8_2 = icmp eq i42 %tmp_37_8_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_2"/></StgValue>
</operation>

<operation id="1645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5964  %OP1_V_8_3_cast_cast = sext i27 %tmp_1120 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_3_cast_cast"/></StgValue>
</operation>

<operation id="1646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5966  %OP2_V_3_8_3_cast_cas = zext i15 %tmp_1121 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_3_cast_cas"/></StgValue>
</operation>

<operation id="1647" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5967  %tmp_37_8_3 = mul i42 %OP2_V_3_8_3_cast_cas, %OP1_V_8_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_3"/></StgValue>
</operation>

<operation id="1648" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5968  %tmp_38_8_3 = icmp eq i42 %tmp_37_8_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_3"/></StgValue>
</operation>

<operation id="1649" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6051  %sqrtX_out_V_write_as_67 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_67"/></StgValue>
</operation>

<operation id="1650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6054  %tmp_1129 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_67, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="1651" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6140  %sqrtX_out_V_write_as_68 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_68"/></StgValue>
</operation>

<operation id="1652" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6229  %sqrtX_out_V_write_as_69 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_69"/></StgValue>
</operation>

<operation id="1653" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6318  %sqrtX_out_V_write_as_70 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_70) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_70"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1654" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2753">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:27  %dp_4_0_1 = sitofp i64 %dp_4_0_s to double

]]></Node>
<StgValue><ssdm name="dp_4_0_1"/></StgValue>
</operation>

<operation id="1655" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2762">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:110  %dp_4_0_2 = sitofp i64 %dp_4_0_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_2"/></StgValue>
</operation>

<operation id="1656" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2771">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:202  %dp_4_0_3 = sitofp i64 %dp_4_0_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_3"/></StgValue>
</operation>

<operation id="1657" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:294  %dp_4_0_4 = sitofp i64 %dp_4_0_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_4"/></StgValue>
</operation>

<operation id="1658" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2789">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:386  %dp_4_0_5 = sitofp i64 %dp_4_0_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_5"/></StgValue>
</operation>

<operation id="1659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:472  %OP1_V_0_6_cast_cast = sext i27 %tmp_624 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_6_cast_cast"/></StgValue>
</operation>

<operation id="1660" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:474  %OP2_V_3_0_6_cast_cas = zext i15 %tmp_625 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_6_cast_cas"/></StgValue>
</operation>

<operation id="1661" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:475  %tmp_37_0_6 = mul i42 %OP2_V_3_0_6_cast_cas, %OP1_V_0_6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_6"/></StgValue>
</operation>

<operation id="1662" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:476  %tmp_38_0_6 = icmp eq i42 %tmp_37_0_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_6"/></StgValue>
</operation>

<operation id="1663" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:564  %OP1_V_0_7_cast_cast = sext i27 %tmp_632 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_7_cast_cast"/></StgValue>
</operation>

<operation id="1664" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:566  %OP2_V_3_0_7_cast_cas = zext i15 %tmp_633 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_7_cast_cas"/></StgValue>
</operation>

<operation id="1665" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:567  %tmp_37_0_7 = mul i42 %OP2_V_3_0_7_cast_cas, %OP1_V_0_7_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_7"/></StgValue>
</operation>

<operation id="1666" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:568  %tmp_38_0_7 = icmp eq i42 %tmp_37_0_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_7"/></StgValue>
</operation>

<operation id="1667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:656  %OP1_V_0_8_cast_cast = sext i27 %tmp_640 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_0_8_cast_cast"/></StgValue>
</operation>

<operation id="1668" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:658  %OP2_V_3_0_8_cast_cas = zext i15 %tmp_641 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_0_8_cast_cas"/></StgValue>
</operation>

<operation id="1669" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:659  %tmp_37_0_8 = mul i42 %OP2_V_3_0_8_cast_cas, %OP1_V_0_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_0_8"/></StgValue>
</operation>

<operation id="1670" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:660  %tmp_38_0_8 = icmp eq i42 %tmp_37_0_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_0_8"/></StgValue>
</operation>

<operation id="1671" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:749  %sqrtX_out_V_write_as_8 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_8"/></StgValue>
</operation>

<operation id="1672" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2798">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:836  %dp_4_1_2 = sitofp i64 %dp_4_1_s to double

]]></Node>
<StgValue><ssdm name="dp_4_1_2"/></StgValue>
</operation>

<operation id="1673" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2807">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:925  %dp_4_1_3 = sitofp i64 %dp_4_1_1 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_3"/></StgValue>
</operation>

<operation id="1674" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2816">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1014  %dp_4_1_4 = sitofp i64 %dp_4_1_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_4"/></StgValue>
</operation>

<operation id="1675" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2825">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1103  %dp_4_1_5 = sitofp i64 %dp_4_1_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_5"/></StgValue>
</operation>

<operation id="1676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1186  %OP1_V_130_6_cast_cas = sext i27 %tmp_688 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_6_cast_cas"/></StgValue>
</operation>

<operation id="1677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1188  %OP2_V_3_1_6_cast_cas = zext i15 %tmp_689 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_6_cast_cas"/></StgValue>
</operation>

<operation id="1678" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1189  %tmp_37_1_6 = mul i42 %OP2_V_3_1_6_cast_cas, %OP1_V_130_6_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_6"/></StgValue>
</operation>

<operation id="1679" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1190  %tmp_38_1_6 = icmp eq i42 %tmp_37_1_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_6"/></StgValue>
</operation>

<operation id="1680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1275  %OP1_V_130_7_cast_cas = sext i27 %tmp_696 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_7_cast_cas"/></StgValue>
</operation>

<operation id="1681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1277  %OP2_V_3_1_7_cast_cas = zext i15 %tmp_697 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_7_cast_cas"/></StgValue>
</operation>

<operation id="1682" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1278  %tmp_37_1_7 = mul i42 %OP2_V_3_1_7_cast_cas, %OP1_V_130_7_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_7"/></StgValue>
</operation>

<operation id="1683" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1279  %tmp_38_1_7 = icmp eq i42 %tmp_37_1_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_7"/></StgValue>
</operation>

<operation id="1684" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1364  %OP1_V_130_8_cast_cas = sext i27 %tmp_704 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_130_8_cast_cas"/></StgValue>
</operation>

<operation id="1685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1366  %OP2_V_3_1_8_cast_cas = zext i15 %tmp_705 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_8_cast_cas"/></StgValue>
</operation>

<operation id="1686" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1367  %tmp_37_1_8 = mul i42 %OP2_V_3_1_8_cast_cas, %OP1_V_130_8_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_1_8"/></StgValue>
</operation>

<operation id="1687" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1368  %tmp_38_1_8 = icmp eq i42 %tmp_37_1_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1_8"/></StgValue>
</operation>

<operation id="1688" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1457  %sqrtX_out_V_write_as_15 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_15"/></StgValue>
</operation>

<operation id="1689" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2834">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1544  %dp_4_2_1 = sitofp i64 %dp_4_2_s to double

]]></Node>
<StgValue><ssdm name="dp_4_2_1"/></StgValue>
</operation>

<operation id="1690" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2843">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1633  %dp_4_2_3 = sitofp i64 %dp_4_2_2 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_3"/></StgValue>
</operation>

<operation id="1691" st_id="10" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1722  %dp_4_2_4 = sitofp i64 %dp_4_2_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_4"/></StgValue>
</operation>

<operation id="1692" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1811  %dp_4_2_5 = sitofp i64 %dp_4_2_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_5"/></StgValue>
</operation>

<operation id="1693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1894  %OP1_V_2_6_cast_cast = sext i27 %tmp_752 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_6_cast_cast"/></StgValue>
</operation>

<operation id="1694" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1896  %OP2_V_3_2_6_cast_cas = zext i15 %tmp_753 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_6_cast_cas"/></StgValue>
</operation>

<operation id="1695" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1897  %tmp_37_2_6 = mul i42 %OP2_V_3_2_6_cast_cas, %OP1_V_2_6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_6"/></StgValue>
</operation>

<operation id="1696" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1898  %tmp_38_2_6 = icmp eq i42 %tmp_37_2_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_6"/></StgValue>
</operation>

<operation id="1697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1983  %OP1_V_2_7_cast_cast = sext i27 %tmp_760 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_7_cast_cast"/></StgValue>
</operation>

<operation id="1698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1985  %OP2_V_3_2_7_cast_cas = zext i15 %tmp_761 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_7_cast_cas"/></StgValue>
</operation>

<operation id="1699" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1986  %tmp_37_2_7 = mul i42 %OP2_V_3_2_7_cast_cas, %OP1_V_2_7_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_7"/></StgValue>
</operation>

<operation id="1700" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1987  %tmp_38_2_7 = icmp eq i42 %tmp_37_2_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_7"/></StgValue>
</operation>

<operation id="1701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2072  %OP1_V_2_8_cast_cast = sext i27 %tmp_768 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_8_cast_cast"/></StgValue>
</operation>

<operation id="1702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2074  %OP2_V_3_2_8_cast_cas = zext i15 %tmp_769 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_8_cast_cas"/></StgValue>
</operation>

<operation id="1703" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2075  %tmp_37_2_8 = mul i42 %OP2_V_3_2_8_cast_cas, %OP1_V_2_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2_8"/></StgValue>
</operation>

<operation id="1704" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2076  %tmp_38_2_8 = icmp eq i42 %tmp_37_2_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2_8"/></StgValue>
</operation>

<operation id="1705" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2165  %sqrtX_out_V_write_as_23 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_23"/></StgValue>
</operation>

<operation id="1706" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2869">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2252  %dp_4_3_1 = sitofp i64 %dp_4_3_s to double

]]></Node>
<StgValue><ssdm name="dp_4_3_1"/></StgValue>
</operation>

<operation id="1707" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2341  %dp_4_3_2 = sitofp i64 %dp_4_3_3 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_2"/></StgValue>
</operation>

<operation id="1708" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2887">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2430  %dp_4_3_4 = sitofp i64 %dp_4_3_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_4"/></StgValue>
</operation>

<operation id="1709" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2519  %dp_4_3_5 = sitofp i64 %dp_4_3_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_5"/></StgValue>
</operation>

<operation id="1710" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2602  %OP1_V_3_6_cast_cast = sext i27 %tmp_816 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_6_cast_cast"/></StgValue>
</operation>

<operation id="1711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2604  %OP2_V_3_3_6_cast_cas = zext i15 %tmp_817 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_6_cast_cas"/></StgValue>
</operation>

<operation id="1712" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2605  %tmp_37_3_6 = mul i42 %OP2_V_3_3_6_cast_cas, %OP1_V_3_6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_6"/></StgValue>
</operation>

<operation id="1713" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2606  %tmp_38_3_6 = icmp eq i42 %tmp_37_3_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_6"/></StgValue>
</operation>

<operation id="1714" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2691  %OP1_V_3_7_cast_cast = sext i27 %tmp_824 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_7_cast_cast"/></StgValue>
</operation>

<operation id="1715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2693  %OP2_V_3_3_7_cast_cas = zext i15 %tmp_825 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_7_cast_cas"/></StgValue>
</operation>

<operation id="1716" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2694  %tmp_37_3_7 = mul i42 %OP2_V_3_3_7_cast_cas, %OP1_V_3_7_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_7"/></StgValue>
</operation>

<operation id="1717" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2695  %tmp_38_3_7 = icmp eq i42 %tmp_37_3_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_7"/></StgValue>
</operation>

<operation id="1718" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2778  %sqrtX_out_V_write_as_30 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_30) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_30"/></StgValue>
</operation>

<operation id="1719" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2781  %tmp_833 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_30, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="1720" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2873  %sqrtX_out_V_write_as_31 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_31"/></StgValue>
</operation>

<operation id="1721" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2960  %dp_4_4_1 = sitofp i64 %dp_4_4_s to double

]]></Node>
<StgValue><ssdm name="dp_4_4_1"/></StgValue>
</operation>

<operation id="1722" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2914">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3049  %dp_4_4_2 = sitofp i64 %dp_4_4_4 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_2"/></StgValue>
</operation>

<operation id="1723" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3138  %dp_4_4_3 = sitofp i64 %dp_4_4_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_3"/></StgValue>
</operation>

<operation id="1724" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2932">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3227  %dp_4_4_5 = sitofp i64 %dp_4_4_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_5"/></StgValue>
</operation>

<operation id="1725" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3308  %sqrtX_out_V_write_as_36 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_36) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_36"/></StgValue>
</operation>

<operation id="1726" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3311  %tmp_881 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_36, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="1727" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3397  %sqrtX_out_V_write_as_37 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_37) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_37"/></StgValue>
</operation>

<operation id="1728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3400  %tmp_889 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_37, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="1729" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3486  %sqrtX_out_V_write_as_38 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_38) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_38"/></StgValue>
</operation>

<operation id="1730" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3489  %tmp_897 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_38, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="1731" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3581  %sqrtX_out_V_write_as_39 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_39"/></StgValue>
</operation>

<operation id="1732" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3668  %dp_4_5_1 = sitofp i64 %dp_4_5_s to double

]]></Node>
<StgValue><ssdm name="dp_4_5_1"/></StgValue>
</operation>

<operation id="1733" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3757  %dp_4_5_2 = sitofp i64 %dp_4_5_5 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_2"/></StgValue>
</operation>

<operation id="1734" st_id="10" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2959">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3846  %dp_4_5_3 = sitofp i64 %dp_4_5_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_3"/></StgValue>
</operation>

<operation id="1735" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3934  %dp_4_5_10 = sext i42 %tmp_37_5_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_10"/></StgValue>
</operation>

<operation id="1736" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2967">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3935  %dp_4_5_4 = sitofp i64 %dp_4_5_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_4"/></StgValue>
</operation>

<operation id="1737" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4016  %sqrtX_out_V_write_as_44 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_44) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_44"/></StgValue>
</operation>

<operation id="1738" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4019  %tmp_945 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_44, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="1739" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4105  %sqrtX_out_V_write_as_45 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_45) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_45"/></StgValue>
</operation>

<operation id="1740" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4108  %tmp_953 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_45, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="1741" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4194  %sqrtX_out_V_write_as_46 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_46) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_46"/></StgValue>
</operation>

<operation id="1742" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4197  %tmp_961 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_46, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="1743" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4289  %sqrtX_out_V_write_as_47 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_47"/></StgValue>
</operation>

<operation id="1744" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4375  %dp_4_6_s = sext i42 %tmp_37_6_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_s"/></StgValue>
</operation>

<operation id="1745" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4376  %dp_4_6_1 = sitofp i64 %dp_4_6_s to double

]]></Node>
<StgValue><ssdm name="dp_4_6_1"/></StgValue>
</operation>

<operation id="1746" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4464  %dp_4_6_6 = sext i42 %tmp_37_6_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_6"/></StgValue>
</operation>

<operation id="1747" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4465  %dp_4_6_2 = sitofp i64 %dp_4_6_6 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_2"/></StgValue>
</operation>

<operation id="1748" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4608" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4553  %dp_4_6_9 = sext i42 %tmp_37_6_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_9"/></StgValue>
</operation>

<operation id="1749" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4554  %dp_4_6_3 = sitofp i64 %dp_4_6_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_3"/></StgValue>
</operation>

<operation id="1750" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3006">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4642  %dp_4_6_10 = sext i42 %tmp_37_6_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_10"/></StgValue>
</operation>

<operation id="1751" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3003">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4643  %dp_4_6_4 = sitofp i64 %dp_4_6_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_4"/></StgValue>
</operation>

<operation id="1752" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4724  %sqrtX_out_V_write_as_52 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_52) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_52"/></StgValue>
</operation>

<operation id="1753" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4727  %tmp_1009 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_52, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="1754" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4813  %sqrtX_out_V_write_as_53 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_53) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_53"/></StgValue>
</operation>

<operation id="1755" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4816  %tmp_1017 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_53, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="1756" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4902  %sqrtX_out_V_write_as_54 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_54) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_54"/></StgValue>
</operation>

<operation id="1757" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4905  %tmp_1025 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_54, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="1758" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4997  %sqrtX_out_V_write_as_55 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_55) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_55"/></StgValue>
</operation>

<operation id="1759" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3015">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5138" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5083  %dp_4_7_s = sext i42 %tmp_37_7_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_s"/></StgValue>
</operation>

<operation id="1760" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3012">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5139" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5084  %dp_4_7_1 = sitofp i64 %dp_4_7_s to double

]]></Node>
<StgValue><ssdm name="dp_4_7_1"/></StgValue>
</operation>

<operation id="1761" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3024">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5172  %dp_4_7_7 = sext i42 %tmp_37_7_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_7"/></StgValue>
</operation>

<operation id="1762" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3021">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5173  %dp_4_7_2 = sitofp i64 %dp_4_7_7 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_2"/></StgValue>
</operation>

<operation id="1763" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3033">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5261  %dp_4_7_9 = sext i42 %tmp_37_7_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_9"/></StgValue>
</operation>

<operation id="1764" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3030">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5262  %dp_4_7_3 = sitofp i64 %dp_4_7_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_3"/></StgValue>
</operation>

<operation id="1765" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3042">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5405" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5350  %dp_4_7_10 = sext i42 %tmp_37_7_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_10"/></StgValue>
</operation>

<operation id="1766" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3039">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5351  %dp_4_7_4 = sitofp i64 %dp_4_7_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_4"/></StgValue>
</operation>

<operation id="1767" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5432  %sqrtX_out_V_write_as_60 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_60) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_60"/></StgValue>
</operation>

<operation id="1768" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5435  %tmp_1073 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_60, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="1769" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5521  %sqrtX_out_V_write_as_61 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_61) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_61"/></StgValue>
</operation>

<operation id="1770" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5524  %tmp_1081 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_61, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="1771" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5610  %sqrtX_out_V_write_as_62 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_62) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_62"/></StgValue>
</operation>

<operation id="1772" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5705  %sqrtX_out_V_write_as_63 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_63) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_63"/></StgValue>
</operation>

<operation id="1773" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3051">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5846" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5791  %dp_4_8_s = sext i42 %tmp_37_8_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_s"/></StgValue>
</operation>

<operation id="1774" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3048">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5792  %dp_4_8_1 = sitofp i64 %dp_4_8_s to double

]]></Node>
<StgValue><ssdm name="dp_4_8_1"/></StgValue>
</operation>

<operation id="1775" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3060">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5935" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5880  %dp_4_8_8 = sext i42 %tmp_37_8_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_8"/></StgValue>
</operation>

<operation id="1776" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3057">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5936" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5881  %dp_4_8_2 = sitofp i64 %dp_4_8_8 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_2"/></StgValue>
</operation>

<operation id="1777" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3069">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6024" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5969  %dp_4_8_9 = sext i42 %tmp_37_8_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_9"/></StgValue>
</operation>

<operation id="1778" st_id="10" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3066">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6025" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5970  %dp_4_8_3 = sitofp i64 %dp_4_8_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_3"/></StgValue>
</operation>

<operation id="1779" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6053  %OP1_V_8_4_cast_cast = sext i27 %tmp_1128 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_4_cast_cast"/></StgValue>
</operation>

<operation id="1780" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6110" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:6055  %OP2_V_3_8_4_cast_cas = zext i15 %tmp_1129 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_4_cast_cas"/></StgValue>
</operation>

<operation id="1781" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6111" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6056  %tmp_37_8_4 = mul i42 %OP2_V_3_8_4_cast_cas, %OP1_V_8_4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_4"/></StgValue>
</operation>

<operation id="1782" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6112" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6057  %tmp_38_8_4 = icmp eq i42 %tmp_37_8_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_4"/></StgValue>
</operation>

<operation id="1783" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6140  %sqrtX_out_V_write_as_68 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_68"/></StgValue>
</operation>

<operation id="1784" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6229  %sqrtX_out_V_write_as_69 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_69"/></StgValue>
</operation>

<operation id="1785" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6318  %sqrtX_out_V_write_as_70 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_70) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_70"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2750">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:28  %res_V_0_1 = bitcast double %dp_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_1"/></StgValue>
</operation>

<operation id="1787" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2749">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:29  %p_Result_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="1788" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2748">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:30  %exp_V_5_0_1 = add i11 -28, %p_Result_0_1

]]></Node>
<StgValue><ssdm name="exp_V_5_0_1"/></StgValue>
</operation>

<operation id="1789" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2747">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:31  %p_Result_43_0_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_1, i11 %exp_V_5_0_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_1"/></StgValue>
</operation>

<operation id="1790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2746">
<or_exp><and_exp><literal name="tmp_38_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:32  %dp_0_1 = bitcast i64 %p_Result_43_0_1 to double

]]></Node>
<StgValue><ssdm name="dp_0_1"/></StgValue>
</operation>

<operation id="1791" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:33  %p_0_i_0_1 = select i1 %tmp_38_0_1, double 0.000000e+00, double %dp_0_1

]]></Node>
<StgValue><ssdm name="p_0_i_0_1"/></StgValue>
</operation>

<operation id="1792" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="1793" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2759">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:111  %res_V_0_2 = bitcast double %dp_4_0_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_2"/></StgValue>
</operation>

<operation id="1794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2758">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:112  %p_Result_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2"/></StgValue>
</operation>

<operation id="1795" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2757">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:113  %exp_V_5_0_2 = add i11 -28, %p_Result_0_2

]]></Node>
<StgValue><ssdm name="exp_V_5_0_2"/></StgValue>
</operation>

<operation id="1796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2756">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:114  %p_Result_43_0_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_2, i11 %exp_V_5_0_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_2"/></StgValue>
</operation>

<operation id="1797" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2755">
<or_exp><and_exp><literal name="tmp_38_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:115  %dp_0_2 = bitcast i64 %p_Result_43_0_2 to double

]]></Node>
<StgValue><ssdm name="dp_0_2"/></StgValue>
</operation>

<operation id="1798" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:116  %p_0_i_0_2 = select i1 %tmp_38_0_2, double 0.000000e+00, double %dp_0_2

]]></Node>
<StgValue><ssdm name="p_0_i_0_2"/></StgValue>
</operation>

<operation id="1799" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="1800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2768">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:203  %res_V_0_3 = bitcast double %dp_4_0_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_3"/></StgValue>
</operation>

<operation id="1801" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2767">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:204  %p_Result_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_3"/></StgValue>
</operation>

<operation id="1802" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2766">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:205  %exp_V_5_0_3 = add i11 -28, %p_Result_0_3

]]></Node>
<StgValue><ssdm name="exp_V_5_0_3"/></StgValue>
</operation>

<operation id="1803" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2765">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:206  %p_Result_43_0_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_3, i11 %exp_V_5_0_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_3"/></StgValue>
</operation>

<operation id="1804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2764">
<or_exp><and_exp><literal name="tmp_38_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:207  %dp_0_3 = bitcast i64 %p_Result_43_0_3 to double

]]></Node>
<StgValue><ssdm name="dp_0_3"/></StgValue>
</operation>

<operation id="1805" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:208  %p_0_i_0_3 = select i1 %tmp_38_0_3, double 0.000000e+00, double %dp_0_3

]]></Node>
<StgValue><ssdm name="p_0_i_0_3"/></StgValue>
</operation>

<operation id="1806" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="1807" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2777">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:295  %res_V_0_4 = bitcast double %dp_4_0_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_4"/></StgValue>
</operation>

<operation id="1808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2776">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:296  %p_Result_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_4"/></StgValue>
</operation>

<operation id="1809" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2775">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:297  %exp_V_5_0_4 = add i11 -28, %p_Result_0_4

]]></Node>
<StgValue><ssdm name="exp_V_5_0_4"/></StgValue>
</operation>

<operation id="1810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2774">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:298  %p_Result_43_0_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_4, i11 %exp_V_5_0_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_4"/></StgValue>
</operation>

<operation id="1811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2773">
<or_exp><and_exp><literal name="tmp_38_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:299  %dp_0_4 = bitcast i64 %p_Result_43_0_4 to double

]]></Node>
<StgValue><ssdm name="dp_0_4"/></StgValue>
</operation>

<operation id="1812" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:300  %p_0_i_0_4 = select i1 %tmp_38_0_4, double 0.000000e+00, double %dp_0_4

]]></Node>
<StgValue><ssdm name="p_0_i_0_4"/></StgValue>
</operation>

<operation id="1813" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="1814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2786">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:387  %res_V_0_5 = bitcast double %dp_4_0_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_5"/></StgValue>
</operation>

<operation id="1815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2785">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:388  %p_Result_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_5"/></StgValue>
</operation>

<operation id="1816" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2784">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:389  %exp_V_5_0_5 = add i11 -28, %p_Result_0_5

]]></Node>
<StgValue><ssdm name="exp_V_5_0_5"/></StgValue>
</operation>

<operation id="1817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2783">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:390  %p_Result_43_0_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_5, i11 %exp_V_5_0_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_5"/></StgValue>
</operation>

<operation id="1818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2782">
<or_exp><and_exp><literal name="tmp_38_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:391  %dp_0_5 = bitcast i64 %p_Result_43_0_5 to double

]]></Node>
<StgValue><ssdm name="dp_0_5"/></StgValue>
</operation>

<operation id="1819" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:392  %p_0_i_0_5 = select i1 %tmp_38_0_5, double 0.000000e+00, double %dp_0_5

]]></Node>
<StgValue><ssdm name="p_0_i_0_5"/></StgValue>
</operation>

<operation id="1820" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="1821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3078">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:477  %dp_4_0_13 = sext i42 %tmp_37_0_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_13"/></StgValue>
</operation>

<operation id="1822" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3075">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:478  %dp_4_0_6 = sitofp i64 %dp_4_0_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_6"/></StgValue>
</operation>

<operation id="1823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3087">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:569  %dp_4_0_14 = sext i42 %tmp_37_0_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_14"/></StgValue>
</operation>

<operation id="1824" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3084">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:570  %dp_4_0_7 = sitofp i64 %dp_4_0_14 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_7"/></StgValue>
</operation>

<operation id="1825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3096">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:661  %dp_4_0_15 = sext i42 %tmp_37_0_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_0_15"/></StgValue>
</operation>

<operation id="1826" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3093">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:662  %dp_4_0_8 = sitofp i64 %dp_4_0_15 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_8"/></StgValue>
</operation>

<operation id="1827" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:749  %sqrtX_out_V_write_as_8 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_8) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_8"/></StgValue>
</operation>

<operation id="1828" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:752  %tmp_649 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_8, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="1829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2795">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:837  %res_V_131_2 = bitcast double %dp_4_1_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_2"/></StgValue>
</operation>

<operation id="1830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2794">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:838  %p_Result_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="1831" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2793">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:839  %exp_V_5_1_2 = add i11 -28, %p_Result_1_2

]]></Node>
<StgValue><ssdm name="exp_V_5_1_2"/></StgValue>
</operation>

<operation id="1832" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:840  %p_Result_43_1_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_2, i11 %exp_V_5_1_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_2"/></StgValue>
</operation>

<operation id="1833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2791">
<or_exp><and_exp><literal name="tmp_38_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:841  %dp_1_2 = bitcast i64 %p_Result_43_1_2 to double

]]></Node>
<StgValue><ssdm name="dp_1_2"/></StgValue>
</operation>

<operation id="1834" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:842  %p_0_i_1_2 = select i1 %tmp_38_1_2, double 0.000000e+00, double %dp_1_2

]]></Node>
<StgValue><ssdm name="p_0_i_1_2"/></StgValue>
</operation>

<operation id="1835" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="1836" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2804">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:926  %res_V_131_3 = bitcast double %dp_4_1_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_3"/></StgValue>
</operation>

<operation id="1837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2803">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:927  %p_Result_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="1838" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2802">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:928  %exp_V_5_1_3 = add i11 -28, %p_Result_1_3

]]></Node>
<StgValue><ssdm name="exp_V_5_1_3"/></StgValue>
</operation>

<operation id="1839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2801">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:929  %p_Result_43_1_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_3, i11 %exp_V_5_1_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_3"/></StgValue>
</operation>

<operation id="1840" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2800">
<or_exp><and_exp><literal name="tmp_38_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:930  %dp_1_3 = bitcast i64 %p_Result_43_1_3 to double

]]></Node>
<StgValue><ssdm name="dp_1_3"/></StgValue>
</operation>

<operation id="1841" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:931  %p_0_i_1_3 = select i1 %tmp_38_1_3, double 0.000000e+00, double %dp_1_3

]]></Node>
<StgValue><ssdm name="p_0_i_1_3"/></StgValue>
</operation>

<operation id="1842" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="1843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2813">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1015  %res_V_131_4 = bitcast double %dp_4_1_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_4"/></StgValue>
</operation>

<operation id="1844" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2812">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1016  %p_Result_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="1845" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2811">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1017  %exp_V_5_1_4 = add i11 -28, %p_Result_1_4

]]></Node>
<StgValue><ssdm name="exp_V_5_1_4"/></StgValue>
</operation>

<operation id="1846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2810">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1018  %p_Result_43_1_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_4, i11 %exp_V_5_1_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_4"/></StgValue>
</operation>

<operation id="1847" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2809">
<or_exp><and_exp><literal name="tmp_38_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1019  %dp_1_4 = bitcast i64 %p_Result_43_1_4 to double

]]></Node>
<StgValue><ssdm name="dp_1_4"/></StgValue>
</operation>

<operation id="1848" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1020  %p_0_i_1_4 = select i1 %tmp_38_1_4, double 0.000000e+00, double %dp_1_4

]]></Node>
<StgValue><ssdm name="p_0_i_1_4"/></StgValue>
</operation>

<operation id="1849" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="1850" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2822">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1104  %res_V_131_5 = bitcast double %dp_4_1_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_5"/></StgValue>
</operation>

<operation id="1851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2821">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1105  %p_Result_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="1852" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2820">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1106  %exp_V_5_1_5 = add i11 -28, %p_Result_1_5

]]></Node>
<StgValue><ssdm name="exp_V_5_1_5"/></StgValue>
</operation>

<operation id="1853" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2819">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1107  %p_Result_43_1_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_5, i11 %exp_V_5_1_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_5"/></StgValue>
</operation>

<operation id="1854" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2818">
<or_exp><and_exp><literal name="tmp_38_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1108  %dp_1_5 = bitcast i64 %p_Result_43_1_5 to double

]]></Node>
<StgValue><ssdm name="dp_1_5"/></StgValue>
</operation>

<operation id="1855" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1109  %p_0_i_1_5 = select i1 %tmp_38_1_5, double 0.000000e+00, double %dp_1_5

]]></Node>
<StgValue><ssdm name="p_0_i_1_5"/></StgValue>
</operation>

<operation id="1856" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="1857" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3105">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1191  %dp_4_1_11 = sext i42 %tmp_37_1_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_11"/></StgValue>
</operation>

<operation id="1858" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3102">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1192  %dp_4_1_6 = sitofp i64 %dp_4_1_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_6"/></StgValue>
</operation>

<operation id="1859" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1280  %dp_4_1_12 = sext i42 %tmp_37_1_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_12"/></StgValue>
</operation>

<operation id="1860" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1281  %dp_4_1_7 = sitofp i64 %dp_4_1_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_7"/></StgValue>
</operation>

<operation id="1861" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3123">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1369  %dp_4_1_13 = sext i42 %tmp_37_1_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_1_13"/></StgValue>
</operation>

<operation id="1862" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3120">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1370  %dp_4_1_8 = sitofp i64 %dp_4_1_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_8"/></StgValue>
</operation>

<operation id="1863" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:1457  %sqrtX_out_V_write_as_15 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_15) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_15"/></StgValue>
</operation>

<operation id="1864" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1460  %tmp_713 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_15, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="1865" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2831">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1545  %res_V_2_1 = bitcast double %dp_4_2_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_1"/></StgValue>
</operation>

<operation id="1866" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2830">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1546  %p_Result_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_1"/></StgValue>
</operation>

<operation id="1867" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2829">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1547  %exp_V_5_2_1 = add i11 -28, %p_Result_2_1

]]></Node>
<StgValue><ssdm name="exp_V_5_2_1"/></StgValue>
</operation>

<operation id="1868" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2828">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1548  %p_Result_43_2_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_1, i11 %exp_V_5_2_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_1"/></StgValue>
</operation>

<operation id="1869" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2827">
<or_exp><and_exp><literal name="tmp_38_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1549  %dp_233_1 = bitcast i64 %p_Result_43_2_1 to double

]]></Node>
<StgValue><ssdm name="dp_233_1"/></StgValue>
</operation>

<operation id="1870" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1550  %p_0_i_2_1 = select i1 %tmp_38_2_1, double 0.000000e+00, double %dp_233_1

]]></Node>
<StgValue><ssdm name="p_0_i_2_1"/></StgValue>
</operation>

<operation id="1871" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="1872" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2840">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1634  %res_V_2_3 = bitcast double %dp_4_2_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_3"/></StgValue>
</operation>

<operation id="1873" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2839">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1635  %p_Result_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_3"/></StgValue>
</operation>

<operation id="1874" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1636  %exp_V_5_2_3 = add i11 -28, %p_Result_2_3

]]></Node>
<StgValue><ssdm name="exp_V_5_2_3"/></StgValue>
</operation>

<operation id="1875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2837">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1637  %p_Result_43_2_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_3, i11 %exp_V_5_2_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_3"/></StgValue>
</operation>

<operation id="1876" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2836">
<or_exp><and_exp><literal name="tmp_38_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1638  %dp_233_3 = bitcast i64 %p_Result_43_2_3 to double

]]></Node>
<StgValue><ssdm name="dp_233_3"/></StgValue>
</operation>

<operation id="1877" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1639  %p_0_i_2_3 = select i1 %tmp_38_2_3, double 0.000000e+00, double %dp_233_3

]]></Node>
<StgValue><ssdm name="p_0_i_2_3"/></StgValue>
</operation>

<operation id="1878" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="1879" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2849">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1723  %res_V_2_4 = bitcast double %dp_4_2_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_4"/></StgValue>
</operation>

<operation id="1880" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2848">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1724  %p_Result_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_4"/></StgValue>
</operation>

<operation id="1881" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2847">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1725  %exp_V_5_2_4 = add i11 -28, %p_Result_2_4

]]></Node>
<StgValue><ssdm name="exp_V_5_2_4"/></StgValue>
</operation>

<operation id="1882" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2846">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1726  %p_Result_43_2_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_4, i11 %exp_V_5_2_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_4"/></StgValue>
</operation>

<operation id="1883" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2845">
<or_exp><and_exp><literal name="tmp_38_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1727  %dp_233_4 = bitcast i64 %p_Result_43_2_4 to double

]]></Node>
<StgValue><ssdm name="dp_233_4"/></StgValue>
</operation>

<operation id="1884" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1728  %p_0_i_2_4 = select i1 %tmp_38_2_4, double 0.000000e+00, double %dp_233_4

]]></Node>
<StgValue><ssdm name="p_0_i_2_4"/></StgValue>
</operation>

<operation id="1885" st_id="11" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="1886" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1811  %dp_4_2_5 = sitofp i64 %dp_4_2_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_5"/></StgValue>
</operation>

<operation id="1887" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3132">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1899  %dp_4_2_11 = sext i42 %tmp_37_2_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_11"/></StgValue>
</operation>

<operation id="1888" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3129">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1900  %dp_4_2_6 = sitofp i64 %dp_4_2_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_6"/></StgValue>
</operation>

<operation id="1889" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3141">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1988  %dp_4_2_12 = sext i42 %tmp_37_2_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_12"/></StgValue>
</operation>

<operation id="1890" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3138">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1989  %dp_4_2_7 = sitofp i64 %dp_4_2_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_7"/></StgValue>
</operation>

<operation id="1891" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2077  %dp_4_2_13 = sext i42 %tmp_37_2_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_2_13"/></StgValue>
</operation>

<operation id="1892" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3147">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2078  %dp_4_2_8 = sitofp i64 %dp_4_2_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_8"/></StgValue>
</operation>

<operation id="1893" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2165  %sqrtX_out_V_write_as_23 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_23) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_23"/></StgValue>
</operation>

<operation id="1894" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2168  %tmp_777 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_23, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="1895" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2252  %dp_4_3_1 = sitofp i64 %dp_4_3_s to double

]]></Node>
<StgValue><ssdm name="dp_4_3_1"/></StgValue>
</operation>

<operation id="1896" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2879">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2341  %dp_4_3_2 = sitofp i64 %dp_4_3_3 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_2"/></StgValue>
</operation>

<operation id="1897" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2430  %dp_4_3_4 = sitofp i64 %dp_4_3_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_4"/></StgValue>
</operation>

<operation id="1898" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2897">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2519  %dp_4_3_5 = sitofp i64 %dp_4_3_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_5"/></StgValue>
</operation>

<operation id="1899" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3159">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2607  %dp_4_3_11 = sext i42 %tmp_37_3_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_11"/></StgValue>
</operation>

<operation id="1900" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3156">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2608  %dp_4_3_6 = sitofp i64 %dp_4_3_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_6"/></StgValue>
</operation>

<operation id="1901" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3168">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2696  %dp_4_3_12 = sext i42 %tmp_37_3_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_12"/></StgValue>
</operation>

<operation id="1902" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2697  %dp_4_3_7 = sitofp i64 %dp_4_3_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_7"/></StgValue>
</operation>

<operation id="1903" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2780  %OP1_V_3_8_cast_cast = sext i27 %tmp_832 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_8_cast_cast"/></StgValue>
</operation>

<operation id="1904" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2782  %OP2_V_3_3_8_cast_cas = zext i15 %tmp_833 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_8_cast_cas"/></StgValue>
</operation>

<operation id="1905" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2783  %tmp_37_3_8 = mul i42 %OP2_V_3_3_8_cast_cas, %OP1_V_3_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3_8"/></StgValue>
</operation>

<operation id="1906" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2784  %tmp_38_3_8 = icmp eq i42 %tmp_37_3_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3_8"/></StgValue>
</operation>

<operation id="1907" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:2873  %sqrtX_out_V_write_as_31 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_31) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_31"/></StgValue>
</operation>

<operation id="1908" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2876  %tmp_841 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_31, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="1909" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2960  %dp_4_4_1 = sitofp i64 %dp_4_4_s to double

]]></Node>
<StgValue><ssdm name="dp_4_4_1"/></StgValue>
</operation>

<operation id="1910" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3049  %dp_4_4_2 = sitofp i64 %dp_4_4_4 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_2"/></StgValue>
</operation>

<operation id="1911" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2924">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3138  %dp_4_4_3 = sitofp i64 %dp_4_4_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_3"/></StgValue>
</operation>

<operation id="1912" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3227  %dp_4_4_5 = sitofp i64 %dp_4_4_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_5"/></StgValue>
</operation>

<operation id="1913" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3310  %OP1_V_4_6_cast_cast = sext i27 %tmp_880 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_6_cast_cast"/></StgValue>
</operation>

<operation id="1914" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3312  %OP2_V_3_4_6_cast_cas = zext i15 %tmp_881 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_6_cast_cas"/></StgValue>
</operation>

<operation id="1915" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3313  %tmp_37_4_6 = mul i42 %OP2_V_3_4_6_cast_cas, %OP1_V_4_6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_6"/></StgValue>
</operation>

<operation id="1916" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3314  %tmp_38_4_6 = icmp eq i42 %tmp_37_4_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_6"/></StgValue>
</operation>

<operation id="1917" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3399  %OP1_V_4_7_cast_cast = sext i27 %tmp_888 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_7_cast_cast"/></StgValue>
</operation>

<operation id="1918" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3401  %OP2_V_3_4_7_cast_cas = zext i15 %tmp_889 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_7_cast_cas"/></StgValue>
</operation>

<operation id="1919" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3402  %tmp_37_4_7 = mul i42 %OP2_V_3_4_7_cast_cas, %OP1_V_4_7_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_7"/></StgValue>
</operation>

<operation id="1920" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3403  %tmp_38_4_7 = icmp eq i42 %tmp_37_4_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_7"/></StgValue>
</operation>

<operation id="1921" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3488  %OP1_V_4_8_cast_cast = sext i27 %tmp_896 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_8_cast_cast"/></StgValue>
</operation>

<operation id="1922" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3490  %OP2_V_3_4_8_cast_cas = zext i15 %tmp_897 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_8_cast_cas"/></StgValue>
</operation>

<operation id="1923" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3491  %tmp_37_4_8 = mul i42 %OP2_V_3_4_8_cast_cas, %OP1_V_4_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4_8"/></StgValue>
</operation>

<operation id="1924" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3492  %tmp_38_4_8 = icmp eq i42 %tmp_37_4_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4_8"/></StgValue>
</operation>

<operation id="1925" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:3581  %sqrtX_out_V_write_as_39 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_39) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_39"/></StgValue>
</operation>

<operation id="1926" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3584  %tmp_905 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_39, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="1927" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2942">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3668  %dp_4_5_1 = sitofp i64 %dp_4_5_s to double

]]></Node>
<StgValue><ssdm name="dp_4_5_1"/></StgValue>
</operation>

<operation id="1928" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3757  %dp_4_5_2 = sitofp i64 %dp_4_5_5 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_2"/></StgValue>
</operation>

<operation id="1929" st_id="11" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3846  %dp_4_5_3 = sitofp i64 %dp_4_5_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_3"/></StgValue>
</operation>

<operation id="1930" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3935  %dp_4_5_4 = sitofp i64 %dp_4_5_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_4"/></StgValue>
</operation>

<operation id="1931" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4018  %OP1_V_537_6_cast_cas = sext i27 %tmp_944 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_6_cast_cas"/></StgValue>
</operation>

<operation id="1932" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4020  %OP2_V_3_5_6_cast_cas = zext i15 %tmp_945 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_6_cast_cas"/></StgValue>
</operation>

<operation id="1933" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4021  %tmp_37_5_6 = mul i42 %OP2_V_3_5_6_cast_cas, %OP1_V_537_6_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_6"/></StgValue>
</operation>

<operation id="1934" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4022  %tmp_38_5_6 = icmp eq i42 %tmp_37_5_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_6"/></StgValue>
</operation>

<operation id="1935" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4107  %OP1_V_537_7_cast_cas = sext i27 %tmp_952 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_7_cast_cas"/></StgValue>
</operation>

<operation id="1936" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4109  %OP2_V_3_5_7_cast_cas = zext i15 %tmp_953 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_7_cast_cas"/></StgValue>
</operation>

<operation id="1937" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4110  %tmp_37_5_7 = mul i42 %OP2_V_3_5_7_cast_cas, %OP1_V_537_7_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_7"/></StgValue>
</operation>

<operation id="1938" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4111  %tmp_38_5_7 = icmp eq i42 %tmp_37_5_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_7"/></StgValue>
</operation>

<operation id="1939" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4196  %OP1_V_537_8_cast_cas = sext i27 %tmp_960 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_537_8_cast_cas"/></StgValue>
</operation>

<operation id="1940" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4198  %OP2_V_3_5_8_cast_cas = zext i15 %tmp_961 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_8_cast_cas"/></StgValue>
</operation>

<operation id="1941" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4199  %tmp_37_5_8 = mul i42 %OP2_V_3_5_8_cast_cas, %OP1_V_537_8_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_5_8"/></StgValue>
</operation>

<operation id="1942" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4200  %tmp_38_5_8 = icmp eq i42 %tmp_37_5_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5_8"/></StgValue>
</operation>

<operation id="1943" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4289  %sqrtX_out_V_write_as_47 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_47) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_47"/></StgValue>
</operation>

<operation id="1944" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4292  %tmp_969 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_47, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="1945" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4376  %dp_4_6_1 = sitofp i64 %dp_4_6_s to double

]]></Node>
<StgValue><ssdm name="dp_4_6_1"/></StgValue>
</operation>

<operation id="1946" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4465  %dp_4_6_2 = sitofp i64 %dp_4_6_6 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_2"/></StgValue>
</operation>

<operation id="1947" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4554  %dp_4_6_3 = sitofp i64 %dp_4_6_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_3"/></StgValue>
</operation>

<operation id="1948" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3004">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4643  %dp_4_6_4 = sitofp i64 %dp_4_6_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_4"/></StgValue>
</operation>

<operation id="1949" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4726  %OP1_V_639_5_cast_cas = sext i27 %tmp_1008 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_5_cast_cas"/></StgValue>
</operation>

<operation id="1950" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4728  %OP2_V_3_6_5_cast_cas = zext i15 %tmp_1009 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_5_cast_cas"/></StgValue>
</operation>

<operation id="1951" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4729  %tmp_37_6_5 = mul i42 %OP2_V_3_6_5_cast_cas, %OP1_V_639_5_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_5"/></StgValue>
</operation>

<operation id="1952" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4730  %tmp_38_6_5 = icmp eq i42 %tmp_37_6_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_5"/></StgValue>
</operation>

<operation id="1953" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4815  %OP1_V_639_7_cast_cas = sext i27 %tmp_1016 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_7_cast_cas"/></StgValue>
</operation>

<operation id="1954" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4817  %OP2_V_3_6_7_cast_cas = zext i15 %tmp_1017 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_7_cast_cas"/></StgValue>
</operation>

<operation id="1955" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4818  %tmp_37_6_7 = mul i42 %OP2_V_3_6_7_cast_cas, %OP1_V_639_7_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_7"/></StgValue>
</operation>

<operation id="1956" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4819  %tmp_38_6_7 = icmp eq i42 %tmp_37_6_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_7"/></StgValue>
</operation>

<operation id="1957" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4904  %OP1_V_639_8_cast_cas = sext i27 %tmp_1024 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_639_8_cast_cas"/></StgValue>
</operation>

<operation id="1958" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4906  %OP2_V_3_6_8_cast_cas = zext i15 %tmp_1025 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_8_cast_cas"/></StgValue>
</operation>

<operation id="1959" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4907  %tmp_37_6_8 = mul i42 %OP2_V_3_6_8_cast_cas, %OP1_V_639_8_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_6_8"/></StgValue>
</operation>

<operation id="1960" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4908  %tmp_38_6_8 = icmp eq i42 %tmp_37_6_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6_8"/></StgValue>
</operation>

<operation id="1961" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:4997  %sqrtX_out_V_write_as_55 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_55) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_55"/></StgValue>
</operation>

<operation id="1962" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5000  %tmp_1033 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_55, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="1963" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3013">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5139" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5084  %dp_4_7_1 = sitofp i64 %dp_4_7_s to double

]]></Node>
<StgValue><ssdm name="dp_4_7_1"/></StgValue>
</operation>

<operation id="1964" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3022">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5173  %dp_4_7_2 = sitofp i64 %dp_4_7_7 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_2"/></StgValue>
</operation>

<operation id="1965" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3031">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5262  %dp_4_7_3 = sitofp i64 %dp_4_7_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_3"/></StgValue>
</operation>

<operation id="1966" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3040">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5351  %dp_4_7_4 = sitofp i64 %dp_4_7_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_4"/></StgValue>
</operation>

<operation id="1967" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5434  %OP1_V_740_5_cast_cas = sext i27 %tmp_1072 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_5_cast_cas"/></StgValue>
</operation>

<operation id="1968" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5436  %OP2_V_3_7_5_cast_cas = zext i15 %tmp_1073 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_5_cast_cas"/></StgValue>
</operation>

<operation id="1969" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5437  %tmp_37_7_5 = mul i42 %OP2_V_3_7_5_cast_cas, %OP1_V_740_5_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_5"/></StgValue>
</operation>

<operation id="1970" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5438  %tmp_38_7_5 = icmp eq i42 %tmp_37_7_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_5"/></StgValue>
</operation>

<operation id="1971" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5523  %OP1_V_740_6_cast_cas = sext i27 %tmp_1080 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_6_cast_cas"/></StgValue>
</operation>

<operation id="1972" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5525  %OP2_V_3_7_6_cast_cas = zext i15 %tmp_1081 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_6_cast_cas"/></StgValue>
</operation>

<operation id="1973" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5526  %tmp_37_7_6 = mul i42 %OP2_V_3_7_6_cast_cas, %OP1_V_740_6_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_6"/></StgValue>
</operation>

<operation id="1974" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5527  %tmp_38_7_6 = icmp eq i42 %tmp_37_7_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_6"/></StgValue>
</operation>

<operation id="1975" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5610  %sqrtX_out_V_write_as_62 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_62) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_62"/></StgValue>
</operation>

<operation id="1976" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5613  %tmp_1089 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_62, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="1977" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:5705  %sqrtX_out_V_write_as_63 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_63) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_63"/></StgValue>
</operation>

<operation id="1978" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5708  %tmp_1097 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_63, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="1979" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3049">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5792  %dp_4_8_1 = sitofp i64 %dp_4_8_s to double

]]></Node>
<StgValue><ssdm name="dp_4_8_1"/></StgValue>
</operation>

<operation id="1980" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3058">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5936" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5881  %dp_4_8_2 = sitofp i64 %dp_4_8_8 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_2"/></StgValue>
</operation>

<operation id="1981" st_id="11" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3067">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6025" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5970  %dp_4_8_3 = sitofp i64 %dp_4_8_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_3"/></StgValue>
</operation>

<operation id="1982" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3177">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6113" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6058  %dp_4_8_10 = sext i42 %tmp_37_8_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_10"/></StgValue>
</operation>

<operation id="1983" st_id="11" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3174">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6059  %dp_4_8_4 = sitofp i64 %dp_4_8_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_4"/></StgValue>
</operation>

<operation id="1984" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6140  %sqrtX_out_V_write_as_68 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_68"/></StgValue>
</operation>

<operation id="1985" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6198" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6143  %tmp_1137 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_68, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="1986" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6229  %sqrtX_out_V_write_as_69 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_69"/></StgValue>
</operation>

<operation id="1987" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6287" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6232  %tmp_1145 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_69, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="1988" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="25" op_0_bw="25" op_1_bw="48">
<![CDATA[
._crit_edge.0.0_ifconv:6318  %sqrtX_out_V_write_as_70 = call fastcc i25 @cordic_base(i48 %x_in_V_read_assign_70) nounwind

]]></Node>
<StgValue><ssdm name="sqrtX_out_V_write_as_70"/></StgValue>
</operation>

<operation id="1989" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6376" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6321  %tmp_1153 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sqrtX_out_V_write_as_70, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1990" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="1991" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="1992" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="1993" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="1994" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="1995" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3076">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:478  %dp_4_0_6 = sitofp i64 %dp_4_0_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_6"/></StgValue>
</operation>

<operation id="1996" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3085">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:570  %dp_4_0_7 = sitofp i64 %dp_4_0_14 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_7"/></StgValue>
</operation>

<operation id="1997" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3094">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:662  %dp_4_0_8 = sitofp i64 %dp_4_0_15 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_8"/></StgValue>
</operation>

<operation id="1998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:751  %OP1_V_cast_cast = sext i27 %tmp_648 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_cast_cast"/></StgValue>
</operation>

<operation id="1999" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:753  %OP2_V_3_1_cast_cast = zext i15 %tmp_649 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_cast_cast"/></StgValue>
</operation>

<operation id="2000" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:754  %tmp_37_1 = mul i42 %OP2_V_3_1_cast_cast, %OP1_V_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="2001" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:755  %tmp_38_1 = icmp eq i42 %tmp_37_1, 0

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="2002" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2003" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2004" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2005" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2006" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3103">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1192  %dp_4_1_6 = sitofp i64 %dp_4_1_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_6"/></StgValue>
</operation>

<operation id="2007" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3112">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1281  %dp_4_1_7 = sitofp i64 %dp_4_1_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_7"/></StgValue>
</operation>

<operation id="2008" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1370  %dp_4_1_8 = sitofp i64 %dp_4_1_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_8"/></StgValue>
</operation>

<operation id="2009" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1459  %OP1_V_2_cast_cast = sext i27 %tmp_712 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast_cast"/></StgValue>
</operation>

<operation id="2010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:1461  %OP2_V_3_2_cast_cast = zext i15 %tmp_713 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_cast_cast"/></StgValue>
</operation>

<operation id="2011" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1462  %tmp_37_2 = mul i42 %OP2_V_3_2_cast_cast, %OP1_V_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="2012" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1463  %tmp_38_2 = icmp eq i42 %tmp_37_2, 0

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="2013" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2014" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2015" st_id="12" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1812  %res_V_2_5 = bitcast double %dp_4_2_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_5"/></StgValue>
</operation>

<operation id="2017" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2857">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1813  %p_Result_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_5"/></StgValue>
</operation>

<operation id="2018" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1814  %exp_V_5_2_5 = add i11 -28, %p_Result_2_5

]]></Node>
<StgValue><ssdm name="exp_V_5_2_5"/></StgValue>
</operation>

<operation id="2019" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1815  %p_Result_43_2_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_5, i11 %exp_V_5_2_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_5"/></StgValue>
</operation>

<operation id="2020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2854">
<or_exp><and_exp><literal name="tmp_38_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1816  %dp_233_5 = bitcast i64 %p_Result_43_2_5 to double

]]></Node>
<StgValue><ssdm name="dp_233_5"/></StgValue>
</operation>

<operation id="2021" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1817  %p_0_i_2_5 = select i1 %tmp_38_2_5, double 0.000000e+00, double %dp_233_5

]]></Node>
<StgValue><ssdm name="p_0_i_2_5"/></StgValue>
</operation>

<operation id="2022" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2023" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3130">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1900  %dp_4_2_6 = sitofp i64 %dp_4_2_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_6"/></StgValue>
</operation>

<operation id="2024" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3139">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1989  %dp_4_2_7 = sitofp i64 %dp_4_2_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_7"/></StgValue>
</operation>

<operation id="2025" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3148">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2078  %dp_4_2_8 = sitofp i64 %dp_4_2_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_8"/></StgValue>
</operation>

<operation id="2026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2167  %OP1_V_3_cast_cast = sext i27 %tmp_776 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast_cast"/></StgValue>
</operation>

<operation id="2027" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2169  %OP2_V_3_3_cast_cast = zext i15 %tmp_777 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_3_cast_cast"/></StgValue>
</operation>

<operation id="2028" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2170  %tmp_37_3 = mul i42 %OP2_V_3_3_cast_cast, %OP1_V_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="2029" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2171  %tmp_38_3 = icmp eq i42 %tmp_37_3, 0

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="2030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2253  %res_V_3_1 = bitcast double %dp_4_3_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_1"/></StgValue>
</operation>

<operation id="2031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2254  %p_Result_3_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="2032" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2255  %exp_V_5_3_1 = add i11 -28, %p_Result_3_1

]]></Node>
<StgValue><ssdm name="exp_V_5_3_1"/></StgValue>
</operation>

<operation id="2033" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2864">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2256  %p_Result_43_3_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_1, i11 %exp_V_5_3_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_1"/></StgValue>
</operation>

<operation id="2034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="tmp_38_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2257  %dp_3_1 = bitcast i64 %p_Result_43_3_1 to double

]]></Node>
<StgValue><ssdm name="dp_3_1"/></StgValue>
</operation>

<operation id="2035" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2258  %p_0_i_3_1 = select i1 %tmp_38_3_1, double 0.000000e+00, double %dp_3_1

]]></Node>
<StgValue><ssdm name="p_0_i_3_1"/></StgValue>
</operation>

<operation id="2036" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2037" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2342  %res_V_3_2 = bitcast double %dp_4_3_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_2"/></StgValue>
</operation>

<operation id="2038" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2343  %p_Result_3_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="2039" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2874">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2344  %exp_V_5_3_2 = add i11 -28, %p_Result_3_2

]]></Node>
<StgValue><ssdm name="exp_V_5_3_2"/></StgValue>
</operation>

<operation id="2040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2345  %p_Result_43_3_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_2, i11 %exp_V_5_3_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_2"/></StgValue>
</operation>

<operation id="2041" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2872">
<or_exp><and_exp><literal name="tmp_38_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2346  %dp_3_2 = bitcast i64 %p_Result_43_3_2 to double

]]></Node>
<StgValue><ssdm name="dp_3_2"/></StgValue>
</operation>

<operation id="2042" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2347  %p_0_i_3_2 = select i1 %tmp_38_3_2, double 0.000000e+00, double %dp_3_2

]]></Node>
<StgValue><ssdm name="p_0_i_3_2"/></StgValue>
</operation>

<operation id="2043" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2044" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2431  %res_V_3_4 = bitcast double %dp_4_3_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_4"/></StgValue>
</operation>

<operation id="2045" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2884">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2432  %p_Result_3_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="2046" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2433  %exp_V_5_3_4 = add i11 -28, %p_Result_3_4

]]></Node>
<StgValue><ssdm name="exp_V_5_3_4"/></StgValue>
</operation>

<operation id="2047" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2882">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2434  %p_Result_43_3_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_4, i11 %exp_V_5_3_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_4"/></StgValue>
</operation>

<operation id="2048" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="tmp_38_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2435  %dp_3_4 = bitcast i64 %p_Result_43_3_4 to double

]]></Node>
<StgValue><ssdm name="dp_3_4"/></StgValue>
</operation>

<operation id="2049" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2436  %p_0_i_3_4 = select i1 %tmp_38_3_4, double 0.000000e+00, double %dp_3_4

]]></Node>
<StgValue><ssdm name="p_0_i_3_4"/></StgValue>
</operation>

<operation id="2050" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2051" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2894">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2520  %res_V_3_5 = bitcast double %dp_4_3_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_5"/></StgValue>
</operation>

<operation id="2052" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2521  %p_Result_3_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="2053" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2892">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2522  %exp_V_5_3_5 = add i11 -28, %p_Result_3_5

]]></Node>
<StgValue><ssdm name="exp_V_5_3_5"/></StgValue>
</operation>

<operation id="2054" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2523  %p_Result_43_3_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_5, i11 %exp_V_5_3_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_5"/></StgValue>
</operation>

<operation id="2055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="tmp_38_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2524  %dp_3_5 = bitcast i64 %p_Result_43_3_5 to double

]]></Node>
<StgValue><ssdm name="dp_3_5"/></StgValue>
</operation>

<operation id="2056" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2525  %p_0_i_3_5 = select i1 %tmp_38_3_5, double 0.000000e+00, double %dp_3_5

]]></Node>
<StgValue><ssdm name="p_0_i_3_5"/></StgValue>
</operation>

<operation id="2057" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2058" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3157">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2608  %dp_4_3_6 = sitofp i64 %dp_4_3_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_6"/></StgValue>
</operation>

<operation id="2059" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3166">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2697  %dp_4_3_7 = sitofp i64 %dp_4_3_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_7"/></StgValue>
</operation>

<operation id="2060" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2785  %dp_4_3_13 = sext i42 %tmp_37_3_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_3_13"/></StgValue>
</operation>

<operation id="2061" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3183">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2786  %dp_4_3_8 = sitofp i64 %dp_4_3_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_8"/></StgValue>
</operation>

<operation id="2062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2875  %OP1_V_4_cast_cast = sext i27 %tmp_840 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast_cast"/></StgValue>
</operation>

<operation id="2063" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:2877  %OP2_V_3_4_cast_cast = zext i15 %tmp_841 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_cast_cast"/></StgValue>
</operation>

<operation id="2064" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2878  %tmp_37_4 = mul i42 %OP2_V_3_4_cast_cast, %OP1_V_4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="2065" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2879  %tmp_38_4 = icmp eq i42 %tmp_37_4, 0

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="2066" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2961  %res_V_4_1 = bitcast double %dp_4_4_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_1"/></StgValue>
</operation>

<operation id="2067" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2902">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2962  %p_Result_4_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="2068" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2963  %exp_V_5_4_1 = add i11 -28, %p_Result_4_1

]]></Node>
<StgValue><ssdm name="exp_V_5_4_1"/></StgValue>
</operation>

<operation id="2069" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2964  %p_Result_43_4_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_1, i11 %exp_V_5_4_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_1"/></StgValue>
</operation>

<operation id="2070" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2899">
<or_exp><and_exp><literal name="tmp_38_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2965  %dp_436_1 = bitcast i64 %p_Result_43_4_1 to double

]]></Node>
<StgValue><ssdm name="dp_436_1"/></StgValue>
</operation>

<operation id="2071" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2966  %p_0_i_4_1 = select i1 %tmp_38_4_1, double 0.000000e+00, double %dp_436_1

]]></Node>
<StgValue><ssdm name="p_0_i_4_1"/></StgValue>
</operation>

<operation id="2072" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2073" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2912">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3050  %res_V_4_2 = bitcast double %dp_4_4_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_2"/></StgValue>
</operation>

<operation id="2074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3051  %p_Result_4_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_2"/></StgValue>
</operation>

<operation id="2075" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3052  %exp_V_5_4_2 = add i11 -28, %p_Result_4_2

]]></Node>
<StgValue><ssdm name="exp_V_5_4_2"/></StgValue>
</operation>

<operation id="2076" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2909">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3053  %p_Result_43_4_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_2, i11 %exp_V_5_4_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_2"/></StgValue>
</operation>

<operation id="2077" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="tmp_38_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3054  %dp_436_2 = bitcast i64 %p_Result_43_4_2 to double

]]></Node>
<StgValue><ssdm name="dp_436_2"/></StgValue>
</operation>

<operation id="2078" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3055  %p_0_i_4_2 = select i1 %tmp_38_4_2, double 0.000000e+00, double %dp_436_2

]]></Node>
<StgValue><ssdm name="p_0_i_4_2"/></StgValue>
</operation>

<operation id="2079" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2080" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3139  %res_V_4_3 = bitcast double %dp_4_4_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_3"/></StgValue>
</operation>

<operation id="2081" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3140  %p_Result_4_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="2082" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2919">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3141  %exp_V_5_4_3 = add i11 -28, %p_Result_4_3

]]></Node>
<StgValue><ssdm name="exp_V_5_4_3"/></StgValue>
</operation>

<operation id="2083" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3142  %p_Result_43_4_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_3, i11 %exp_V_5_4_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_3"/></StgValue>
</operation>

<operation id="2084" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2917">
<or_exp><and_exp><literal name="tmp_38_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3143  %dp_436_3 = bitcast i64 %p_Result_43_4_3 to double

]]></Node>
<StgValue><ssdm name="dp_436_3"/></StgValue>
</operation>

<operation id="2085" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3144  %p_0_i_4_3 = select i1 %tmp_38_4_3, double 0.000000e+00, double %dp_436_3

]]></Node>
<StgValue><ssdm name="p_0_i_4_3"/></StgValue>
</operation>

<operation id="2086" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2087" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3228  %res_V_4_5 = bitcast double %dp_4_4_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_5"/></StgValue>
</operation>

<operation id="2088" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2929">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3229  %p_Result_4_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_5"/></StgValue>
</operation>

<operation id="2089" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3230  %exp_V_5_4_5 = add i11 -28, %p_Result_4_5

]]></Node>
<StgValue><ssdm name="exp_V_5_4_5"/></StgValue>
</operation>

<operation id="2090" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2927">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3231  %p_Result_43_4_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_5, i11 %exp_V_5_4_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_5"/></StgValue>
</operation>

<operation id="2091" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="tmp_38_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3232  %dp_436_5 = bitcast i64 %p_Result_43_4_5 to double

]]></Node>
<StgValue><ssdm name="dp_436_5"/></StgValue>
</operation>

<operation id="2092" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3233  %p_0_i_4_5 = select i1 %tmp_38_4_5, double 0.000000e+00, double %dp_436_5

]]></Node>
<StgValue><ssdm name="p_0_i_4_5"/></StgValue>
</operation>

<operation id="2093" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2094" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3315  %dp_4_4_11 = sext i42 %tmp_37_4_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_11"/></StgValue>
</operation>

<operation id="2095" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3316  %dp_4_4_6 = sitofp i64 %dp_4_4_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_6"/></StgValue>
</operation>

<operation id="2096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3204">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3404  %dp_4_4_12 = sext i42 %tmp_37_4_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_12"/></StgValue>
</operation>

<operation id="2097" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3201">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3405  %dp_4_4_7 = sitofp i64 %dp_4_4_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_7"/></StgValue>
</operation>

<operation id="2098" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3213">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3493  %dp_4_4_13 = sext i42 %tmp_37_4_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_4_13"/></StgValue>
</operation>

<operation id="2099" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3210">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3494  %dp_4_4_8 = sitofp i64 %dp_4_4_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_8"/></StgValue>
</operation>

<operation id="2100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3583  %OP1_V_1_cast_cast = sext i27 %tmp_904 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast_cast"/></StgValue>
</operation>

<operation id="2101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:3585  %OP2_V_3_5_cast_cast = zext i15 %tmp_905 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_5_cast_cast"/></StgValue>
</operation>

<operation id="2102" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3586  %tmp_37_5 = mul i42 %OP2_V_3_5_cast_cast, %OP1_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="2103" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3587  %tmp_38_5 = icmp eq i42 %tmp_37_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="2104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2939">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3669  %res_V_5_1 = bitcast double %dp_4_5_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_1"/></StgValue>
</operation>

<operation id="2105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3670  %p_Result_5_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="2106" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2937">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3671  %exp_V_5_5_1 = add i11 -28, %p_Result_5_1

]]></Node>
<StgValue><ssdm name="exp_V_5_5_1"/></StgValue>
</operation>

<operation id="2107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3672  %p_Result_43_5_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_1, i11 %exp_V_5_5_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_1"/></StgValue>
</operation>

<operation id="2108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="tmp_38_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3673  %dp_538_1 = bitcast i64 %p_Result_43_5_1 to double

]]></Node>
<StgValue><ssdm name="dp_538_1"/></StgValue>
</operation>

<operation id="2109" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3674  %p_0_i_5_1 = select i1 %tmp_38_5_1, double 0.000000e+00, double %dp_538_1

]]></Node>
<StgValue><ssdm name="p_0_i_5_1"/></StgValue>
</operation>

<operation id="2110" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3758  %res_V_5_2 = bitcast double %dp_4_5_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_2"/></StgValue>
</operation>

<operation id="2112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2947">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3759  %p_Result_5_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="2113" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3760  %exp_V_5_5_2 = add i11 -28, %p_Result_5_2

]]></Node>
<StgValue><ssdm name="exp_V_5_5_2"/></StgValue>
</operation>

<operation id="2114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3761  %p_Result_43_5_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_2, i11 %exp_V_5_5_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_2"/></StgValue>
</operation>

<operation id="2115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2944">
<or_exp><and_exp><literal name="tmp_38_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3762  %dp_538_2 = bitcast i64 %p_Result_43_5_2 to double

]]></Node>
<StgValue><ssdm name="dp_538_2"/></StgValue>
</operation>

<operation id="2116" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3763  %p_0_i_5_2 = select i1 %tmp_38_5_2, double 0.000000e+00, double %dp_538_2

]]></Node>
<StgValue><ssdm name="p_0_i_5_2"/></StgValue>
</operation>

<operation id="2117" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3847  %res_V_5_3 = bitcast double %dp_4_5_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_3"/></StgValue>
</operation>

<operation id="2119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3848  %p_Result_5_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="2120" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3849  %exp_V_5_5_3 = add i11 -28, %p_Result_5_3

]]></Node>
<StgValue><ssdm name="exp_V_5_5_3"/></StgValue>
</operation>

<operation id="2121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2954">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3850  %p_Result_43_5_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_3, i11 %exp_V_5_5_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_3"/></StgValue>
</operation>

<operation id="2122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="tmp_38_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3851  %dp_538_3 = bitcast i64 %p_Result_43_5_3 to double

]]></Node>
<StgValue><ssdm name="dp_538_3"/></StgValue>
</operation>

<operation id="2123" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3852  %p_0_i_5_3 = select i1 %tmp_38_5_3, double 0.000000e+00, double %dp_538_3

]]></Node>
<StgValue><ssdm name="p_0_i_5_3"/></StgValue>
</operation>

<operation id="2124" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2125" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2969">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3935  %dp_4_5_4 = sitofp i64 %dp_4_5_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_4"/></StgValue>
</operation>

<operation id="2126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3222">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4023  %dp_4_5_11 = sext i42 %tmp_37_5_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_11"/></StgValue>
</operation>

<operation id="2127" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3219">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4024  %dp_4_5_6 = sitofp i64 %dp_4_5_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_6"/></StgValue>
</operation>

<operation id="2128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3231">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4112  %dp_4_5_12 = sext i42 %tmp_37_5_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_12"/></StgValue>
</operation>

<operation id="2129" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3228">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4113  %dp_4_5_7 = sitofp i64 %dp_4_5_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_7"/></StgValue>
</operation>

<operation id="2130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3240">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4201  %dp_4_5_13 = sext i42 %tmp_37_5_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_5_13"/></StgValue>
</operation>

<operation id="2131" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3237">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4202  %dp_4_5_8 = sitofp i64 %dp_4_5_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_8"/></StgValue>
</operation>

<operation id="2132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4291  %OP1_V_5_cast_cast = sext i27 %tmp_968 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast_cast"/></StgValue>
</operation>

<operation id="2133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:4293  %OP2_V_3_6_cast_cast = zext i15 %tmp_969 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_6_cast_cast"/></StgValue>
</operation>

<operation id="2134" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4294  %tmp_37_6 = mul i42 %OP2_V_3_6_cast_cast, %OP1_V_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="2135" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4295  %tmp_38_6 = icmp eq i42 %tmp_37_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="2136" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4376  %dp_4_6_1 = sitofp i64 %dp_4_6_s to double

]]></Node>
<StgValue><ssdm name="dp_4_6_1"/></StgValue>
</operation>

<operation id="2137" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4465  %dp_4_6_2 = sitofp i64 %dp_4_6_6 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_2"/></StgValue>
</operation>

<operation id="2138" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4554  %dp_4_6_3 = sitofp i64 %dp_4_6_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_3"/></StgValue>
</operation>

<operation id="2139" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3005">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4643  %dp_4_6_4 = sitofp i64 %dp_4_6_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_4"/></StgValue>
</operation>

<operation id="2140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3249">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4731  %dp_4_6_11 = sext i42 %tmp_37_6_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_11"/></StgValue>
</operation>

<operation id="2141" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3246">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4732  %dp_4_6_5 = sitofp i64 %dp_4_6_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_5"/></StgValue>
</operation>

<operation id="2142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4820  %dp_4_6_12 = sext i42 %tmp_37_6_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_12"/></StgValue>
</operation>

<operation id="2143" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3255">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4821  %dp_4_6_7 = sitofp i64 %dp_4_6_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_7"/></StgValue>
</operation>

<operation id="2144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3267">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4909  %dp_4_6_13 = sext i42 %tmp_37_6_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_6_13"/></StgValue>
</operation>

<operation id="2145" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3264">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4910  %dp_4_6_8 = sitofp i64 %dp_4_6_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_8"/></StgValue>
</operation>

<operation id="2146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4999  %OP1_V_6_cast_cast = sext i27 %tmp_1032 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast_cast"/></StgValue>
</operation>

<operation id="2147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5001  %OP2_V_3_7_cast_cast = zext i15 %tmp_1033 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_cast_cast"/></StgValue>
</operation>

<operation id="2148" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5002  %tmp_37_7 = mul i42 %OP2_V_3_7_cast_cast, %OP1_V_6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="2149" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5003  %tmp_38_7 = icmp eq i42 %tmp_37_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="2150" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3014">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5139" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5084  %dp_4_7_1 = sitofp i64 %dp_4_7_s to double

]]></Node>
<StgValue><ssdm name="dp_4_7_1"/></StgValue>
</operation>

<operation id="2151" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3023">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5173  %dp_4_7_2 = sitofp i64 %dp_4_7_7 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_2"/></StgValue>
</operation>

<operation id="2152" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3032">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5262  %dp_4_7_3 = sitofp i64 %dp_4_7_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_3"/></StgValue>
</operation>

<operation id="2153" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3041">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5351  %dp_4_7_4 = sitofp i64 %dp_4_7_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_4"/></StgValue>
</operation>

<operation id="2154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3276">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5494" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5439  %dp_4_7_11 = sext i42 %tmp_37_7_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_11"/></StgValue>
</operation>

<operation id="2155" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3273">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5440  %dp_4_7_5 = sitofp i64 %dp_4_7_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_5"/></StgValue>
</operation>

<operation id="2156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3285">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5583" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5528  %dp_4_7_12 = sext i42 %tmp_37_7_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_12"/></StgValue>
</operation>

<operation id="2157" st_id="12" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3282">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5584" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5529  %dp_4_7_6 = sitofp i64 %dp_4_7_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_6"/></StgValue>
</operation>

<operation id="2158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5612  %OP1_V_740_8_cast_cas = sext i27 %tmp_1088 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_740_8_cast_cas"/></StgValue>
</operation>

<operation id="2159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5614  %OP2_V_3_7_8_cast_cas = zext i15 %tmp_1089 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_7_8_cast_cas"/></StgValue>
</operation>

<operation id="2160" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5615  %tmp_37_7_8 = mul i42 %OP2_V_3_7_8_cast_cas, %OP1_V_740_8_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_37_7_8"/></StgValue>
</operation>

<operation id="2161" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5616  %tmp_38_7_8 = icmp eq i42 %tmp_37_7_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_7_8"/></StgValue>
</operation>

<operation id="2162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5707  %OP1_V_8_cast_cast = sext i27 %tmp_1096 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast_cast"/></StgValue>
</operation>

<operation id="2163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:5709  %OP2_V_3_8_cast_cast = zext i15 %tmp_1097 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_cast_cast"/></StgValue>
</operation>

<operation id="2164" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5710  %tmp_37_8 = mul i42 %OP2_V_3_8_cast_cast, %OP1_V_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="2165" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5711  %tmp_38_8 = icmp eq i42 %tmp_37_8, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="2166" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3050">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5792  %dp_4_8_1 = sitofp i64 %dp_4_8_s to double

]]></Node>
<StgValue><ssdm name="dp_4_8_1"/></StgValue>
</operation>

<operation id="2167" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3059">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5936" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5881  %dp_4_8_2 = sitofp i64 %dp_4_8_8 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_2"/></StgValue>
</operation>

<operation id="2168" st_id="12" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3068">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6025" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5970  %dp_4_8_3 = sitofp i64 %dp_4_8_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_3"/></StgValue>
</operation>

<operation id="2169" st_id="12" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6059  %dp_4_8_4 = sitofp i64 %dp_4_8_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_4"/></StgValue>
</operation>

<operation id="2170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6197" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6142  %OP1_V_8_5_cast_cast = sext i27 %tmp_1136 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_5_cast_cast"/></StgValue>
</operation>

<operation id="2171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6199" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:6144  %OP2_V_3_8_5_cast_cas = zext i15 %tmp_1137 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_5_cast_cas"/></StgValue>
</operation>

<operation id="2172" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6200" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6145  %tmp_37_8_5 = mul i42 %OP2_V_3_8_5_cast_cas, %OP1_V_8_5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_5"/></StgValue>
</operation>

<operation id="2173" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6201" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6146  %tmp_38_8_5 = icmp eq i42 %tmp_37_8_5, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_5"/></StgValue>
</operation>

<operation id="2174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6286" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6231  %OP1_V_8_6_cast_cast = sext i27 %tmp_1144 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_6_cast_cast"/></StgValue>
</operation>

<operation id="2175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6288" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:6233  %OP2_V_3_8_6_cast_cas = zext i15 %tmp_1145 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_6_cast_cas"/></StgValue>
</operation>

<operation id="2176" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6289" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6234  %tmp_37_8_6 = mul i42 %OP2_V_3_8_6_cast_cas, %OP1_V_8_6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_6"/></StgValue>
</operation>

<operation id="2177" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6290" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6235  %tmp_38_8_6 = icmp eq i42 %tmp_37_8_6, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_6"/></StgValue>
</operation>

<operation id="2178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6375" bw="42" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6320  %OP1_V_8_7_cast_cast = sext i27 %tmp_1152 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_8_7_cast_cast"/></StgValue>
</operation>

<operation id="2179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6377" bw="42" op_0_bw="15">
<![CDATA[
._crit_edge.0.0_ifconv:6322  %OP2_V_3_8_7_cast_cas = zext i15 %tmp_1153 to i42

]]></Node>
<StgValue><ssdm name="OP2_V_3_8_7_cast_cas"/></StgValue>
</operation>

<operation id="2180" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6378" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6323  %tmp_37_8_7 = mul i42 %OP2_V_3_8_7_cast_cas, %OP1_V_8_7_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8_7"/></StgValue>
</operation>

<operation id="2181" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6379" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6324  %tmp_38_8_7 = icmp eq i42 %tmp_37_8_7, 0

]]></Node>
<StgValue><ssdm name="tmp_38_8_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2182" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2183" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2184" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2185" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2186" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2187" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3077">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:478  %dp_4_0_6 = sitofp i64 %dp_4_0_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_6"/></StgValue>
</operation>

<operation id="2188" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3086">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:570  %dp_4_0_7 = sitofp i64 %dp_4_0_14 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_7"/></StgValue>
</operation>

<operation id="2189" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3095">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:662  %dp_4_0_8 = sitofp i64 %dp_4_0_15 to double

]]></Node>
<StgValue><ssdm name="dp_4_0_8"/></StgValue>
</operation>

<operation id="2190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3294">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:756  %dp_4_s = sext i42 %tmp_37_1 to i64

]]></Node>
<StgValue><ssdm name="dp_4_s"/></StgValue>
</operation>

<operation id="2191" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3291">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:757  %dp_4_1 = sitofp i64 %dp_4_s to double

]]></Node>
<StgValue><ssdm name="dp_4_1"/></StgValue>
</operation>

<operation id="2192" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2193" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2194" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2195" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2196" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3104">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1192  %dp_4_1_6 = sitofp i64 %dp_4_1_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_6"/></StgValue>
</operation>

<operation id="2197" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3113">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1281  %dp_4_1_7 = sitofp i64 %dp_4_1_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_7"/></StgValue>
</operation>

<operation id="2198" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3122">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1370  %dp_4_1_8 = sitofp i64 %dp_4_1_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_1_8"/></StgValue>
</operation>

<operation id="2199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3303">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:1464  %dp_4_9 = sext i42 %tmp_37_2 to i64

]]></Node>
<StgValue><ssdm name="dp_4_9"/></StgValue>
</operation>

<operation id="2200" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3300">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1465  %dp_4_2 = sitofp i64 %dp_4_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_2"/></StgValue>
</operation>

<operation id="2201" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2202" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2203" st_id="13" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2204" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2205" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3131">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1900  %dp_4_2_6 = sitofp i64 %dp_4_2_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_6"/></StgValue>
</operation>

<operation id="2206" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3140">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1989  %dp_4_2_7 = sitofp i64 %dp_4_2_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_7"/></StgValue>
</operation>

<operation id="2207" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3149">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2078  %dp_4_2_8 = sitofp i64 %dp_4_2_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_2_8"/></StgValue>
</operation>

<operation id="2208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3312">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2172  %dp_4_10 = sext i42 %tmp_37_3 to i64

]]></Node>
<StgValue><ssdm name="dp_4_10"/></StgValue>
</operation>

<operation id="2209" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3309">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2173  %dp_4_3 = sitofp i64 %dp_4_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_3"/></StgValue>
</operation>

<operation id="2210" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2211" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2212" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2213" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2214" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3158">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2608  %dp_4_3_6 = sitofp i64 %dp_4_3_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_6"/></StgValue>
</operation>

<operation id="2215" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3167">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2697  %dp_4_3_7 = sitofp i64 %dp_4_3_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_7"/></StgValue>
</operation>

<operation id="2216" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2786  %dp_4_3_8 = sitofp i64 %dp_4_3_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_8"/></StgValue>
</operation>

<operation id="2217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3321">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:2880  %dp_4_11 = sext i42 %tmp_37_4 to i64

]]></Node>
<StgValue><ssdm name="dp_4_11"/></StgValue>
</operation>

<operation id="2218" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3318">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2881  %dp_4_4 = sitofp i64 %dp_4_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_4"/></StgValue>
</operation>

<operation id="2219" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2220" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2221" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2222" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2223" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3316  %dp_4_4_6 = sitofp i64 %dp_4_4_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_6"/></StgValue>
</operation>

<operation id="2224" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3202">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3405  %dp_4_4_7 = sitofp i64 %dp_4_4_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_7"/></StgValue>
</operation>

<operation id="2225" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3494  %dp_4_4_8 = sitofp i64 %dp_4_4_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_8"/></StgValue>
</operation>

<operation id="2226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3330">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:3588  %dp_4_12 = sext i42 %tmp_37_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_12"/></StgValue>
</operation>

<operation id="2227" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3327">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3589  %dp_4_5 = sitofp i64 %dp_4_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_5"/></StgValue>
</operation>

<operation id="2228" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2229" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2230" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3936  %res_V_5_4 = bitcast double %dp_4_5_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_4"/></StgValue>
</operation>

<operation id="2232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3937  %p_Result_5_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_4"/></StgValue>
</operation>

<operation id="2233" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2964">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3938  %exp_V_5_5_4 = add i11 -28, %p_Result_5_4

]]></Node>
<StgValue><ssdm name="exp_V_5_5_4"/></StgValue>
</operation>

<operation id="2234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3939  %p_Result_43_5_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_4, i11 %exp_V_5_5_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_4"/></StgValue>
</operation>

<operation id="2235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2962">
<or_exp><and_exp><literal name="tmp_38_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3940  %dp_538_4 = bitcast i64 %p_Result_43_5_4 to double

]]></Node>
<StgValue><ssdm name="dp_538_4"/></StgValue>
</operation>

<operation id="2236" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3941  %p_0_i_5_4 = select i1 %tmp_38_5_4, double 0.000000e+00, double %dp_538_4

]]></Node>
<StgValue><ssdm name="p_0_i_5_4"/></StgValue>
</operation>

<operation id="2237" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2238" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3220">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4024  %dp_4_5_6 = sitofp i64 %dp_4_5_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_6"/></StgValue>
</operation>

<operation id="2239" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3229">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4113  %dp_4_5_7 = sitofp i64 %dp_4_5_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_7"/></StgValue>
</operation>

<operation id="2240" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3238">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4202  %dp_4_5_8 = sitofp i64 %dp_4_5_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_8"/></StgValue>
</operation>

<operation id="2241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3339">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:4296  %dp_4_13 = sext i42 %tmp_37_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_13"/></StgValue>
</operation>

<operation id="2242" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3336">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4297  %dp_4_6 = sitofp i64 %dp_4_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_6"/></StgValue>
</operation>

<operation id="2243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4377  %res_V_6_1 = bitcast double %dp_4_6_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_1"/></StgValue>
</operation>

<operation id="2244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4378  %p_Result_6_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="2245" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4379  %exp_V_5_6_1 = add i11 -28, %p_Result_6_1

]]></Node>
<StgValue><ssdm name="exp_V_5_6_1"/></StgValue>
</operation>

<operation id="2246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2972">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4380  %p_Result_43_6_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_1, i11 %exp_V_5_6_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_1"/></StgValue>
</operation>

<operation id="2247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="tmp_38_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4381  %dp_6_1 = bitcast i64 %p_Result_43_6_1 to double

]]></Node>
<StgValue><ssdm name="dp_6_1"/></StgValue>
</operation>

<operation id="2248" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4382  %p_0_i_6_1 = select i1 %tmp_38_6_1, double 0.000000e+00, double %dp_6_1

]]></Node>
<StgValue><ssdm name="p_0_i_6_1"/></StgValue>
</operation>

<operation id="2249" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4466  %res_V_6_2 = bitcast double %dp_4_6_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_2"/></StgValue>
</operation>

<operation id="2251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4467  %p_Result_6_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="2252" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4468  %exp_V_5_6_2 = add i11 -28, %p_Result_6_2

]]></Node>
<StgValue><ssdm name="exp_V_5_6_2"/></StgValue>
</operation>

<operation id="2253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4469  %p_Result_43_6_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_2, i11 %exp_V_5_6_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_2"/></StgValue>
</operation>

<operation id="2254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="tmp_38_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4470  %dp_6_2 = bitcast i64 %p_Result_43_6_2 to double

]]></Node>
<StgValue><ssdm name="dp_6_2"/></StgValue>
</operation>

<operation id="2255" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4471  %p_0_i_6_2 = select i1 %tmp_38_6_2, double 0.000000e+00, double %dp_6_2

]]></Node>
<StgValue><ssdm name="p_0_i_6_2"/></StgValue>
</operation>

<operation id="2256" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4555  %res_V_6_3 = bitcast double %dp_4_6_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_3"/></StgValue>
</operation>

<operation id="2258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4556  %p_Result_6_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="2259" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4557  %exp_V_5_6_3 = add i11 -28, %p_Result_6_3

]]></Node>
<StgValue><ssdm name="exp_V_5_6_3"/></StgValue>
</operation>

<operation id="2260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4558  %p_Result_43_6_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_3, i11 %exp_V_5_6_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_3"/></StgValue>
</operation>

<operation id="2261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="tmp_38_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4559  %dp_6_3 = bitcast i64 %p_Result_43_6_3 to double

]]></Node>
<StgValue><ssdm name="dp_6_3"/></StgValue>
</operation>

<operation id="2262" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4560  %p_0_i_6_3 = select i1 %tmp_38_6_3, double 0.000000e+00, double %dp_6_3

]]></Node>
<StgValue><ssdm name="p_0_i_6_3"/></StgValue>
</operation>

<operation id="2263" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3002">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4644  %res_V_6_4 = bitcast double %dp_4_6_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_4"/></StgValue>
</operation>

<operation id="2265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3001">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4645  %p_Result_6_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_4"/></StgValue>
</operation>

<operation id="2266" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3000">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4646  %exp_V_5_6_4 = add i11 -28, %p_Result_6_4

]]></Node>
<StgValue><ssdm name="exp_V_5_6_4"/></StgValue>
</operation>

<operation id="2267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4647  %p_Result_43_6_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_4, i11 %exp_V_5_6_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_4"/></StgValue>
</operation>

<operation id="2268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="tmp_38_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4648  %dp_6_4 = bitcast i64 %p_Result_43_6_4 to double

]]></Node>
<StgValue><ssdm name="dp_6_4"/></StgValue>
</operation>

<operation id="2269" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4649  %p_0_i_6_4 = select i1 %tmp_38_6_4, double 0.000000e+00, double %dp_6_4

]]></Node>
<StgValue><ssdm name="p_0_i_6_4"/></StgValue>
</operation>

<operation id="2270" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2271" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3247">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4732  %dp_4_6_5 = sitofp i64 %dp_4_6_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_5"/></StgValue>
</operation>

<operation id="2272" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4821  %dp_4_6_7 = sitofp i64 %dp_4_6_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_7"/></StgValue>
</operation>

<operation id="2273" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3265">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4910  %dp_4_6_8 = sitofp i64 %dp_4_6_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_8"/></StgValue>
</operation>

<operation id="2274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3348">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5059" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5004  %dp_4_14 = sext i42 %tmp_37_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_14"/></StgValue>
</operation>

<operation id="2275" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3345">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5005  %dp_4_7 = sitofp i64 %dp_4_14 to double

]]></Node>
<StgValue><ssdm name="dp_4_7"/></StgValue>
</operation>

<operation id="2276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3011">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5140" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5085  %res_V_7_1 = bitcast double %dp_4_7_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_1"/></StgValue>
</operation>

<operation id="2277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3010">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5141" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5086  %p_Result_7_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_1"/></StgValue>
</operation>

<operation id="2278" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3009">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5087  %exp_V_5_7_1 = add i11 -28, %p_Result_7_1

]]></Node>
<StgValue><ssdm name="exp_V_5_7_1"/></StgValue>
</operation>

<operation id="2279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3008">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5088  %p_Result_43_7_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_1, i11 %exp_V_5_7_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_1"/></StgValue>
</operation>

<operation id="2280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3007">
<or_exp><and_exp><literal name="tmp_38_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5089  %dp_7_1 = bitcast i64 %p_Result_43_7_1 to double

]]></Node>
<StgValue><ssdm name="dp_7_1"/></StgValue>
</operation>

<operation id="2281" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5090  %p_0_i_7_1 = select i1 %tmp_38_7_1, double 0.000000e+00, double %dp_7_1

]]></Node>
<StgValue><ssdm name="p_0_i_7_1"/></StgValue>
</operation>

<operation id="2282" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3020">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5229" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5174  %res_V_7_2 = bitcast double %dp_4_7_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_2"/></StgValue>
</operation>

<operation id="2284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3019">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5230" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5175  %p_Result_7_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_2"/></StgValue>
</operation>

<operation id="2285" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3018">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5176  %exp_V_5_7_2 = add i11 -28, %p_Result_7_2

]]></Node>
<StgValue><ssdm name="exp_V_5_7_2"/></StgValue>
</operation>

<operation id="2286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3017">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5232" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5177  %p_Result_43_7_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_2, i11 %exp_V_5_7_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_2"/></StgValue>
</operation>

<operation id="2287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3016">
<or_exp><and_exp><literal name="tmp_38_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5233" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5178  %dp_7_2 = bitcast i64 %p_Result_43_7_2 to double

]]></Node>
<StgValue><ssdm name="dp_7_2"/></StgValue>
</operation>

<operation id="2288" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5179  %p_0_i_7_2 = select i1 %tmp_38_7_2, double 0.000000e+00, double %dp_7_2

]]></Node>
<StgValue><ssdm name="p_0_i_7_2"/></StgValue>
</operation>

<operation id="2289" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3029">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5318" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5263  %res_V_7_3 = bitcast double %dp_4_7_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_3"/></StgValue>
</operation>

<operation id="2291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3028">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5319" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5264  %p_Result_7_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_3"/></StgValue>
</operation>

<operation id="2292" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3027">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5265  %exp_V_5_7_3 = add i11 -28, %p_Result_7_3

]]></Node>
<StgValue><ssdm name="exp_V_5_7_3"/></StgValue>
</operation>

<operation id="2293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3026">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5321" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5266  %p_Result_43_7_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_3, i11 %exp_V_5_7_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_3"/></StgValue>
</operation>

<operation id="2294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3025">
<or_exp><and_exp><literal name="tmp_38_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5322" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5267  %dp_7_3 = bitcast i64 %p_Result_43_7_3 to double

]]></Node>
<StgValue><ssdm name="dp_7_3"/></StgValue>
</operation>

<operation id="2295" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5268  %p_0_i_7_3 = select i1 %tmp_38_7_3, double 0.000000e+00, double %dp_7_3

]]></Node>
<StgValue><ssdm name="p_0_i_7_3"/></StgValue>
</operation>

<operation id="2296" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3038">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5407" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5352  %res_V_7_4 = bitcast double %dp_4_7_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_4"/></StgValue>
</operation>

<operation id="2298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3037">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5353  %p_Result_7_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_4"/></StgValue>
</operation>

<operation id="2299" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3036">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5354  %exp_V_5_7_4 = add i11 -28, %p_Result_7_4

]]></Node>
<StgValue><ssdm name="exp_V_5_7_4"/></StgValue>
</operation>

<operation id="2300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3035">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5410" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5355  %p_Result_43_7_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_4, i11 %exp_V_5_7_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_4"/></StgValue>
</operation>

<operation id="2301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3034">
<or_exp><and_exp><literal name="tmp_38_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5411" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5356  %dp_7_4 = bitcast i64 %p_Result_43_7_4 to double

]]></Node>
<StgValue><ssdm name="dp_7_4"/></StgValue>
</operation>

<operation id="2302" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5357  %p_0_i_7_4 = select i1 %tmp_38_7_4, double 0.000000e+00, double %dp_7_4

]]></Node>
<StgValue><ssdm name="p_0_i_7_4"/></StgValue>
</operation>

<operation id="2303" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2304" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3274">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5440  %dp_4_7_5 = sitofp i64 %dp_4_7_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_5"/></StgValue>
</operation>

<operation id="2305" st_id="13" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3283">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5584" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5529  %dp_4_7_6 = sitofp i64 %dp_4_7_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_6"/></StgValue>
</operation>

<operation id="2306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3357">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5672" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5617  %dp_4_7_13 = sext i42 %tmp_37_7_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_7_13"/></StgValue>
</operation>

<operation id="2307" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3354">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5618  %dp_4_7_8 = sitofp i64 %dp_4_7_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_8"/></StgValue>
</operation>

<operation id="2308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3366">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5767" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:5712  %dp_4_15 = sext i42 %tmp_37_8 to i64

]]></Node>
<StgValue><ssdm name="dp_4_15"/></StgValue>
</operation>

<operation id="2309" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3363">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5768" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5713  %dp_4_8 = sitofp i64 %dp_4_15 to double

]]></Node>
<StgValue><ssdm name="dp_4_8"/></StgValue>
</operation>

<operation id="2310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3047">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5848" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5793  %res_V_8_1 = bitcast double %dp_4_8_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_1"/></StgValue>
</operation>

<operation id="2311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3046">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5849" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5794  %p_Result_8_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="2312" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3045">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5850" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5795  %exp_V_5_8_1 = add i11 -28, %p_Result_8_1

]]></Node>
<StgValue><ssdm name="exp_V_5_8_1"/></StgValue>
</operation>

<operation id="2313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3044">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5851" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5796  %p_Result_43_8_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_1, i11 %exp_V_5_8_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_1"/></StgValue>
</operation>

<operation id="2314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3043">
<or_exp><and_exp><literal name="tmp_38_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5852" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5797  %dp_8_1 = bitcast i64 %p_Result_43_8_1 to double

]]></Node>
<StgValue><ssdm name="dp_8_1"/></StgValue>
</operation>

<operation id="2315" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5798  %p_0_i_8_1 = select i1 %tmp_38_8_1, double 0.000000e+00, double %dp_8_1

]]></Node>
<StgValue><ssdm name="p_0_i_8_1"/></StgValue>
</operation>

<operation id="2316" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3056">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5937" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5882  %res_V_8_2 = bitcast double %dp_4_8_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_2"/></StgValue>
</operation>

<operation id="2318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3055">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5938" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5883  %p_Result_8_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_2"/></StgValue>
</operation>

<operation id="2319" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3054">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5939" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5884  %exp_V_5_8_2 = add i11 -28, %p_Result_8_2

]]></Node>
<StgValue><ssdm name="exp_V_5_8_2"/></StgValue>
</operation>

<operation id="2320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3053">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5940" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5885  %p_Result_43_8_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_2, i11 %exp_V_5_8_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_2"/></StgValue>
</operation>

<operation id="2321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3052">
<or_exp><and_exp><literal name="tmp_38_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5941" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5886  %dp_8_2 = bitcast i64 %p_Result_43_8_2 to double

]]></Node>
<StgValue><ssdm name="dp_8_2"/></StgValue>
</operation>

<operation id="2322" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5887  %p_0_i_8_2 = select i1 %tmp_38_8_2, double 0.000000e+00, double %dp_8_2

]]></Node>
<StgValue><ssdm name="p_0_i_8_2"/></StgValue>
</operation>

<operation id="2323" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3065">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6026" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5971  %res_V_8_3 = bitcast double %dp_4_8_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_3"/></StgValue>
</operation>

<operation id="2325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3064">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6027" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5972  %p_Result_8_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="2326" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3063">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6028" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5973  %exp_V_5_8_3 = add i11 -28, %p_Result_8_3

]]></Node>
<StgValue><ssdm name="exp_V_5_8_3"/></StgValue>
</operation>

<operation id="2327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3062">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6029" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5974  %p_Result_43_8_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_3, i11 %exp_V_5_8_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_3"/></StgValue>
</operation>

<operation id="2328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3061">
<or_exp><and_exp><literal name="tmp_38_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6030" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5975  %dp_8_3 = bitcast i64 %p_Result_43_8_3 to double

]]></Node>
<StgValue><ssdm name="dp_8_3"/></StgValue>
</operation>

<operation id="2329" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5976  %p_0_i_8_3 = select i1 %tmp_38_8_3, double 0.000000e+00, double %dp_8_3

]]></Node>
<StgValue><ssdm name="p_0_i_8_3"/></StgValue>
</operation>

<operation id="2330" st_id="13" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2331" st_id="13" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3176">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6059  %dp_4_8_4 = sitofp i64 %dp_4_8_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_4"/></StgValue>
</operation>

<operation id="2332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3375">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6202" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6147  %dp_4_8_11 = sext i42 %tmp_37_8_5 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_11"/></StgValue>
</operation>

<operation id="2333" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3372">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6148  %dp_4_8_5 = sitofp i64 %dp_4_8_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_5"/></StgValue>
</operation>

<operation id="2334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3384">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6291" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6236  %dp_4_8_12 = sext i42 %tmp_37_8_6 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_12"/></StgValue>
</operation>

<operation id="2335" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3381">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6292" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6237  %dp_4_8_6 = sitofp i64 %dp_4_8_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_6"/></StgValue>
</operation>

<operation id="2336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3393">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6380" bw="64" op_0_bw="42">
<![CDATA[
._crit_edge.0.0_ifconv:6325  %dp_4_8_13 = sext i42 %tmp_37_8_7 to i64

]]></Node>
<StgValue><ssdm name="dp_4_8_13"/></StgValue>
</operation>

<operation id="2337" st_id="13" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3390">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6381" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6326  %dp_4_8_7 = sitofp i64 %dp_4_8_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2338" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2339" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2340" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2341" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2342" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3074">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:479  %res_V_0_6 = bitcast double %dp_4_0_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_6"/></StgValue>
</operation>

<operation id="2344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3073">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:480  %p_Result_0_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_6"/></StgValue>
</operation>

<operation id="2345" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3072">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:481  %exp_V_5_0_6 = add i11 -28, %p_Result_0_6

]]></Node>
<StgValue><ssdm name="exp_V_5_0_6"/></StgValue>
</operation>

<operation id="2346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3071">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:482  %p_Result_43_0_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_6, i11 %exp_V_5_0_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_6"/></StgValue>
</operation>

<operation id="2347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3070">
<or_exp><and_exp><literal name="tmp_38_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:483  %dp_0_6 = bitcast i64 %p_Result_43_0_6 to double

]]></Node>
<StgValue><ssdm name="dp_0_6"/></StgValue>
</operation>

<operation id="2348" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:484  %p_0_i_0_6 = select i1 %tmp_38_0_6, double 0.000000e+00, double %dp_0_6

]]></Node>
<StgValue><ssdm name="p_0_i_0_6"/></StgValue>
</operation>

<operation id="2349" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3083">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:571  %res_V_0_7 = bitcast double %dp_4_0_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_7"/></StgValue>
</operation>

<operation id="2351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3082">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:572  %p_Result_0_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_7"/></StgValue>
</operation>

<operation id="2352" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3081">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:573  %exp_V_5_0_7 = add i11 -28, %p_Result_0_7

]]></Node>
<StgValue><ssdm name="exp_V_5_0_7"/></StgValue>
</operation>

<operation id="2353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3080">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:574  %p_Result_43_0_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_7, i11 %exp_V_5_0_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_7"/></StgValue>
</operation>

<operation id="2354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3079">
<or_exp><and_exp><literal name="tmp_38_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:575  %dp_0_7 = bitcast i64 %p_Result_43_0_7 to double

]]></Node>
<StgValue><ssdm name="dp_0_7"/></StgValue>
</operation>

<operation id="2355" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:576  %p_0_i_0_7 = select i1 %tmp_38_0_7, double 0.000000e+00, double %dp_0_7

]]></Node>
<StgValue><ssdm name="p_0_i_0_7"/></StgValue>
</operation>

<operation id="2356" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3092">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:663  %res_V_0_8 = bitcast double %dp_4_0_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_0_8"/></StgValue>
</operation>

<operation id="2358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3091">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:664  %p_Result_0_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_0_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_8"/></StgValue>
</operation>

<operation id="2359" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3090">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:665  %exp_V_5_0_8 = add i11 -28, %p_Result_0_8

]]></Node>
<StgValue><ssdm name="exp_V_5_0_8"/></StgValue>
</operation>

<operation id="2360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3089">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:666  %p_Result_43_0_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_0_8, i11 %exp_V_5_0_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_0_8"/></StgValue>
</operation>

<operation id="2361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3088">
<or_exp><and_exp><literal name="tmp_38_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:667  %dp_0_8 = bitcast i64 %p_Result_43_0_8 to double

]]></Node>
<StgValue><ssdm name="dp_0_8"/></StgValue>
</operation>

<operation id="2362" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:668  %p_0_i_0_8 = select i1 %tmp_38_0_8, double 0.000000e+00, double %dp_0_8

]]></Node>
<StgValue><ssdm name="p_0_i_0_8"/></StgValue>
</operation>

<operation id="2363" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2364" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3292">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:757  %dp_4_1 = sitofp i64 %dp_4_s to double

]]></Node>
<StgValue><ssdm name="dp_4_1"/></StgValue>
</operation>

<operation id="2365" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2366" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2367" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2368" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3101">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1193  %res_V_131_6 = bitcast double %dp_4_1_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_6"/></StgValue>
</operation>

<operation id="2370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3100">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1194  %p_Result_1_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="2371" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3099">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1195  %exp_V_5_1_6 = add i11 -28, %p_Result_1_6

]]></Node>
<StgValue><ssdm name="exp_V_5_1_6"/></StgValue>
</operation>

<operation id="2372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3098">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1196  %p_Result_43_1_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_6, i11 %exp_V_5_1_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_6"/></StgValue>
</operation>

<operation id="2373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3097">
<or_exp><and_exp><literal name="tmp_38_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1197  %dp_1_6 = bitcast i64 %p_Result_43_1_6 to double

]]></Node>
<StgValue><ssdm name="dp_1_6"/></StgValue>
</operation>

<operation id="2374" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1198  %p_0_i_1_6 = select i1 %tmp_38_1_6, double 0.000000e+00, double %dp_1_6

]]></Node>
<StgValue><ssdm name="p_0_i_1_6"/></StgValue>
</operation>

<operation id="2375" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="2376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3110">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1282  %res_V_131_7 = bitcast double %dp_4_1_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_7"/></StgValue>
</operation>

<operation id="2377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1283  %p_Result_1_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="2378" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3108">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1284  %exp_V_5_1_7 = add i11 -28, %p_Result_1_7

]]></Node>
<StgValue><ssdm name="exp_V_5_1_7"/></StgValue>
</operation>

<operation id="2379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3107">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1285  %p_Result_43_1_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_7, i11 %exp_V_5_1_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_7"/></StgValue>
</operation>

<operation id="2380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3106">
<or_exp><and_exp><literal name="tmp_38_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1286  %dp_1_7 = bitcast i64 %p_Result_43_1_7 to double

]]></Node>
<StgValue><ssdm name="dp_1_7"/></StgValue>
</operation>

<operation id="2381" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1287  %p_0_i_1_7 = select i1 %tmp_38_1_7, double 0.000000e+00, double %dp_1_7

]]></Node>
<StgValue><ssdm name="p_0_i_1_7"/></StgValue>
</operation>

<operation id="2382" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="2383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1371  %res_V_131_8 = bitcast double %dp_4_1_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_131_8"/></StgValue>
</operation>

<operation id="2384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3118">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1372  %p_Result_1_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_131_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="2385" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3117">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1373  %exp_V_5_1_8 = add i11 -28, %p_Result_1_8

]]></Node>
<StgValue><ssdm name="exp_V_5_1_8"/></StgValue>
</operation>

<operation id="2386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3116">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1374  %p_Result_43_1_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_131_8, i11 %exp_V_5_1_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1_8"/></StgValue>
</operation>

<operation id="2387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3115">
<or_exp><and_exp><literal name="tmp_38_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1375  %dp_1_8 = bitcast i64 %p_Result_43_1_8 to double

]]></Node>
<StgValue><ssdm name="dp_1_8"/></StgValue>
</operation>

<operation id="2388" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1376  %p_0_i_1_8 = select i1 %tmp_38_1_8, double 0.000000e+00, double %dp_1_8

]]></Node>
<StgValue><ssdm name="p_0_i_1_8"/></StgValue>
</operation>

<operation id="2389" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="2390" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3301">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1465  %dp_4_2 = sitofp i64 %dp_4_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_2"/></StgValue>
</operation>

<operation id="2391" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2392" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2393" st_id="14" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2394" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3128">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1901  %res_V_2_6 = bitcast double %dp_4_2_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_6"/></StgValue>
</operation>

<operation id="2396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3127">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1902  %p_Result_2_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_6"/></StgValue>
</operation>

<operation id="2397" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3126">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1903  %exp_V_5_2_6 = add i11 -28, %p_Result_2_6

]]></Node>
<StgValue><ssdm name="exp_V_5_2_6"/></StgValue>
</operation>

<operation id="2398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3125">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1904  %p_Result_43_2_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_6, i11 %exp_V_5_2_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_6"/></StgValue>
</operation>

<operation id="2399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3124">
<or_exp><and_exp><literal name="tmp_38_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1905  %dp_233_6 = bitcast i64 %p_Result_43_2_6 to double

]]></Node>
<StgValue><ssdm name="dp_233_6"/></StgValue>
</operation>

<operation id="2400" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1906  %p_0_i_2_6 = select i1 %tmp_38_2_6, double 0.000000e+00, double %dp_233_6

]]></Node>
<StgValue><ssdm name="p_0_i_2_6"/></StgValue>
</operation>

<operation id="2401" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="2402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3137">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1990  %res_V_2_7 = bitcast double %dp_4_2_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_7"/></StgValue>
</operation>

<operation id="2403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3136">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1991  %p_Result_2_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_7"/></StgValue>
</operation>

<operation id="2404" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3135">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1992  %exp_V_5_2_7 = add i11 -28, %p_Result_2_7

]]></Node>
<StgValue><ssdm name="exp_V_5_2_7"/></StgValue>
</operation>

<operation id="2405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3134">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1993  %p_Result_43_2_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_7, i11 %exp_V_5_2_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_7"/></StgValue>
</operation>

<operation id="2406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3133">
<or_exp><and_exp><literal name="tmp_38_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1994  %dp_233_7 = bitcast i64 %p_Result_43_2_7 to double

]]></Node>
<StgValue><ssdm name="dp_233_7"/></StgValue>
</operation>

<operation id="2407" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1995  %p_0_i_2_7 = select i1 %tmp_38_2_7, double 0.000000e+00, double %dp_233_7

]]></Node>
<StgValue><ssdm name="p_0_i_2_7"/></StgValue>
</operation>

<operation id="2408" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="2409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3146">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2079  %res_V_2_8 = bitcast double %dp_4_2_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_2_8"/></StgValue>
</operation>

<operation id="2410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3145">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2080  %p_Result_2_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2_8"/></StgValue>
</operation>

<operation id="2411" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3144">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2081  %exp_V_5_2_8 = add i11 -28, %p_Result_2_8

]]></Node>
<StgValue><ssdm name="exp_V_5_2_8"/></StgValue>
</operation>

<operation id="2412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3143">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2082  %p_Result_43_2_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2_8, i11 %exp_V_5_2_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2_8"/></StgValue>
</operation>

<operation id="2413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3142">
<or_exp><and_exp><literal name="tmp_38_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2083  %dp_233_8 = bitcast i64 %p_Result_43_2_8 to double

]]></Node>
<StgValue><ssdm name="dp_233_8"/></StgValue>
</operation>

<operation id="2414" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2084  %p_0_i_2_8 = select i1 %tmp_38_2_8, double 0.000000e+00, double %dp_233_8

]]></Node>
<StgValue><ssdm name="p_0_i_2_8"/></StgValue>
</operation>

<operation id="2415" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="2416" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3310">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2173  %dp_4_3 = sitofp i64 %dp_4_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_3"/></StgValue>
</operation>

<operation id="2417" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2418" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2419" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2420" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3155">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2609  %res_V_3_6 = bitcast double %dp_4_3_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_6"/></StgValue>
</operation>

<operation id="2422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3154">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2610  %p_Result_3_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="2423" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3153">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2611  %exp_V_5_3_6 = add i11 -28, %p_Result_3_6

]]></Node>
<StgValue><ssdm name="exp_V_5_3_6"/></StgValue>
</operation>

<operation id="2424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3152">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2612  %p_Result_43_3_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_6, i11 %exp_V_5_3_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_6"/></StgValue>
</operation>

<operation id="2425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3151">
<or_exp><and_exp><literal name="tmp_38_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2613  %dp_3_6 = bitcast i64 %p_Result_43_3_6 to double

]]></Node>
<StgValue><ssdm name="dp_3_6"/></StgValue>
</operation>

<operation id="2426" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2614  %p_0_i_3_6 = select i1 %tmp_38_3_6, double 0.000000e+00, double %dp_3_6

]]></Node>
<StgValue><ssdm name="p_0_i_3_6"/></StgValue>
</operation>

<operation id="2427" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="2428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3164">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2698  %res_V_3_7 = bitcast double %dp_4_3_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_7"/></StgValue>
</operation>

<operation id="2429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2699  %p_Result_3_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="2430" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3162">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2700  %exp_V_5_3_7 = add i11 -28, %p_Result_3_7

]]></Node>
<StgValue><ssdm name="exp_V_5_3_7"/></StgValue>
</operation>

<operation id="2431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3161">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2701  %p_Result_43_3_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_7, i11 %exp_V_5_3_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_7"/></StgValue>
</operation>

<operation id="2432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp><literal name="tmp_38_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2702  %dp_3_7 = bitcast i64 %p_Result_43_3_7 to double

]]></Node>
<StgValue><ssdm name="dp_3_7"/></StgValue>
</operation>

<operation id="2433" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2703  %p_0_i_3_7 = select i1 %tmp_38_3_7, double 0.000000e+00, double %dp_3_7

]]></Node>
<StgValue><ssdm name="p_0_i_3_7"/></StgValue>
</operation>

<operation id="2434" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="2435" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3185">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2786  %dp_4_3_8 = sitofp i64 %dp_4_3_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_3_8"/></StgValue>
</operation>

<operation id="2436" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3319">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2881  %dp_4_4 = sitofp i64 %dp_4_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_4"/></StgValue>
</operation>

<operation id="2437" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2438" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2439" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2440" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2441" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3316  %dp_4_4_6 = sitofp i64 %dp_4_4_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_6"/></StgValue>
</operation>

<operation id="2442" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3203">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3405  %dp_4_4_7 = sitofp i64 %dp_4_4_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_7"/></StgValue>
</operation>

<operation id="2443" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3212">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3494  %dp_4_4_8 = sitofp i64 %dp_4_4_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_4_8"/></StgValue>
</operation>

<operation id="2444" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3328">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3589  %dp_4_5 = sitofp i64 %dp_4_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_5"/></StgValue>
</operation>

<operation id="2445" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2446" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2447" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2448" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2449" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3221">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4024  %dp_4_5_6 = sitofp i64 %dp_4_5_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_6"/></StgValue>
</operation>

<operation id="2450" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3230">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4113  %dp_4_5_7 = sitofp i64 %dp_4_5_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_7"/></StgValue>
</operation>

<operation id="2451" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3239">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4202  %dp_4_5_8 = sitofp i64 %dp_4_5_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_5_8"/></StgValue>
</operation>

<operation id="2452" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3337">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4297  %dp_4_6 = sitofp i64 %dp_4_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_6"/></StgValue>
</operation>

<operation id="2453" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2454" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2455" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2456" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2457" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3248">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4732  %dp_4_6_5 = sitofp i64 %dp_4_6_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_5"/></StgValue>
</operation>

<operation id="2458" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3257">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4821  %dp_4_6_7 = sitofp i64 %dp_4_6_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_7"/></StgValue>
</operation>

<operation id="2459" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3266">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4910  %dp_4_6_8 = sitofp i64 %dp_4_6_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_6_8"/></StgValue>
</operation>

<operation id="2460" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3346">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5005  %dp_4_7 = sitofp i64 %dp_4_14 to double

]]></Node>
<StgValue><ssdm name="dp_4_7"/></StgValue>
</operation>

<operation id="2461" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2462" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2463" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2464" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2465" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3275">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5440  %dp_4_7_5 = sitofp i64 %dp_4_7_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_5"/></StgValue>
</operation>

<operation id="2466" st_id="14" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3284">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5584" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5529  %dp_4_7_6 = sitofp i64 %dp_4_7_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_6"/></StgValue>
</operation>

<operation id="2467" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3355">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5618  %dp_4_7_8 = sitofp i64 %dp_4_7_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_8"/></StgValue>
</operation>

<operation id="2468" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3364">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5768" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5713  %dp_4_8 = sitofp i64 %dp_4_15 to double

]]></Node>
<StgValue><ssdm name="dp_4_8"/></StgValue>
</operation>

<operation id="2469" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2470" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2471" st_id="14" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3173">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6115" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6060  %res_V_8_4 = bitcast double %dp_4_8_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_4"/></StgValue>
</operation>

<operation id="2473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3172">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6116" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6061  %p_Result_8_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_4"/></StgValue>
</operation>

<operation id="2474" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3171">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6062  %exp_V_5_8_4 = add i11 -28, %p_Result_8_4

]]></Node>
<StgValue><ssdm name="exp_V_5_8_4"/></StgValue>
</operation>

<operation id="2475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6118" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6063  %p_Result_43_8_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_4, i11 %exp_V_5_8_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_4"/></StgValue>
</operation>

<operation id="2476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3169">
<or_exp><and_exp><literal name="tmp_38_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6119" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6064  %dp_8_4 = bitcast i64 %p_Result_43_8_4 to double

]]></Node>
<StgValue><ssdm name="dp_8_4"/></StgValue>
</operation>

<operation id="2477" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6065  %p_0_i_8_4 = select i1 %tmp_38_8_4, double 0.000000e+00, double %dp_8_4

]]></Node>
<StgValue><ssdm name="p_0_i_8_4"/></StgValue>
</operation>

<operation id="2478" st_id="14" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="2479" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3373">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6148  %dp_4_8_5 = sitofp i64 %dp_4_8_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_5"/></StgValue>
</operation>

<operation id="2480" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3382">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6292" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6237  %dp_4_8_6 = sitofp i64 %dp_4_8_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_6"/></StgValue>
</operation>

<operation id="2481" st_id="14" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3391">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6381" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6326  %dp_4_8_7 = sitofp i64 %dp_4_8_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2482" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2483" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2484" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2485" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2486" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2487" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2488" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2489" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2490" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3293">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:757  %dp_4_1 = sitofp i64 %dp_4_s to double

]]></Node>
<StgValue><ssdm name="dp_4_1"/></StgValue>
</operation>

<operation id="2491" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2492" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2493" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2494" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2495" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="2496" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="2497" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="2498" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3302">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1465  %dp_4_2 = sitofp i64 %dp_4_9 to double

]]></Node>
<StgValue><ssdm name="dp_4_2"/></StgValue>
</operation>

<operation id="2499" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2500" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2501" st_id="15" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2502" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2503" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="2504" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="2505" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="2506" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3311">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2173  %dp_4_3 = sitofp i64 %dp_4_10 to double

]]></Node>
<StgValue><ssdm name="dp_4_3"/></StgValue>
</operation>

<operation id="2507" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2508" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2509" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2510" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2511" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="2512" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="2513" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3182">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2787  %res_V_3_8 = bitcast double %dp_4_3_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_3_8"/></StgValue>
</operation>

<operation id="2514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3181">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2788  %p_Result_3_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3_8"/></StgValue>
</operation>

<operation id="2515" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2789  %exp_V_5_3_8 = add i11 -28, %p_Result_3_8

]]></Node>
<StgValue><ssdm name="exp_V_5_3_8"/></StgValue>
</operation>

<operation id="2516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3179">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2790  %p_Result_43_3_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3_8, i11 %exp_V_5_3_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3_8"/></StgValue>
</operation>

<operation id="2517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3178">
<or_exp><and_exp><literal name="tmp_38_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2791  %dp_3_8 = bitcast i64 %p_Result_43_3_8 to double

]]></Node>
<StgValue><ssdm name="dp_3_8"/></StgValue>
</operation>

<operation id="2518" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2792  %p_0_i_3_8 = select i1 %tmp_38_3_8, double 0.000000e+00, double %dp_3_8

]]></Node>
<StgValue><ssdm name="p_0_i_3_8"/></StgValue>
</operation>

<operation id="2519" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="2520" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3320">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2881  %dp_4_4 = sitofp i64 %dp_4_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_4"/></StgValue>
</operation>

<operation id="2521" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2522" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2523" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2524" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3317  %res_V_4_6 = bitcast double %dp_4_4_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_6"/></StgValue>
</operation>

<operation id="2526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3318  %p_Result_4_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_6"/></StgValue>
</operation>

<operation id="2527" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3319  %exp_V_5_4_6 = add i11 -28, %p_Result_4_6

]]></Node>
<StgValue><ssdm name="exp_V_5_4_6"/></StgValue>
</operation>

<operation id="2528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3320  %p_Result_43_4_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_6, i11 %exp_V_5_4_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_6"/></StgValue>
</operation>

<operation id="2529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="tmp_38_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3321  %dp_436_6 = bitcast i64 %p_Result_43_4_6 to double

]]></Node>
<StgValue><ssdm name="dp_436_6"/></StgValue>
</operation>

<operation id="2530" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3322  %p_0_i_4_6 = select i1 %tmp_38_4_6, double 0.000000e+00, double %dp_436_6

]]></Node>
<StgValue><ssdm name="p_0_i_4_6"/></StgValue>
</operation>

<operation id="2531" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="2532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3200">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3406  %res_V_4_7 = bitcast double %dp_4_4_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_7"/></StgValue>
</operation>

<operation id="2533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3199">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3407  %p_Result_4_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_7"/></StgValue>
</operation>

<operation id="2534" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3198">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3408  %exp_V_5_4_7 = add i11 -28, %p_Result_4_7

]]></Node>
<StgValue><ssdm name="exp_V_5_4_7"/></StgValue>
</operation>

<operation id="2535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3409  %p_Result_43_4_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_7, i11 %exp_V_5_4_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_7"/></StgValue>
</operation>

<operation id="2536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="tmp_38_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3410  %dp_436_7 = bitcast i64 %p_Result_43_4_7 to double

]]></Node>
<StgValue><ssdm name="dp_436_7"/></StgValue>
</operation>

<operation id="2537" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3411  %p_0_i_4_7 = select i1 %tmp_38_4_7, double 0.000000e+00, double %dp_436_7

]]></Node>
<StgValue><ssdm name="p_0_i_4_7"/></StgValue>
</operation>

<operation id="2538" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="2539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3209">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3495  %res_V_4_8 = bitcast double %dp_4_4_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_4_8"/></StgValue>
</operation>

<operation id="2540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3496  %p_Result_4_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4_8"/></StgValue>
</operation>

<operation id="2541" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3207">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3497  %exp_V_5_4_8 = add i11 -28, %p_Result_4_8

]]></Node>
<StgValue><ssdm name="exp_V_5_4_8"/></StgValue>
</operation>

<operation id="2542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3206">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3498  %p_Result_43_4_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4_8, i11 %exp_V_5_4_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4_8"/></StgValue>
</operation>

<operation id="2543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="tmp_38_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3499  %dp_436_8 = bitcast i64 %p_Result_43_4_8 to double

]]></Node>
<StgValue><ssdm name="dp_436_8"/></StgValue>
</operation>

<operation id="2544" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3500  %p_0_i_4_8 = select i1 %tmp_38_4_8, double 0.000000e+00, double %dp_436_8

]]></Node>
<StgValue><ssdm name="p_0_i_4_8"/></StgValue>
</operation>

<operation id="2545" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="2546" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3329">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3589  %dp_4_5 = sitofp i64 %dp_4_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_5"/></StgValue>
</operation>

<operation id="2547" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2548" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2549" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2550" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3218">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4025  %res_V_5_6 = bitcast double %dp_4_5_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_6"/></StgValue>
</operation>

<operation id="2552" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3217">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4026  %p_Result_5_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_6"/></StgValue>
</operation>

<operation id="2553" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3216">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4027  %exp_V_5_5_6 = add i11 -28, %p_Result_5_6

]]></Node>
<StgValue><ssdm name="exp_V_5_5_6"/></StgValue>
</operation>

<operation id="2554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3215">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4028  %p_Result_43_5_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_6, i11 %exp_V_5_5_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_6"/></StgValue>
</operation>

<operation id="2555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="tmp_38_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4029  %dp_538_6 = bitcast i64 %p_Result_43_5_6 to double

]]></Node>
<StgValue><ssdm name="dp_538_6"/></StgValue>
</operation>

<operation id="2556" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4030  %p_0_i_5_6 = select i1 %tmp_38_5_6, double 0.000000e+00, double %dp_538_6

]]></Node>
<StgValue><ssdm name="p_0_i_5_6"/></StgValue>
</operation>

<operation id="2557" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="2558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3227">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4114  %res_V_5_7 = bitcast double %dp_4_5_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_7"/></StgValue>
</operation>

<operation id="2559" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3226">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4115  %p_Result_5_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_7"/></StgValue>
</operation>

<operation id="2560" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4116  %exp_V_5_5_7 = add i11 -28, %p_Result_5_7

]]></Node>
<StgValue><ssdm name="exp_V_5_5_7"/></StgValue>
</operation>

<operation id="2561" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3224">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4117  %p_Result_43_5_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_7, i11 %exp_V_5_5_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_7"/></StgValue>
</operation>

<operation id="2562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3223">
<or_exp><and_exp><literal name="tmp_38_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4118  %dp_538_7 = bitcast i64 %p_Result_43_5_7 to double

]]></Node>
<StgValue><ssdm name="dp_538_7"/></StgValue>
</operation>

<operation id="2563" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4119  %p_0_i_5_7 = select i1 %tmp_38_5_7, double 0.000000e+00, double %dp_538_7

]]></Node>
<StgValue><ssdm name="p_0_i_5_7"/></StgValue>
</operation>

<operation id="2564" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="2565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3236">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4203  %res_V_5_8 = bitcast double %dp_4_5_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_5_8"/></StgValue>
</operation>

<operation id="2566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3235">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4204  %p_Result_5_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5_8"/></StgValue>
</operation>

<operation id="2567" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3234">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4205  %exp_V_5_5_8 = add i11 -28, %p_Result_5_8

]]></Node>
<StgValue><ssdm name="exp_V_5_5_8"/></StgValue>
</operation>

<operation id="2568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3233">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4206  %p_Result_43_5_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5_8, i11 %exp_V_5_5_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5_8"/></StgValue>
</operation>

<operation id="2569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3232">
<or_exp><and_exp><literal name="tmp_38_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4207  %dp_538_8 = bitcast i64 %p_Result_43_5_8 to double

]]></Node>
<StgValue><ssdm name="dp_538_8"/></StgValue>
</operation>

<operation id="2570" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4208  %p_0_i_5_8 = select i1 %tmp_38_5_8, double 0.000000e+00, double %dp_538_8

]]></Node>
<StgValue><ssdm name="p_0_i_5_8"/></StgValue>
</operation>

<operation id="2571" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="2572" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3338">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4297  %dp_4_6 = sitofp i64 %dp_4_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_6"/></StgValue>
</operation>

<operation id="2573" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2574" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2575" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2576" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3245">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4733  %res_V_6_5 = bitcast double %dp_4_6_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_5"/></StgValue>
</operation>

<operation id="2578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3244">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4734  %p_Result_6_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_5"/></StgValue>
</operation>

<operation id="2579" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3243">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4735  %exp_V_5_6_5 = add i11 -28, %p_Result_6_5

]]></Node>
<StgValue><ssdm name="exp_V_5_6_5"/></StgValue>
</operation>

<operation id="2580" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3242">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4736  %p_Result_43_6_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_5, i11 %exp_V_5_6_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_5"/></StgValue>
</operation>

<operation id="2581" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3241">
<or_exp><and_exp><literal name="tmp_38_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4737  %dp_6_5 = bitcast i64 %p_Result_43_6_5 to double

]]></Node>
<StgValue><ssdm name="dp_6_5"/></StgValue>
</operation>

<operation id="2582" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4738  %p_0_i_6_5 = select i1 %tmp_38_6_5, double 0.000000e+00, double %dp_6_5

]]></Node>
<StgValue><ssdm name="p_0_i_6_5"/></StgValue>
</operation>

<operation id="2583" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="2584" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3254">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4822  %res_V_6_7 = bitcast double %dp_4_6_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_7"/></StgValue>
</operation>

<operation id="2585" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3253">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4823  %p_Result_6_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_7"/></StgValue>
</operation>

<operation id="2586" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3252">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4824  %exp_V_5_6_7 = add i11 -28, %p_Result_6_7

]]></Node>
<StgValue><ssdm name="exp_V_5_6_7"/></StgValue>
</operation>

<operation id="2587" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3251">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4825  %p_Result_43_6_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_7, i11 %exp_V_5_6_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_7"/></StgValue>
</operation>

<operation id="2588" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3250">
<or_exp><and_exp><literal name="tmp_38_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4826  %dp_6_7 = bitcast i64 %p_Result_43_6_7 to double

]]></Node>
<StgValue><ssdm name="dp_6_7"/></StgValue>
</operation>

<operation id="2589" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4827  %p_0_i_6_7 = select i1 %tmp_38_6_7, double 0.000000e+00, double %dp_6_7

]]></Node>
<StgValue><ssdm name="p_0_i_6_7"/></StgValue>
</operation>

<operation id="2590" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="2591" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3263">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4911  %res_V_6_8 = bitcast double %dp_4_6_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_6_8"/></StgValue>
</operation>

<operation id="2592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3262">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4912  %p_Result_6_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6_8"/></StgValue>
</operation>

<operation id="2593" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3261">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4913  %exp_V_5_6_8 = add i11 -28, %p_Result_6_8

]]></Node>
<StgValue><ssdm name="exp_V_5_6_8"/></StgValue>
</operation>

<operation id="2594" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3260">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4914  %p_Result_43_6_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6_8, i11 %exp_V_5_6_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6_8"/></StgValue>
</operation>

<operation id="2595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3259">
<or_exp><and_exp><literal name="tmp_38_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4915  %dp_6_8 = bitcast i64 %p_Result_43_6_8 to double

]]></Node>
<StgValue><ssdm name="dp_6_8"/></StgValue>
</operation>

<operation id="2596" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4916  %p_0_i_6_8 = select i1 %tmp_38_6_8, double 0.000000e+00, double %dp_6_8

]]></Node>
<StgValue><ssdm name="p_0_i_6_8"/></StgValue>
</operation>

<operation id="2597" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="2598" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3347">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5005  %dp_4_7 = sitofp i64 %dp_4_14 to double

]]></Node>
<StgValue><ssdm name="dp_4_7"/></StgValue>
</operation>

<operation id="2599" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2600" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2601" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2602" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2603" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3272">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5496" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5441  %res_V_7_5 = bitcast double %dp_4_7_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_5"/></StgValue>
</operation>

<operation id="2604" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3271">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5497" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5442  %p_Result_7_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_5"/></StgValue>
</operation>

<operation id="2605" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3270">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5443  %exp_V_5_7_5 = add i11 -28, %p_Result_7_5

]]></Node>
<StgValue><ssdm name="exp_V_5_7_5"/></StgValue>
</operation>

<operation id="2606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3269">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5444  %p_Result_43_7_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_5, i11 %exp_V_5_7_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_5"/></StgValue>
</operation>

<operation id="2607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3268">
<or_exp><and_exp><literal name="tmp_38_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5500" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5445  %dp_7_5 = bitcast i64 %p_Result_43_7_5 to double

]]></Node>
<StgValue><ssdm name="dp_7_5"/></StgValue>
</operation>

<operation id="2608" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5446  %p_0_i_7_5 = select i1 %tmp_38_7_5, double 0.000000e+00, double %dp_7_5

]]></Node>
<StgValue><ssdm name="p_0_i_7_5"/></StgValue>
</operation>

<operation id="2609" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="2610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3281">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5585" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5530  %res_V_7_6 = bitcast double %dp_4_7_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_6"/></StgValue>
</operation>

<operation id="2611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3280">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5586" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5531  %p_Result_7_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_6"/></StgValue>
</operation>

<operation id="2612" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3279">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5587" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5532  %exp_V_5_7_6 = add i11 -28, %p_Result_7_6

]]></Node>
<StgValue><ssdm name="exp_V_5_7_6"/></StgValue>
</operation>

<operation id="2613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3278">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5588" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5533  %p_Result_43_7_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_6, i11 %exp_V_5_7_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_6"/></StgValue>
</operation>

<operation id="2614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3277">
<or_exp><and_exp><literal name="tmp_38_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5589" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5534  %dp_7_6 = bitcast i64 %p_Result_43_7_6 to double

]]></Node>
<StgValue><ssdm name="dp_7_6"/></StgValue>
</operation>

<operation id="2615" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5535  %p_0_i_7_6 = select i1 %tmp_38_7_6, double 0.000000e+00, double %dp_7_6

]]></Node>
<StgValue><ssdm name="p_0_i_7_6"/></StgValue>
</operation>

<operation id="2616" st_id="15" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="2617" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3356">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5618  %dp_4_7_8 = sitofp i64 %dp_4_7_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_7_8"/></StgValue>
</operation>

<operation id="2618" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3365">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5768" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5713  %dp_4_8 = sitofp i64 %dp_4_15 to double

]]></Node>
<StgValue><ssdm name="dp_4_8"/></StgValue>
</operation>

<operation id="2619" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2620" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2621" st_id="15" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2622" st_id="15" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="2623" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3374">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6148  %dp_4_8_5 = sitofp i64 %dp_4_8_11 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_5"/></StgValue>
</operation>

<operation id="2624" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3383">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6292" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6237  %dp_4_8_6 = sitofp i64 %dp_4_8_12 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_6"/></StgValue>
</operation>

<operation id="2625" st_id="15" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3392">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6381" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6326  %dp_4_8_7 = sitofp i64 %dp_4_8_13 to double

]]></Node>
<StgValue><ssdm name="dp_4_8_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2626" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2627" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2628" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2629" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2630" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2631" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2632" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2633" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2634" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3290">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:758  %res_V_s = bitcast double %dp_4_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_s"/></StgValue>
</operation>

<operation id="2635" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3289">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:759  %p_Result_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="2636" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3288">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:760  %exp_V_5_1 = add i11 -28, %p_Result_1

]]></Node>
<StgValue><ssdm name="exp_V_5_1"/></StgValue>
</operation>

<operation id="2637" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3287">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:761  %p_Result_43_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_s, i11 %exp_V_5_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_1"/></StgValue>
</operation>

<operation id="2638" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3286">
<or_exp><and_exp><literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:762  %dp_1 = bitcast i64 %p_Result_43_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>

<operation id="2639" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:763  %p_0_i_1 = select i1 %tmp_38_1, double 0.000000e+00, double %dp_1

]]></Node>
<StgValue><ssdm name="p_0_i_1"/></StgValue>
</operation>

<operation id="2640" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2641" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2642" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2643" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2644" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2645" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="2646" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="2647" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="2648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3299">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1466  %res_V_2 = bitcast double %dp_4_2 to i64

]]></Node>
<StgValue><ssdm name="res_V_2"/></StgValue>
</operation>

<operation id="2649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3298">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1467  %p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="2650" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3297">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1468  %exp_V_5_2 = add i11 -28, %p_Result_2

]]></Node>
<StgValue><ssdm name="exp_V_5_2"/></StgValue>
</operation>

<operation id="2651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3296">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1469  %p_Result_43_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_2, i11 %exp_V_5_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_2"/></StgValue>
</operation>

<operation id="2652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3295">
<or_exp><and_exp><literal name="tmp_38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1470  %dp_s = bitcast i64 %p_Result_43_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>

<operation id="2653" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1471  %p_0_i_2 = select i1 %tmp_38_2, double 0.000000e+00, double %dp_s

]]></Node>
<StgValue><ssdm name="p_0_i_2"/></StgValue>
</operation>

<operation id="2654" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2655" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2656" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2657" st_id="16" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2658" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2659" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="2660" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="2661" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="2662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3308">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2174  %res_V_3 = bitcast double %dp_4_3 to i64

]]></Node>
<StgValue><ssdm name="res_V_3"/></StgValue>
</operation>

<operation id="2663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3307">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2175  %p_Result_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="2664" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3306">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2176  %exp_V_5_3 = add i11 -28, %p_Result_3

]]></Node>
<StgValue><ssdm name="exp_V_5_3"/></StgValue>
</operation>

<operation id="2665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3305">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2177  %p_Result_43_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V_3, i11 %exp_V_5_3, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_3"/></StgValue>
</operation>

<operation id="2666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3304">
<or_exp><and_exp><literal name="tmp_38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2178  %dp_3 = bitcast i64 %p_Result_43_3 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>

<operation id="2667" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2179  %p_0_i_3 = select i1 %tmp_38_3, double 0.000000e+00, double %dp_3

]]></Node>
<StgValue><ssdm name="p_0_i_3"/></StgValue>
</operation>

<operation id="2668" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2669" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2670" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2671" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2672" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2673" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="2674" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="2675" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="2676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3317">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2882  %res_V_4 = bitcast double %dp_4_4 to i64

]]></Node>
<StgValue><ssdm name="res_V_4"/></StgValue>
</operation>

<operation id="2677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3316">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2883  %p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="2678" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3315">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2884  %exp_V_5_4 = add i11 -28, %p_Result_4

]]></Node>
<StgValue><ssdm name="exp_V_5_4"/></StgValue>
</operation>

<operation id="2679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3314">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2885  %p_Result_43_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_4, i11 %exp_V_5_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_4"/></StgValue>
</operation>

<operation id="2680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3313">
<or_exp><and_exp><literal name="tmp_38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2886  %dp_2 = bitcast i64 %p_Result_43_4 to double

]]></Node>
<StgValue><ssdm name="dp_2"/></StgValue>
</operation>

<operation id="2681" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2887  %p_0_i_4 = select i1 %tmp_38_4, double 0.000000e+00, double %dp_2

]]></Node>
<StgValue><ssdm name="p_0_i_4"/></StgValue>
</operation>

<operation id="2682" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2683" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2684" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2685" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2686" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2687" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="2688" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="2689" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="2690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3326">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3590  %res_V_5 = bitcast double %dp_4_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_5"/></StgValue>
</operation>

<operation id="2691" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3325">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3591  %p_Result_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="2692" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3324">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3592  %exp_V_5_5 = add i11 -28, %p_Result_5

]]></Node>
<StgValue><ssdm name="exp_V_5_5"/></StgValue>
</operation>

<operation id="2693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3323">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3593  %p_Result_43_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_5, i11 %exp_V_5_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_5"/></StgValue>
</operation>

<operation id="2694" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3322">
<or_exp><and_exp><literal name="tmp_38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3594  %dp_4 = bitcast i64 %p_Result_43_5 to double

]]></Node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>

<operation id="2695" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3595  %p_0_i_5 = select i1 %tmp_38_5, double 0.000000e+00, double %dp_4

]]></Node>
<StgValue><ssdm name="p_0_i_5"/></StgValue>
</operation>

<operation id="2696" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2697" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2698" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2699" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2700" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2701" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="2702" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="2703" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="2704" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3335">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4298  %res_V_6 = bitcast double %dp_4_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_6"/></StgValue>
</operation>

<operation id="2705" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3334">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4299  %p_Result_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="2706" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3333">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4300  %exp_V_5_6 = add i11 -28, %p_Result_6

]]></Node>
<StgValue><ssdm name="exp_V_5_6"/></StgValue>
</operation>

<operation id="2707" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3332">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4301  %p_Result_43_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_6, i11 %exp_V_5_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_6"/></StgValue>
</operation>

<operation id="2708" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3331">
<or_exp><and_exp><literal name="tmp_38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4302  %dp_6 = bitcast i64 %p_Result_43_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>

<operation id="2709" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4303  %p_0_i_6 = select i1 %tmp_38_6, double 0.000000e+00, double %dp_6

]]></Node>
<StgValue><ssdm name="p_0_i_6"/></StgValue>
</operation>

<operation id="2710" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2711" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2712" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2713" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2714" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2715" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="2716" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="2717" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="2718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3344">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5006  %res_V_7 = bitcast double %dp_4_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_7"/></StgValue>
</operation>

<operation id="2719" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3343">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5062" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5007  %p_Result_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="2720" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3342">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5063" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5008  %exp_V_5_7 = add i11 -28, %p_Result_7

]]></Node>
<StgValue><ssdm name="exp_V_5_7"/></StgValue>
</operation>

<operation id="2721" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3341">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5064" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5009  %p_Result_43_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7, i11 %exp_V_5_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7"/></StgValue>
</operation>

<operation id="2722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3340">
<or_exp><and_exp><literal name="tmp_38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5010  %dp_7 = bitcast i64 %p_Result_43_7 to double

]]></Node>
<StgValue><ssdm name="dp_7"/></StgValue>
</operation>

<operation id="2723" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5011  %p_0_i_7 = select i1 %tmp_38_7, double 0.000000e+00, double %dp_7

]]></Node>
<StgValue><ssdm name="p_0_i_7"/></StgValue>
</operation>

<operation id="2724" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2725" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2726" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2727" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2728" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2729" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="2730" st_id="16" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="2731" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3353">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5674" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5619  %res_V_7_8 = bitcast double %dp_4_7_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_7_8"/></StgValue>
</operation>

<operation id="2732" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3352">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5675" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5620  %p_Result_7_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7_8"/></StgValue>
</operation>

<operation id="2733" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3351">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5621  %exp_V_5_7_8 = add i11 -28, %p_Result_7_8

]]></Node>
<StgValue><ssdm name="exp_V_5_7_8"/></StgValue>
</operation>

<operation id="2734" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3350">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5677" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5622  %p_Result_43_7_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_7_8, i11 %exp_V_5_7_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_7_8"/></StgValue>
</operation>

<operation id="2735" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3349">
<or_exp><and_exp><literal name="tmp_38_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5678" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5623  %dp_7_8 = bitcast i64 %p_Result_43_7_8 to double

]]></Node>
<StgValue><ssdm name="dp_7_8"/></StgValue>
</operation>

<operation id="2736" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5624  %p_0_i_7_8 = select i1 %tmp_38_7_8, double 0.000000e+00, double %dp_7_8

]]></Node>
<StgValue><ssdm name="p_0_i_7_8"/></StgValue>
</operation>

<operation id="2737" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="2738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3362">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5769" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5714  %res_V_8 = bitcast double %dp_4_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_8"/></StgValue>
</operation>

<operation id="2739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3361">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5770" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5715  %p_Result_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="2740" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3360">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5771" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5716  %exp_V_5_8 = add i11 -28, %p_Result_8

]]></Node>
<StgValue><ssdm name="exp_V_5_8"/></StgValue>
</operation>

<operation id="2741" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3359">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5772" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5717  %p_Result_43_8 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8, i11 %exp_V_5_8, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8"/></StgValue>
</operation>

<operation id="2742" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3358">
<or_exp><and_exp><literal name="tmp_38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5773" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5718  %dp_8 = bitcast i64 %p_Result_43_8 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="2743" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5719  %p_0_i_8 = select i1 %tmp_38_8, double 0.000000e+00, double %dp_8

]]></Node>
<StgValue><ssdm name="p_0_i_8"/></StgValue>
</operation>

<operation id="2744" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2745" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2746" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2747" st_id="16" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2748" st_id="16" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="2749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3371">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6204" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6149  %res_V_8_5 = bitcast double %dp_4_8_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_5"/></StgValue>
</operation>

<operation id="2750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3370">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6205" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6150  %p_Result_8_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_5"/></StgValue>
</operation>

<operation id="2751" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3369">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6151  %exp_V_5_8_5 = add i11 -28, %p_Result_8_5

]]></Node>
<StgValue><ssdm name="exp_V_5_8_5"/></StgValue>
</operation>

<operation id="2752" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3368">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6207" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6152  %p_Result_43_8_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_5, i11 %exp_V_5_8_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_5"/></StgValue>
</operation>

<operation id="2753" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3367">
<or_exp><and_exp><literal name="tmp_38_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6208" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6153  %dp_8_5 = bitcast i64 %p_Result_43_8_5 to double

]]></Node>
<StgValue><ssdm name="dp_8_5"/></StgValue>
</operation>

<operation id="2754" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6154  %p_0_i_8_5 = select i1 %tmp_38_8_5, double 0.000000e+00, double %dp_8_5

]]></Node>
<StgValue><ssdm name="p_0_i_8_5"/></StgValue>
</operation>

<operation id="2755" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="2756" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3380">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6293" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6238  %res_V_8_6 = bitcast double %dp_4_8_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_6"/></StgValue>
</operation>

<operation id="2757" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3379">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6294" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6239  %p_Result_8_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_6"/></StgValue>
</operation>

<operation id="2758" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3378">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6240  %exp_V_5_8_6 = add i11 -28, %p_Result_8_6

]]></Node>
<StgValue><ssdm name="exp_V_5_8_6"/></StgValue>
</operation>

<operation id="2759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3377">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6296" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6241  %p_Result_43_8_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_6, i11 %exp_V_5_8_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_6"/></StgValue>
</operation>

<operation id="2760" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3376">
<or_exp><and_exp><literal name="tmp_38_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6297" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6242  %dp_8_6 = bitcast i64 %p_Result_43_8_6 to double

]]></Node>
<StgValue><ssdm name="dp_8_6"/></StgValue>
</operation>

<operation id="2761" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6243  %p_0_i_8_6 = select i1 %tmp_38_8_6, double 0.000000e+00, double %dp_8_6

]]></Node>
<StgValue><ssdm name="p_0_i_8_6"/></StgValue>
</operation>

<operation id="2762" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="2763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3389">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6382" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6327  %res_V_8_7 = bitcast double %dp_4_8_7 to i64

]]></Node>
<StgValue><ssdm name="res_V_8_7"/></StgValue>
</operation>

<operation id="2764" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3388">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6383" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6328  %p_Result_8_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="2765" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3387">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6329  %exp_V_5_8_7 = add i11 -28, %p_Result_8_7

]]></Node>
<StgValue><ssdm name="exp_V_5_8_7"/></StgValue>
</operation>

<operation id="2766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3386">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6385" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6330  %p_Result_43_8_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8_7, i11 %exp_V_5_8_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_43_8_7"/></StgValue>
</operation>

<operation id="2767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3385">
<or_exp><and_exp><literal name="tmp_38_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6386" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6331  %dp_8_7 = bitcast i64 %p_Result_43_8_7 to double

]]></Node>
<StgValue><ssdm name="dp_8_7"/></StgValue>
</operation>

<operation id="2768" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6387" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6332  %p_0_i_8_7 = select i1 %tmp_38_8_7, double 0.000000e+00, double %dp_8_7

]]></Node>
<StgValue><ssdm name="p_0_i_8_7"/></StgValue>
</operation>

<operation id="2769" st_id="16" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2770" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2771" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2772" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2773" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2774" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2775" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2776" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2777" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2778" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2779" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2780" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2781" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2782" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2783" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="2784" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="2785" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="2786" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2787" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2788" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2789" st_id="17" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2790" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2791" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="2792" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="2793" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="2794" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2795" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2796" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2797" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2798" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2799" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="2800" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="2801" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="2802" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2803" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2804" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2805" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2806" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2807" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="2808" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="2809" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="2810" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2811" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2812" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2813" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2814" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2815" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="2816" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="2817" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="2818" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2819" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2820" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2821" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2822" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2823" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="2824" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="2825" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="2826" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2827" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2828" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2829" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2830" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2831" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="2832" st_id="17" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="2833" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="2834" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2835" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2836" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2837" st_id="17" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2838" st_id="17" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="2839" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="2840" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="2841" st_id="17" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2842" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2843" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2844" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2845" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2846" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2847" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2848" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2849" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2850" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2851" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2852" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2853" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2854" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2855" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="2856" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="2857" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="2858" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2859" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2860" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2861" st_id="18" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2862" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2863" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="2864" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="2865" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="2866" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2867" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2868" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2869" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2870" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2871" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="2872" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="2873" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="2874" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2875" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2876" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2877" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2878" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2879" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="2880" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="2881" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="2882" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2883" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2884" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2885" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2886" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2887" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="2888" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="2889" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="2890" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2891" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2892" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2893" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2894" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2895" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="2896" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="2897" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="2898" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2899" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2900" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2901" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2902" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2903" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="2904" st_id="18" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="2905" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="2906" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2907" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2908" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2909" st_id="18" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2910" st_id="18" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="2911" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="2912" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="2913" st_id="18" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2914" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2915" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2916" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2917" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2918" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2919" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2920" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2921" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2922" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2923" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2924" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2925" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2926" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2927" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="2928" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="2929" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="2930" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2931" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2932" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="2933" st_id="19" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="2934" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="2935" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="2936" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="2937" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="2938" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2939" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2940" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="2941" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="2942" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="2943" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="2944" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="2945" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="2946" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2947" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2948" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="2949" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="2950" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="2951" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="2952" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="2953" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="2954" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2955" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2956" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="2957" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="2958" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="2959" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="2960" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="2961" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="2962" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2963" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2964" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="2965" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="2966" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="2967" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="2968" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="2969" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="2970" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2971" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2972" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="2973" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="2974" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="2975" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="2976" st_id="19" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="2977" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="2978" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2979" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2980" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="2981" st_id="19" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="2982" st_id="19" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="2983" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="2984" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="2985" st_id="19" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2986" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2987" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2988" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2989" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="2990" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="2991" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="2992" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="2993" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="2994" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2995" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2996" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2997" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="2998" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="2999" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3000" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3001" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3002" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3003" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3004" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3005" st_id="20" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3006" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3007" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3008" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3009" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3010" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3011" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3012" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3013" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3014" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3015" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3016" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3017" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3018" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3019" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3020" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3021" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3022" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3023" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3024" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3025" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3026" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3027" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3028" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3029" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3030" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3031" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3032" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3033" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3034" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3035" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3036" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3037" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3038" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3039" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3040" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3041" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3042" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3043" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3044" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3045" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3046" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3047" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3048" st_id="20" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3049" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3050" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3051" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3052" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3053" st_id="20" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3054" st_id="20" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3055" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3056" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3057" st_id="20" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="3058" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3059" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3060" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3061" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3062" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3063" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3064" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3065" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3066" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3067" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3068" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3069" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3070" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3071" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3072" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3073" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3074" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3075" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3076" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3077" st_id="21" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3078" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3079" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3080" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3081" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3082" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3083" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3084" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3085" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3086" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3087" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3088" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3089" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3090" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3091" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3092" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3093" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3094" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3095" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3096" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3097" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3098" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3099" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3100" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3101" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3102" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3103" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3104" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3105" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3106" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3107" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3108" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3109" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3110" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3111" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3112" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3113" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3114" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3115" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3116" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3117" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3118" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3119" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3120" st_id="21" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3121" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3122" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3123" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3124" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3125" st_id="21" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3126" st_id="21" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3127" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3128" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3129" st_id="21" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="3130" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3131" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3132" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3133" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3134" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3135" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3136" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3137" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3138" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3139" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3140" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3141" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3142" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3143" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3144" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3145" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3146" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3147" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3148" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3149" st_id="22" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3150" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3151" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3152" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3153" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3154" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3155" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3156" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3157" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3158" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3159" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3160" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3161" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3162" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3163" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3164" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3165" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3166" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3167" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3168" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3169" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3170" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3171" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3172" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3173" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3174" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3175" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3176" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3177" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3178" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3179" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3180" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3181" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3182" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3183" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3184" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3185" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3186" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3187" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3188" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3189" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3190" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3191" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3192" st_id="22" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3193" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3194" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3195" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3196" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3197" st_id="22" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3198" st_id="22" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3199" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3200" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3201" st_id="22" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="3202" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3203" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3204" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3205" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3206" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3207" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3208" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3209" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3210" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3211" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3212" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3213" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3214" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3215" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3216" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3217" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3218" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3219" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3220" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3221" st_id="23" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3222" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3223" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3224" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3225" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3226" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3227" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3228" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3229" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3230" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3231" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3232" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3233" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3234" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3235" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3236" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3237" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3238" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3239" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3240" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3241" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3242" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3243" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3244" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3245" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3246" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3247" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3248" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3249" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3250" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3251" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3252" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3253" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3254" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3255" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3256" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3257" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3258" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3259" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3260" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3261" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3262" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3263" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3264" st_id="23" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3265" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3266" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3267" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3268" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3269" st_id="23" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3270" st_id="23" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3271" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3272" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3273" st_id="23" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="3274" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3275" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3276" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3277" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3278" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3279" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3280" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3281" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3282" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3283" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3284" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3285" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3286" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3287" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3288" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3289" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3290" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3291" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3292" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3293" st_id="24" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3294" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3295" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3296" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3297" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3298" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3299" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3300" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3301" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3302" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3303" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3304" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3305" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3306" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3307" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3308" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3309" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3310" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3311" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3312" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3313" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3314" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3315" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3316" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3317" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3318" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3319" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3320" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3321" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3322" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3323" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3324" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3325" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3326" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3327" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3328" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3329" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3330" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3331" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3332" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3333" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3334" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3335" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3336" st_id="24" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3337" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3338" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3339" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3340" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3341" st_id="24" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3342" st_id="24" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3343" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3344" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3345" st_id="24" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="3346" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3347" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3348" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3349" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3350" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3351" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3352" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3353" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3354" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3355" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3356" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3357" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3358" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3359" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3360" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3361" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3362" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3363" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3364" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3365" st_id="25" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3366" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3367" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3368" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3369" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3370" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3371" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3372" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3373" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3374" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3375" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3376" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3377" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3378" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3379" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3380" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3381" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3382" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3383" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3384" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3385" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3386" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3387" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3388" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3389" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3390" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3391" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3392" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3393" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3394" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3395" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3396" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3397" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3398" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3399" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3400" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3401" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3402" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3403" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3404" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3405" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3406" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3407" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3408" st_id="25" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3409" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3410" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3411" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3412" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3413" st_id="25" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3414" st_id="25" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3415" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3416" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3417" st_id="25" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="3418" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3419" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3420" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3421" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3422" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3423" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3424" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3425" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3426" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3427" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3428" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3429" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3430" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3431" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3432" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3433" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3434" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3435" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3436" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3437" st_id="26" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3438" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3439" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3440" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3441" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3442" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3443" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3444" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3445" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3446" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3447" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3448" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3449" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3450" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3451" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3452" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3453" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3454" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3455" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3456" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3457" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3458" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3459" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3460" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3461" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3462" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3463" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3464" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3465" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3466" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3467" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3468" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3469" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3470" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3471" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3472" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3473" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3474" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3475" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3476" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3477" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3478" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3479" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3480" st_id="26" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3481" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3482" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3483" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3484" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3485" st_id="26" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3486" st_id="26" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3487" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3488" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3489" st_id="26" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="3490" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:34  %tmp_39_0_1 = fdiv double -1.000000e+00, %p_0_i_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="3491" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:117  %tmp_39_0_2 = fdiv double -1.000000e+00, %p_0_i_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="3492" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:209  %tmp_39_0_3 = fdiv double -1.000000e+00, %p_0_i_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3493" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:301  %tmp_39_0_4 = fdiv double -1.000000e+00, %p_0_i_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3494" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:393  %tmp_39_0_5 = fdiv double -1.000000e+00, %p_0_i_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3495" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3496" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3497" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3498" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3499" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:843  %tmp_39_1_2 = fdiv double -1.000000e+00, %p_0_i_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="3500" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:932  %tmp_39_1_3 = fdiv double -1.000000e+00, %p_0_i_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3501" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1021  %tmp_39_1_4 = fdiv double -1.000000e+00, %p_0_i_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3502" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1110  %tmp_39_1_5 = fdiv double -1.000000e+00, %p_0_i_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3503" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3504" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3505" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3506" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3507" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1551  %tmp_39_2_1 = fdiv double -1.000000e+00, %p_0_i_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="3508" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1640  %tmp_39_2_3 = fdiv double -1.000000e+00, %p_0_i_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3509" st_id="27" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1729  %tmp_39_2_4 = fdiv double -1.000000e+00, %p_0_i_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3510" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3511" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3512" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3513" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3514" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3515" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3516" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3517" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3518" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3519" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3520" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3521" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3522" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3523" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3524" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3525" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3526" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3527" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3528" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3529" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3530" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3531" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3532" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3533" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3534" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3535" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3536" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3537" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3538" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3539" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3540" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3541" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3542" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3543" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3544" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3545" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3546" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3547" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3548" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3549" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3550" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3551" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3552" st_id="27" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3553" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3554" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3555" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3556" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3557" st_id="27" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3558" st_id="27" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3559" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3560" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3561" st_id="27" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="3562" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:35  %prefact_0_1 = fmul double %tmp_39_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="3563" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:118  %prefact_0_2 = fmul double %tmp_39_0_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="3564" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:210  %prefact_0_3 = fmul double %tmp_39_0_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="3565" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:302  %prefact_0_4 = fmul double %tmp_39_0_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="3566" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:394  %prefact_0_5 = fmul double %tmp_39_0_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="3567" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3568" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3569" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3570" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3571" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:844  %prefact_1_2 = fmul double %tmp_39_1_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="3572" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:933  %prefact_1_3 = fmul double %tmp_39_1_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="3573" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1022  %prefact_1_4 = fmul double %tmp_39_1_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="3574" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1111  %prefact_1_5 = fmul double %tmp_39_1_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="3575" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3576" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3577" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3578" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3579" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1552  %prefact_2_1 = fmul double %tmp_39_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="3580" st_id="28" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1641  %prefact_2_3 = fmul double %tmp_39_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="3581" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1818  %tmp_39_2_5 = fdiv double -1.000000e+00, %p_0_i_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3582" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3583" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3584" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3585" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3586" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2259  %tmp_39_3_1 = fdiv double -1.000000e+00, %p_0_i_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="3587" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2348  %tmp_39_3_2 = fdiv double -1.000000e+00, %p_0_i_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3588" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2437  %tmp_39_3_4 = fdiv double -1.000000e+00, %p_0_i_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3589" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2526  %tmp_39_3_5 = fdiv double -1.000000e+00, %p_0_i_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3590" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3591" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3592" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3593" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3594" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2967  %tmp_39_4_1 = fdiv double -1.000000e+00, %p_0_i_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="3595" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3056  %tmp_39_4_2 = fdiv double -1.000000e+00, %p_0_i_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3596" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3145  %tmp_39_4_3 = fdiv double -1.000000e+00, %p_0_i_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3597" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3234  %tmp_39_4_5 = fdiv double -1.000000e+00, %p_0_i_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3598" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3599" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3600" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3601" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3602" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3675  %tmp_39_5_1 = fdiv double -1.000000e+00, %p_0_i_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="3603" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3764  %tmp_39_5_2 = fdiv double -1.000000e+00, %p_0_i_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3604" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3853  %tmp_39_5_3 = fdiv double -1.000000e+00, %p_0_i_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3605" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3606" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3607" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3608" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3609" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3610" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3611" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3612" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3613" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3614" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3615" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3616" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3617" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3618" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3619" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3620" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3621" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3622" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3623" st_id="28" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3624" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3625" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3626" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3627" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3628" st_id="28" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3629" st_id="28" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3630" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3631" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3632" st_id="28" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="3633" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:35  %prefact_0_1 = fmul double %tmp_39_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="3634" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:118  %prefact_0_2 = fmul double %tmp_39_0_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="3635" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:210  %prefact_0_3 = fmul double %tmp_39_0_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="3636" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:302  %prefact_0_4 = fmul double %tmp_39_0_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="3637" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:394  %prefact_0_5 = fmul double %tmp_39_0_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="3638" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3639" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3640" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3641" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3642" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:844  %prefact_1_2 = fmul double %tmp_39_1_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="3643" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:933  %prefact_1_3 = fmul double %tmp_39_1_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="3644" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1022  %prefact_1_4 = fmul double %tmp_39_1_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="3645" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1111  %prefact_1_5 = fmul double %tmp_39_1_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="3646" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3647" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3648" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3649" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3650" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1552  %prefact_2_1 = fmul double %tmp_39_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="3651" st_id="29" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1641  %prefact_2_3 = fmul double %tmp_39_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="3652" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1730  %prefact_2_4 = fmul double %tmp_39_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="3653" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1819  %prefact_2_5 = fmul double %tmp_39_2_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="3654" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3655" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3656" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3657" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3658" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2260  %prefact_3_1 = fmul double %tmp_39_3_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="3659" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2349  %prefact_3_2 = fmul double %tmp_39_3_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="3660" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2438  %prefact_3_4 = fmul double %tmp_39_3_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="3661" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2527  %prefact_3_5 = fmul double %tmp_39_3_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="3662" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3663" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3664" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3665" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3666" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2968  %prefact_4_1 = fmul double %tmp_39_4_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="3667" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3057  %prefact_4_2 = fmul double %tmp_39_4_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="3668" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3146  %prefact_4_3 = fmul double %tmp_39_4_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="3669" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3235  %prefact_4_5 = fmul double %tmp_39_4_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="3670" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3671" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3672" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3673" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3674" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3676  %prefact_5_1 = fmul double %tmp_39_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="3675" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3942  %tmp_39_5_4 = fdiv double -1.000000e+00, %p_0_i_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3676" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3677" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3678" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3679" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3680" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4383  %tmp_39_6_1 = fdiv double -1.000000e+00, %p_0_i_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="3681" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4472  %tmp_39_6_2 = fdiv double -1.000000e+00, %p_0_i_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3682" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4561  %tmp_39_6_3 = fdiv double -1.000000e+00, %p_0_i_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3683" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4650  %tmp_39_6_4 = fdiv double -1.000000e+00, %p_0_i_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3684" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3685" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3686" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3687" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3688" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5091  %tmp_39_7_1 = fdiv double -1.000000e+00, %p_0_i_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="3689" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5180  %tmp_39_7_2 = fdiv double -1.000000e+00, %p_0_i_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3690" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5269  %tmp_39_7_3 = fdiv double -1.000000e+00, %p_0_i_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3691" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5358  %tmp_39_7_4 = fdiv double -1.000000e+00, %p_0_i_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3692" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3693" st_id="29" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3694" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3695" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3696" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5799  %tmp_39_8_1 = fdiv double -1.000000e+00, %p_0_i_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="3697" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5888  %tmp_39_8_2 = fdiv double -1.000000e+00, %p_0_i_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3698" st_id="29" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5977  %tmp_39_8_3 = fdiv double -1.000000e+00, %p_0_i_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3699" st_id="29" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3700" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3701" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3702" st_id="29" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="3703" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:35  %prefact_0_1 = fmul double %tmp_39_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="3704" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:118  %prefact_0_2 = fmul double %tmp_39_0_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="3705" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:210  %prefact_0_3 = fmul double %tmp_39_0_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="3706" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:302  %prefact_0_4 = fmul double %tmp_39_0_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="3707" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:394  %prefact_0_5 = fmul double %tmp_39_0_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="3708" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:485  %tmp_39_0_6 = fdiv double -1.000000e+00, %p_0_i_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3709" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:577  %tmp_39_0_7 = fdiv double -1.000000e+00, %p_0_i_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="3710" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:669  %tmp_39_0_8 = fdiv double -1.000000e+00, %p_0_i_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="3711" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3712" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:844  %prefact_1_2 = fmul double %tmp_39_1_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="3713" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:933  %prefact_1_3 = fmul double %tmp_39_1_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="3714" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1022  %prefact_1_4 = fmul double %tmp_39_1_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="3715" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1111  %prefact_1_5 = fmul double %tmp_39_1_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="3716" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1199  %tmp_39_1_6 = fdiv double -1.000000e+00, %p_0_i_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3717" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1288  %tmp_39_1_7 = fdiv double -1.000000e+00, %p_0_i_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="3718" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1377  %tmp_39_1_8 = fdiv double -1.000000e+00, %p_0_i_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="3719" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3720" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1552  %prefact_2_1 = fmul double %tmp_39_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="3721" st_id="30" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1641  %prefact_2_3 = fmul double %tmp_39_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="3722" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1730  %prefact_2_4 = fmul double %tmp_39_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="3723" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1819  %prefact_2_5 = fmul double %tmp_39_2_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="3724" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1907  %tmp_39_2_6 = fdiv double -1.000000e+00, %p_0_i_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3725" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1996  %tmp_39_2_7 = fdiv double -1.000000e+00, %p_0_i_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="3726" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2085  %tmp_39_2_8 = fdiv double -1.000000e+00, %p_0_i_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="3727" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3728" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2260  %prefact_3_1 = fmul double %tmp_39_3_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="3729" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2349  %prefact_3_2 = fmul double %tmp_39_3_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="3730" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2438  %prefact_3_4 = fmul double %tmp_39_3_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="3731" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2527  %prefact_3_5 = fmul double %tmp_39_3_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="3732" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2615  %tmp_39_3_6 = fdiv double -1.000000e+00, %p_0_i_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3733" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2704  %tmp_39_3_7 = fdiv double -1.000000e+00, %p_0_i_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="3734" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3735" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3736" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2968  %prefact_4_1 = fmul double %tmp_39_4_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="3737" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3057  %prefact_4_2 = fmul double %tmp_39_4_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="3738" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3146  %prefact_4_3 = fmul double %tmp_39_4_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="3739" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3235  %prefact_4_5 = fmul double %tmp_39_4_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="3740" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3741" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3742" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3743" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3744" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3676  %prefact_5_1 = fmul double %tmp_39_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="3745" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3765  %prefact_5_2 = fmul double %tmp_39_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="3746" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3854  %prefact_5_3 = fmul double %tmp_39_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="3747" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3943  %prefact_5_4 = fmul double %tmp_39_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="3748" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3749" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3750" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3751" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3752" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4384  %prefact_6_1 = fmul double %tmp_39_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="3753" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4473  %prefact_6_2 = fmul double %tmp_39_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="3754" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4562  %prefact_6_3 = fmul double %tmp_39_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="3755" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4651  %prefact_6_4 = fmul double %tmp_39_6_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="3756" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3757" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3758" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3759" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3760" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5092  %prefact_7_1 = fmul double %tmp_39_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="3761" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5181  %prefact_7_2 = fmul double %tmp_39_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="3762" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5270  %prefact_7_3 = fmul double %tmp_39_7_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="3763" st_id="30" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5359  %prefact_7_4 = fmul double %tmp_39_7_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="3764" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3765" st_id="30" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3766" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3767" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3768" st_id="30" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6066  %tmp_39_8_4 = fdiv double -1.000000e+00, %p_0_i_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3769" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3770" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3771" st_id="30" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="3772" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:35  %prefact_0_1 = fmul double %tmp_39_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="3773" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:118  %prefact_0_2 = fmul double %tmp_39_0_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="3774" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:210  %prefact_0_3 = fmul double %tmp_39_0_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="3775" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:302  %prefact_0_4 = fmul double %tmp_39_0_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="3776" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:394  %prefact_0_5 = fmul double %tmp_39_0_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="3777" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:486  %prefact_0_6 = fmul double %tmp_39_0_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="3778" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:578  %prefact_0_7 = fmul double %tmp_39_0_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="3779" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:670  %prefact_0_8 = fmul double %tmp_39_0_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="3780" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="3781" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:844  %prefact_1_2 = fmul double %tmp_39_1_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="3782" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:933  %prefact_1_3 = fmul double %tmp_39_1_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="3783" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1022  %prefact_1_4 = fmul double %tmp_39_1_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="3784" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1111  %prefact_1_5 = fmul double %tmp_39_1_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="3785" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1200  %prefact_1_6 = fmul double %tmp_39_1_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="3786" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1289  %prefact_1_7 = fmul double %tmp_39_1_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="3787" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1378  %prefact_1_8 = fmul double %tmp_39_1_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="3788" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="3789" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1552  %prefact_2_1 = fmul double %tmp_39_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="3790" st_id="31" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1641  %prefact_2_3 = fmul double %tmp_39_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="3791" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1730  %prefact_2_4 = fmul double %tmp_39_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="3792" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1819  %prefact_2_5 = fmul double %tmp_39_2_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="3793" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1908  %prefact_2_6 = fmul double %tmp_39_2_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="3794" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="3795" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2260  %prefact_3_1 = fmul double %tmp_39_3_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="3796" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2349  %prefact_3_2 = fmul double %tmp_39_3_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="3797" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2438  %prefact_3_4 = fmul double %tmp_39_3_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="3798" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2527  %prefact_3_5 = fmul double %tmp_39_3_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="3799" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2793  %tmp_39_3_8 = fdiv double -1.000000e+00, %p_0_i_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="3800" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="3801" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2968  %prefact_4_1 = fmul double %tmp_39_4_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="3802" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3057  %prefact_4_2 = fmul double %tmp_39_4_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="3803" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3146  %prefact_4_3 = fmul double %tmp_39_4_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="3804" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3235  %prefact_4_5 = fmul double %tmp_39_4_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="3805" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3323  %tmp_39_4_6 = fdiv double -1.000000e+00, %p_0_i_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3806" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3412  %tmp_39_4_7 = fdiv double -1.000000e+00, %p_0_i_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="3807" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3501  %tmp_39_4_8 = fdiv double -1.000000e+00, %p_0_i_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="3808" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="3809" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3676  %prefact_5_1 = fmul double %tmp_39_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="3810" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3765  %prefact_5_2 = fmul double %tmp_39_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="3811" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3854  %prefact_5_3 = fmul double %tmp_39_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="3812" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3943  %prefact_5_4 = fmul double %tmp_39_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="3813" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4031  %tmp_39_5_6 = fdiv double -1.000000e+00, %p_0_i_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3814" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4120  %tmp_39_5_7 = fdiv double -1.000000e+00, %p_0_i_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="3815" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4209  %tmp_39_5_8 = fdiv double -1.000000e+00, %p_0_i_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="3816" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="3817" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4384  %prefact_6_1 = fmul double %tmp_39_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="3818" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4473  %prefact_6_2 = fmul double %tmp_39_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="3819" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4562  %prefact_6_3 = fmul double %tmp_39_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="3820" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4651  %prefact_6_4 = fmul double %tmp_39_6_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="3821" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4739  %tmp_39_6_5 = fdiv double -1.000000e+00, %p_0_i_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3822" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4828  %tmp_39_6_7 = fdiv double -1.000000e+00, %p_0_i_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="3823" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4917  %tmp_39_6_8 = fdiv double -1.000000e+00, %p_0_i_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="3824" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="3825" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5092  %prefact_7_1 = fmul double %tmp_39_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="3826" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5181  %prefact_7_2 = fmul double %tmp_39_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="3827" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5270  %prefact_7_3 = fmul double %tmp_39_7_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="3828" st_id="31" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5359  %prefact_7_4 = fmul double %tmp_39_7_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="3829" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5447  %tmp_39_7_5 = fdiv double -1.000000e+00, %p_0_i_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3830" st_id="31" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5536  %tmp_39_7_6 = fdiv double -1.000000e+00, %p_0_i_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="3831" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="3832" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="3833" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5800  %prefact_8_1 = fmul double %tmp_39_8_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="3834" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5889  %prefact_8_2 = fmul double %tmp_39_8_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="3835" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5978  %prefact_8_3 = fmul double %tmp_39_8_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="3836" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6067  %prefact_8_4 = fmul double %tmp_39_8_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="3837" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3838" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="3839" st_id="31" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="3840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:36  %ireg_V_0_1 = bitcast double %prefact_0_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_1"/></StgValue>
</operation>

<operation id="3841" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:37  %tmp_586 = trunc i64 %ireg_V_0_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="3842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:38  %tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="3843" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:39  %p_Result_40_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_1"/></StgValue>
</operation>

<operation id="3844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:40  %tmp_42_0_1 = zext i11 %p_Result_40_0_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_1"/></StgValue>
</operation>

<operation id="3845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:41  %tmp_588 = trunc i64 %ireg_V_0_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="3846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:42  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_588)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3847" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:43  %p_Result_45_0_1 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_1"/></StgValue>
</operation>

<operation id="3848" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:44  %man_V_1_0_1 = sub i54 0, %p_Result_45_0_1

]]></Node>
<StgValue><ssdm name="man_V_1_0_1"/></StgValue>
</operation>

<operation id="3849" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:45  %man_V_2_0_1 = select i1 %tmp_587, i54 %man_V_1_0_1, i54 %p_Result_45_0_1

]]></Node>
<StgValue><ssdm name="man_V_2_0_1"/></StgValue>
</operation>

<operation id="3850" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:46  %tmp_44_0_1 = icmp eq i63 %tmp_586, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="3851" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:47  %F2_0_1 = sub i12 1075, %tmp_42_0_1

]]></Node>
<StgValue><ssdm name="F2_0_1"/></StgValue>
</operation>

<operation id="3852" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:48  %tmp_46_0_1 = icmp sgt i12 %F2_0_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_1"/></StgValue>
</operation>

<operation id="3853" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:49  %tmp_47_0_1 = add i12 -14, %F2_0_1

]]></Node>
<StgValue><ssdm name="tmp_47_0_1"/></StgValue>
</operation>

<operation id="3854" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:50  %tmp_48_0_1 = sub i12 14, %F2_0_1

]]></Node>
<StgValue><ssdm name="tmp_48_0_1"/></StgValue>
</operation>

<operation id="3855" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:51  %sh_amt_0_1 = select i1 %tmp_46_0_1, i12 %tmp_47_0_1, i12 %tmp_48_0_1

]]></Node>
<StgValue><ssdm name="sh_amt_0_1"/></StgValue>
</operation>

<operation id="3856" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:52  %sh_amt_0_1_cast = sext i12 %sh_amt_0_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_1_cast"/></StgValue>
</operation>

<operation id="3857" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:53  %tmp_49_0_1 = icmp eq i12 %F2_0_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_1"/></StgValue>
</operation>

<operation id="3858" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:54  %tmp_589 = trunc i54 %man_V_2_0_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="3859" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:55  %tmp_51_0_1 = icmp ult i12 %sh_amt_0_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_1"/></StgValue>
</operation>

<operation id="3860" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:56  %tmp_53_0_1 = icmp ult i12 %sh_amt_0_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_1"/></StgValue>
</operation>

<operation id="3861" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:57  %tmp_54_0_1 = zext i32 %sh_amt_0_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_1"/></StgValue>
</operation>

<operation id="3862" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:58  %tmp_55_0_1 = ashr i54 %man_V_2_0_1, %tmp_54_0_1

]]></Node>
<StgValue><ssdm name="tmp_55_0_1"/></StgValue>
</operation>

<operation id="3863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:59  %tmp_590 = trunc i54 %tmp_55_0_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="3864" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:60  %storemerge_0_1 = select i1 %tmp_587, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_1"/></StgValue>
</operation>

<operation id="3865" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:61  %tmp_57_0_1 = sext i27 %tmp_589 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_1"/></StgValue>
</operation>

<operation id="3866" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:62  %tmp_58_0_1 = shl i32 %tmp_57_0_1, %sh_amt_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_1"/></StgValue>
</operation>

<operation id="3867" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:63  %tmp_591 = trunc i32 %tmp_58_0_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="3868" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:64  %sel_tmp1 = xor i1 %tmp_44_0_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="3869" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:65  %sel_tmp2 = and i1 %tmp_49_0_1, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="3870" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:66  %sel_tmp6_demorgan = or i1 %tmp_44_0_1, %tmp_49_0_1

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="3871" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:67  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="3872" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:68  %sel_tmp7 = and i1 %tmp_46_0_1, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="3873" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:69  %sel_tmp8 = xor i1 %tmp_51_0_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="3874" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:70  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="3875" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:71  %sel_tmp = and i1 %sel_tmp7, %tmp_51_0_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="3876" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:72  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_46_0_1

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="3877" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:73  %sel_tmp3 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="3878" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:74  %sel_tmp4 = and i1 %tmp_53_0_1, %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="3879" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:75  %newSel = select i1 %sel_tmp4, i27 %tmp_591, i27 %tmp_590

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="3880" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:76  %or_cond = or i1 %sel_tmp4, %sel_tmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="3881" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:77  %newSel1 = select i1 %sel_tmp9, i27 %storemerge_0_1, i27 %tmp_589

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="3882" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:78  %or_cond1 = or i1 %sel_tmp9, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="3883" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:79  %newSel2 = select i1 %or_cond, i27 %newSel, i27 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="3884" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:80  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="3885" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:81  %newSel3 = select i1 %or_cond2, i27 %newSel2, i27 0

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="3886" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:119  %ireg_V_0_2 = bitcast double %prefact_0_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_2"/></StgValue>
</operation>

<operation id="3887" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:120  %tmp_594 = trunc i64 %ireg_V_0_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="3888" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:121  %tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="3889" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:122  %p_Result_40_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_2"/></StgValue>
</operation>

<operation id="3890" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:123  %tmp_42_0_2 = zext i11 %p_Result_40_0_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_2"/></StgValue>
</operation>

<operation id="3891" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:124  %tmp_596 = trunc i64 %ireg_V_0_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="3892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:125  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_596)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="3893" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:126  %p_Result_45_0_2 = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_2"/></StgValue>
</operation>

<operation id="3894" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:127  %man_V_1_0_2 = sub i54 0, %p_Result_45_0_2

]]></Node>
<StgValue><ssdm name="man_V_1_0_2"/></StgValue>
</operation>

<operation id="3895" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:128  %man_V_2_0_2 = select i1 %tmp_595, i54 %man_V_1_0_2, i54 %p_Result_45_0_2

]]></Node>
<StgValue><ssdm name="man_V_2_0_2"/></StgValue>
</operation>

<operation id="3896" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:129  %tmp_44_0_2 = icmp eq i63 %tmp_594, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="3897" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:130  %F2_0_2 = sub i12 1075, %tmp_42_0_2

]]></Node>
<StgValue><ssdm name="F2_0_2"/></StgValue>
</operation>

<operation id="3898" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:131  %tmp_46_0_2 = icmp sgt i12 %F2_0_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_2"/></StgValue>
</operation>

<operation id="3899" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:132  %tmp_47_0_2 = add i12 -14, %F2_0_2

]]></Node>
<StgValue><ssdm name="tmp_47_0_2"/></StgValue>
</operation>

<operation id="3900" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:133  %tmp_48_0_2 = sub i12 14, %F2_0_2

]]></Node>
<StgValue><ssdm name="tmp_48_0_2"/></StgValue>
</operation>

<operation id="3901" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:134  %sh_amt_0_2 = select i1 %tmp_46_0_2, i12 %tmp_47_0_2, i12 %tmp_48_0_2

]]></Node>
<StgValue><ssdm name="sh_amt_0_2"/></StgValue>
</operation>

<operation id="3902" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:135  %sh_amt_0_2_cast = sext i12 %sh_amt_0_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_2_cast"/></StgValue>
</operation>

<operation id="3903" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:136  %tmp_49_0_2 = icmp eq i12 %F2_0_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_2"/></StgValue>
</operation>

<operation id="3904" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:137  %tmp_597 = trunc i54 %man_V_2_0_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="3905" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:138  %tmp_51_0_2 = icmp ult i12 %sh_amt_0_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_2"/></StgValue>
</operation>

<operation id="3906" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:139  %tmp_53_0_2 = icmp ult i12 %sh_amt_0_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_2"/></StgValue>
</operation>

<operation id="3907" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:140  %tmp_54_0_2 = zext i32 %sh_amt_0_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_2"/></StgValue>
</operation>

<operation id="3908" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:141  %tmp_55_0_2 = ashr i54 %man_V_2_0_2, %tmp_54_0_2

]]></Node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="3909" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:142  %tmp_598 = trunc i54 %tmp_55_0_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="3910" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:143  %storemerge_0_2 = select i1 %tmp_595, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_2"/></StgValue>
</operation>

<operation id="3911" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:144  %tmp_57_0_2 = sext i27 %tmp_597 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_2"/></StgValue>
</operation>

<operation id="3912" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:145  %tmp_58_0_2 = shl i32 %tmp_57_0_2, %sh_amt_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_2"/></StgValue>
</operation>

<operation id="3913" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:146  %tmp_599 = trunc i32 %tmp_58_0_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="3914" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:147  %sel_tmp5 = xor i1 %tmp_44_0_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="3915" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:148  %sel_tmp10 = and i1 %tmp_49_0_2, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="3916" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:149  %sel_tmp31_demorgan = or i1 %tmp_44_0_2, %tmp_49_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp31_demorgan"/></StgValue>
</operation>

<operation id="3917" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:150  %sel_tmp11 = xor i1 %sel_tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="3918" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:151  %sel_tmp12 = and i1 %tmp_46_0_2, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="3919" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:152  %sel_tmp13 = xor i1 %tmp_51_0_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="3920" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:153  %sel_tmp14 = and i1 %sel_tmp12, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="3921" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:154  %sel_tmp15 = and i1 %sel_tmp12, %tmp_51_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="3922" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:155  %sel_tmp46_demorgan = or i1 %sel_tmp31_demorgan, %tmp_46_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp46_demorgan"/></StgValue>
</operation>

<operation id="3923" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:156  %sel_tmp16 = xor i1 %sel_tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="3924" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:157  %sel_tmp17 = and i1 %tmp_53_0_2, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="3925" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:158  %newSel4 = select i1 %sel_tmp17, i27 %tmp_599, i27 %tmp_598

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="3926" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:159  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="3927" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:160  %newSel5 = select i1 %sel_tmp14, i27 %storemerge_0_2, i27 %tmp_597

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="3928" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:161  %or_cond4 = or i1 %sel_tmp14, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="3929" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:162  %newSel6 = select i1 %or_cond3, i27 %newSel4, i27 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="3930" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:163  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="3931" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:164  %newSel7 = select i1 %or_cond5, i27 %newSel6, i27 0

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="3932" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:211  %ireg_V_0_3 = bitcast double %prefact_0_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_3"/></StgValue>
</operation>

<operation id="3933" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:212  %tmp_602 = trunc i64 %ireg_V_0_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="3934" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:213  %tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="3935" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:214  %p_Result_40_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_3"/></StgValue>
</operation>

<operation id="3936" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:215  %tmp_42_0_3 = zext i11 %p_Result_40_0_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_3"/></StgValue>
</operation>

<operation id="3937" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:216  %tmp_604 = trunc i64 %ireg_V_0_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="3938" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:217  %tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_604)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3939" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:218  %p_Result_45_0_3 = zext i53 %tmp_14 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_3"/></StgValue>
</operation>

<operation id="3940" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:219  %man_V_1_0_3 = sub i54 0, %p_Result_45_0_3

]]></Node>
<StgValue><ssdm name="man_V_1_0_3"/></StgValue>
</operation>

<operation id="3941" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:220  %man_V_2_0_3 = select i1 %tmp_603, i54 %man_V_1_0_3, i54 %p_Result_45_0_3

]]></Node>
<StgValue><ssdm name="man_V_2_0_3"/></StgValue>
</operation>

<operation id="3942" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:221  %tmp_44_0_3 = icmp eq i63 %tmp_602, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="3943" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:222  %F2_0_3 = sub i12 1075, %tmp_42_0_3

]]></Node>
<StgValue><ssdm name="F2_0_3"/></StgValue>
</operation>

<operation id="3944" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:223  %tmp_46_0_3 = icmp sgt i12 %F2_0_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_3"/></StgValue>
</operation>

<operation id="3945" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:224  %tmp_47_0_3 = add i12 -14, %F2_0_3

]]></Node>
<StgValue><ssdm name="tmp_47_0_3"/></StgValue>
</operation>

<operation id="3946" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:225  %tmp_48_0_3 = sub i12 14, %F2_0_3

]]></Node>
<StgValue><ssdm name="tmp_48_0_3"/></StgValue>
</operation>

<operation id="3947" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:226  %sh_amt_0_3 = select i1 %tmp_46_0_3, i12 %tmp_47_0_3, i12 %tmp_48_0_3

]]></Node>
<StgValue><ssdm name="sh_amt_0_3"/></StgValue>
</operation>

<operation id="3948" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:227  %sh_amt_0_3_cast = sext i12 %sh_amt_0_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_3_cast"/></StgValue>
</operation>

<operation id="3949" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:228  %tmp_49_0_3 = icmp eq i12 %F2_0_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_3"/></StgValue>
</operation>

<operation id="3950" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:229  %tmp_605 = trunc i54 %man_V_2_0_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="3951" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:230  %tmp_51_0_3 = icmp ult i12 %sh_amt_0_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_3"/></StgValue>
</operation>

<operation id="3952" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:231  %tmp_53_0_3 = icmp ult i12 %sh_amt_0_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_3"/></StgValue>
</operation>

<operation id="3953" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:232  %tmp_54_0_3 = zext i32 %sh_amt_0_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_3"/></StgValue>
</operation>

<operation id="3954" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:233  %tmp_55_0_3 = ashr i54 %man_V_2_0_3, %tmp_54_0_3

]]></Node>
<StgValue><ssdm name="tmp_55_0_3"/></StgValue>
</operation>

<operation id="3955" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:234  %tmp_606 = trunc i54 %tmp_55_0_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="3956" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:235  %storemerge_0_3 = select i1 %tmp_603, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_3"/></StgValue>
</operation>

<operation id="3957" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:236  %tmp_57_0_3 = sext i27 %tmp_605 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_3"/></StgValue>
</operation>

<operation id="3958" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:237  %tmp_58_0_3 = shl i32 %tmp_57_0_3, %sh_amt_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_3"/></StgValue>
</operation>

<operation id="3959" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:238  %tmp_607 = trunc i32 %tmp_58_0_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="3960" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:239  %sel_tmp18 = xor i1 %tmp_44_0_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="3961" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:240  %sel_tmp19 = and i1 %tmp_49_0_3, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="3962" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:241  %sel_tmp56_demorgan = or i1 %tmp_44_0_3, %tmp_49_0_3

]]></Node>
<StgValue><ssdm name="sel_tmp56_demorgan"/></StgValue>
</operation>

<operation id="3963" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:242  %sel_tmp20 = xor i1 %sel_tmp56_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="3964" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:243  %sel_tmp21 = and i1 %tmp_46_0_3, %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="3965" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:244  %sel_tmp22 = xor i1 %tmp_51_0_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="3966" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:245  %sel_tmp23 = and i1 %sel_tmp21, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="3967" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:246  %sel_tmp24 = and i1 %sel_tmp21, %tmp_51_0_3

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="3968" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:247  %sel_tmp71_demorgan = or i1 %sel_tmp56_demorgan, %tmp_46_0_3

]]></Node>
<StgValue><ssdm name="sel_tmp71_demorgan"/></StgValue>
</operation>

<operation id="3969" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:248  %sel_tmp25 = xor i1 %sel_tmp71_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="3970" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:249  %sel_tmp26 = and i1 %tmp_53_0_3, %sel_tmp25

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="3971" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:250  %newSel8 = select i1 %sel_tmp26, i27 %tmp_607, i27 %tmp_606

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="3972" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:251  %or_cond6 = or i1 %sel_tmp26, %sel_tmp24

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="3973" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:252  %newSel9 = select i1 %sel_tmp23, i27 %storemerge_0_3, i27 %tmp_605

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="3974" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:253  %or_cond7 = or i1 %sel_tmp23, %sel_tmp19

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="3975" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:254  %newSel10 = select i1 %or_cond6, i27 %newSel8, i27 %newSel9

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="3976" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:255  %or_cond8 = or i1 %or_cond6, %or_cond7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="3977" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:256  %newSel11 = select i1 %or_cond8, i27 %newSel10, i27 0

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="3978" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:303  %ireg_V_0_4 = bitcast double %prefact_0_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_4"/></StgValue>
</operation>

<operation id="3979" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:304  %tmp_610 = trunc i64 %ireg_V_0_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="3980" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:305  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="3981" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:306  %p_Result_40_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_4"/></StgValue>
</operation>

<operation id="3982" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:307  %tmp_42_0_4 = zext i11 %p_Result_40_0_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_4"/></StgValue>
</operation>

<operation id="3983" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:308  %tmp_612 = trunc i64 %ireg_V_0_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="3984" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:309  %tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_612)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="3985" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:310  %p_Result_45_0_4 = zext i53 %tmp_23 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_4"/></StgValue>
</operation>

<operation id="3986" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:311  %man_V_1_0_4 = sub i54 0, %p_Result_45_0_4

]]></Node>
<StgValue><ssdm name="man_V_1_0_4"/></StgValue>
</operation>

<operation id="3987" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:312  %man_V_2_0_4 = select i1 %tmp_611, i54 %man_V_1_0_4, i54 %p_Result_45_0_4

]]></Node>
<StgValue><ssdm name="man_V_2_0_4"/></StgValue>
</operation>

<operation id="3988" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:313  %tmp_44_0_4 = icmp eq i63 %tmp_610, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="3989" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:314  %F2_0_4 = sub i12 1075, %tmp_42_0_4

]]></Node>
<StgValue><ssdm name="F2_0_4"/></StgValue>
</operation>

<operation id="3990" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:315  %tmp_46_0_4 = icmp sgt i12 %F2_0_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_4"/></StgValue>
</operation>

<operation id="3991" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:316  %tmp_47_0_4 = add i12 -14, %F2_0_4

]]></Node>
<StgValue><ssdm name="tmp_47_0_4"/></StgValue>
</operation>

<operation id="3992" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:317  %tmp_48_0_4 = sub i12 14, %F2_0_4

]]></Node>
<StgValue><ssdm name="tmp_48_0_4"/></StgValue>
</operation>

<operation id="3993" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:318  %sh_amt_0_4 = select i1 %tmp_46_0_4, i12 %tmp_47_0_4, i12 %tmp_48_0_4

]]></Node>
<StgValue><ssdm name="sh_amt_0_4"/></StgValue>
</operation>

<operation id="3994" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:319  %sh_amt_0_4_cast = sext i12 %sh_amt_0_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_4_cast"/></StgValue>
</operation>

<operation id="3995" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:320  %tmp_49_0_4 = icmp eq i12 %F2_0_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_4"/></StgValue>
</operation>

<operation id="3996" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:321  %tmp_613 = trunc i54 %man_V_2_0_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="3997" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:322  %tmp_51_0_4 = icmp ult i12 %sh_amt_0_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_4"/></StgValue>
</operation>

<operation id="3998" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:323  %tmp_53_0_4 = icmp ult i12 %sh_amt_0_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_4"/></StgValue>
</operation>

<operation id="3999" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:324  %tmp_54_0_4 = zext i32 %sh_amt_0_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_4"/></StgValue>
</operation>

<operation id="4000" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:325  %tmp_55_0_4 = ashr i54 %man_V_2_0_4, %tmp_54_0_4

]]></Node>
<StgValue><ssdm name="tmp_55_0_4"/></StgValue>
</operation>

<operation id="4001" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:326  %tmp_614 = trunc i54 %tmp_55_0_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="4002" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:327  %storemerge_0_4 = select i1 %tmp_611, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_4"/></StgValue>
</operation>

<operation id="4003" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:328  %tmp_57_0_4 = sext i27 %tmp_613 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_4"/></StgValue>
</operation>

<operation id="4004" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:329  %tmp_58_0_4 = shl i32 %tmp_57_0_4, %sh_amt_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_4"/></StgValue>
</operation>

<operation id="4005" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:330  %tmp_615 = trunc i32 %tmp_58_0_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="4006" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:331  %sel_tmp27 = xor i1 %tmp_44_0_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="4007" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:332  %sel_tmp28 = and i1 %tmp_49_0_4, %sel_tmp27

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="4008" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:333  %sel_tmp81_demorgan = or i1 %tmp_44_0_4, %tmp_49_0_4

]]></Node>
<StgValue><ssdm name="sel_tmp81_demorgan"/></StgValue>
</operation>

<operation id="4009" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:334  %sel_tmp29 = xor i1 %sel_tmp81_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="4010" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:335  %sel_tmp30 = and i1 %tmp_46_0_4, %sel_tmp29

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="4011" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:336  %sel_tmp31 = xor i1 %tmp_51_0_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="4012" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:337  %sel_tmp32 = and i1 %sel_tmp30, %sel_tmp31

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="4013" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:338  %sel_tmp33 = and i1 %sel_tmp30, %tmp_51_0_4

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="4014" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:339  %sel_tmp96_demorgan = or i1 %sel_tmp81_demorgan, %tmp_46_0_4

]]></Node>
<StgValue><ssdm name="sel_tmp96_demorgan"/></StgValue>
</operation>

<operation id="4015" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:340  %sel_tmp34 = xor i1 %sel_tmp96_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="4016" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:341  %sel_tmp35 = and i1 %tmp_53_0_4, %sel_tmp34

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="4017" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:342  %newSel12 = select i1 %sel_tmp35, i27 %tmp_615, i27 %tmp_614

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="4018" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:343  %or_cond9 = or i1 %sel_tmp35, %sel_tmp33

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="4019" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:344  %newSel13 = select i1 %sel_tmp32, i27 %storemerge_0_4, i27 %tmp_613

]]></Node>
<StgValue><ssdm name="newSel13"/></StgValue>
</operation>

<operation id="4020" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:345  %or_cond10 = or i1 %sel_tmp32, %sel_tmp28

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="4021" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:346  %newSel14 = select i1 %or_cond9, i27 %newSel12, i27 %newSel13

]]></Node>
<StgValue><ssdm name="newSel14"/></StgValue>
</operation>

<operation id="4022" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:347  %or_cond11 = or i1 %or_cond9, %or_cond10

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="4023" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:348  %newSel15 = select i1 %or_cond11, i27 %newSel14, i27 0

]]></Node>
<StgValue><ssdm name="newSel15"/></StgValue>
</operation>

<operation id="4024" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:395  %ireg_V_0_5 = bitcast double %prefact_0_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_5"/></StgValue>
</operation>

<operation id="4025" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:396  %tmp_618 = trunc i64 %ireg_V_0_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="4026" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:397  %tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="4027" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:398  %p_Result_40_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_5"/></StgValue>
</operation>

<operation id="4028" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:399  %tmp_42_0_5 = zext i11 %p_Result_40_0_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_5"/></StgValue>
</operation>

<operation id="4029" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:400  %tmp_620 = trunc i64 %ireg_V_0_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="4030" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:401  %tmp_32 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_620)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="4031" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:402  %p_Result_45_0_5 = zext i53 %tmp_32 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_5"/></StgValue>
</operation>

<operation id="4032" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:403  %man_V_1_0_5 = sub i54 0, %p_Result_45_0_5

]]></Node>
<StgValue><ssdm name="man_V_1_0_5"/></StgValue>
</operation>

<operation id="4033" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:404  %man_V_2_0_5 = select i1 %tmp_619, i54 %man_V_1_0_5, i54 %p_Result_45_0_5

]]></Node>
<StgValue><ssdm name="man_V_2_0_5"/></StgValue>
</operation>

<operation id="4034" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:405  %tmp_44_0_5 = icmp eq i63 %tmp_618, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="4035" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:406  %F2_0_5 = sub i12 1075, %tmp_42_0_5

]]></Node>
<StgValue><ssdm name="F2_0_5"/></StgValue>
</operation>

<operation id="4036" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:407  %tmp_46_0_5 = icmp sgt i12 %F2_0_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_5"/></StgValue>
</operation>

<operation id="4037" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:408  %tmp_47_0_5 = add i12 -14, %F2_0_5

]]></Node>
<StgValue><ssdm name="tmp_47_0_5"/></StgValue>
</operation>

<operation id="4038" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:409  %tmp_48_0_5 = sub i12 14, %F2_0_5

]]></Node>
<StgValue><ssdm name="tmp_48_0_5"/></StgValue>
</operation>

<operation id="4039" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:410  %sh_amt_0_5 = select i1 %tmp_46_0_5, i12 %tmp_47_0_5, i12 %tmp_48_0_5

]]></Node>
<StgValue><ssdm name="sh_amt_0_5"/></StgValue>
</operation>

<operation id="4040" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:411  %sh_amt_0_5_cast = sext i12 %sh_amt_0_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_5_cast"/></StgValue>
</operation>

<operation id="4041" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:412  %tmp_49_0_5 = icmp eq i12 %F2_0_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_5"/></StgValue>
</operation>

<operation id="4042" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:413  %tmp_621 = trunc i54 %man_V_2_0_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="4043" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:414  %tmp_51_0_5 = icmp ult i12 %sh_amt_0_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_5"/></StgValue>
</operation>

<operation id="4044" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:415  %tmp_53_0_5 = icmp ult i12 %sh_amt_0_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_5"/></StgValue>
</operation>

<operation id="4045" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:416  %tmp_54_0_5 = zext i32 %sh_amt_0_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_5"/></StgValue>
</operation>

<operation id="4046" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:417  %tmp_55_0_5 = ashr i54 %man_V_2_0_5, %tmp_54_0_5

]]></Node>
<StgValue><ssdm name="tmp_55_0_5"/></StgValue>
</operation>

<operation id="4047" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:418  %tmp_622 = trunc i54 %tmp_55_0_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="4048" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:419  %storemerge_0_5 = select i1 %tmp_619, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_5"/></StgValue>
</operation>

<operation id="4049" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:420  %tmp_57_0_5 = sext i27 %tmp_621 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_5"/></StgValue>
</operation>

<operation id="4050" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:421  %tmp_58_0_5 = shl i32 %tmp_57_0_5, %sh_amt_0_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_5"/></StgValue>
</operation>

<operation id="4051" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:422  %tmp_623 = trunc i32 %tmp_58_0_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="4052" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:423  %sel_tmp36 = xor i1 %tmp_44_0_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="4053" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:424  %sel_tmp37 = and i1 %tmp_49_0_5, %sel_tmp36

]]></Node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="4054" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:425  %sel_tmp106_demorgan = or i1 %tmp_44_0_5, %tmp_49_0_5

]]></Node>
<StgValue><ssdm name="sel_tmp106_demorgan"/></StgValue>
</operation>

<operation id="4055" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:426  %sel_tmp38 = xor i1 %sel_tmp106_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="4056" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:427  %sel_tmp39 = and i1 %tmp_46_0_5, %sel_tmp38

]]></Node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="4057" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:428  %sel_tmp40 = xor i1 %tmp_51_0_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="4058" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:429  %sel_tmp41 = and i1 %sel_tmp39, %sel_tmp40

]]></Node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="4059" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:430  %sel_tmp42 = and i1 %sel_tmp39, %tmp_51_0_5

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="4060" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:431  %sel_tmp121_demorgan = or i1 %sel_tmp106_demorgan, %tmp_46_0_5

]]></Node>
<StgValue><ssdm name="sel_tmp121_demorgan"/></StgValue>
</operation>

<operation id="4061" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:432  %sel_tmp43 = xor i1 %sel_tmp121_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="4062" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:433  %sel_tmp44 = and i1 %tmp_53_0_5, %sel_tmp43

]]></Node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="4063" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:434  %newSel16 = select i1 %sel_tmp44, i27 %tmp_623, i27 %tmp_622

]]></Node>
<StgValue><ssdm name="newSel16"/></StgValue>
</operation>

<operation id="4064" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:435  %or_cond12 = or i1 %sel_tmp44, %sel_tmp42

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="4065" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:436  %newSel17 = select i1 %sel_tmp41, i27 %storemerge_0_5, i27 %tmp_621

]]></Node>
<StgValue><ssdm name="newSel17"/></StgValue>
</operation>

<operation id="4066" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:437  %or_cond13 = or i1 %sel_tmp41, %sel_tmp37

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="4067" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:438  %newSel18 = select i1 %or_cond12, i27 %newSel16, i27 %newSel17

]]></Node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="4068" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:439  %or_cond14 = or i1 %or_cond12, %or_cond13

]]></Node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="4069" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:440  %newSel19 = select i1 %or_cond14, i27 %newSel18, i27 0

]]></Node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>

<operation id="4070" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:486  %prefact_0_6 = fmul double %tmp_39_0_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="4071" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:578  %prefact_0_7 = fmul double %tmp_39_0_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="4072" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:670  %prefact_0_8 = fmul double %tmp_39_0_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="4073" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:764  %tmp_39_1 = fdiv double -1.000000e+00, %p_0_i_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="4074" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:845  %ireg_V_1_2 = bitcast double %prefact_1_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_2"/></StgValue>
</operation>

<operation id="4075" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:846  %tmp_658 = trunc i64 %ireg_V_1_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="4076" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:847  %tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="4077" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:848  %p_Result_40_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_2"/></StgValue>
</operation>

<operation id="4078" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:849  %tmp_42_1_2 = zext i11 %p_Result_40_1_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_2"/></StgValue>
</operation>

<operation id="4079" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:850  %tmp_660 = trunc i64 %ireg_V_1_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="4080" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:851  %tmp_70 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_660)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="4081" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:852  %p_Result_45_1_2 = zext i53 %tmp_70 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_2"/></StgValue>
</operation>

<operation id="4082" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:853  %man_V_1_1_2 = sub i54 0, %p_Result_45_1_2

]]></Node>
<StgValue><ssdm name="man_V_1_1_2"/></StgValue>
</operation>

<operation id="4083" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:854  %man_V_2_1_2 = select i1 %tmp_659, i54 %man_V_1_1_2, i54 %p_Result_45_1_2

]]></Node>
<StgValue><ssdm name="man_V_2_1_2"/></StgValue>
</operation>

<operation id="4084" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:855  %tmp_44_1_2 = icmp eq i63 %tmp_658, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="4085" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:856  %F2_1_2 = sub i12 1075, %tmp_42_1_2

]]></Node>
<StgValue><ssdm name="F2_1_2"/></StgValue>
</operation>

<operation id="4086" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:857  %tmp_46_1_2 = icmp sgt i12 %F2_1_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_2"/></StgValue>
</operation>

<operation id="4087" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:858  %tmp_47_1_2 = add i12 -14, %F2_1_2

]]></Node>
<StgValue><ssdm name="tmp_47_1_2"/></StgValue>
</operation>

<operation id="4088" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:859  %tmp_48_1_2 = sub i12 14, %F2_1_2

]]></Node>
<StgValue><ssdm name="tmp_48_1_2"/></StgValue>
</operation>

<operation id="4089" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:860  %sh_amt_1_2 = select i1 %tmp_46_1_2, i12 %tmp_47_1_2, i12 %tmp_48_1_2

]]></Node>
<StgValue><ssdm name="sh_amt_1_2"/></StgValue>
</operation>

<operation id="4090" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:861  %sh_amt_1_2_cast = sext i12 %sh_amt_1_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_2_cast"/></StgValue>
</operation>

<operation id="4091" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:862  %tmp_49_1_2 = icmp eq i12 %F2_1_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_2"/></StgValue>
</operation>

<operation id="4092" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:863  %tmp_661 = trunc i54 %man_V_2_1_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="4093" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:864  %tmp_51_1_2 = icmp ult i12 %sh_amt_1_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_2"/></StgValue>
</operation>

<operation id="4094" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:865  %tmp_53_1_2 = icmp ult i12 %sh_amt_1_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_2"/></StgValue>
</operation>

<operation id="4095" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:866  %tmp_54_1_2 = zext i32 %sh_amt_1_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_2"/></StgValue>
</operation>

<operation id="4096" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:867  %tmp_55_1_2 = ashr i54 %man_V_2_1_2, %tmp_54_1_2

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="4097" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:868  %tmp_662 = trunc i54 %tmp_55_1_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="4098" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:869  %storemerge_1_2 = select i1 %tmp_659, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_2"/></StgValue>
</operation>

<operation id="4099" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:870  %tmp_57_1_2 = sext i27 %tmp_661 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_2"/></StgValue>
</operation>

<operation id="4100" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:871  %tmp_58_1_2 = shl i32 %tmp_57_1_2, %sh_amt_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_2"/></StgValue>
</operation>

<operation id="4101" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:872  %tmp_663 = trunc i32 %tmp_58_1_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="4102" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:873  %sel_tmp81 = xor i1 %tmp_44_1_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp81"/></StgValue>
</operation>

<operation id="4103" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:874  %sel_tmp82 = and i1 %tmp_49_1_2, %sel_tmp81

]]></Node>
<StgValue><ssdm name="sel_tmp82"/></StgValue>
</operation>

<operation id="4104" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:875  %sel_tmp231_demorgan = or i1 %tmp_44_1_2, %tmp_49_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp231_demorgan"/></StgValue>
</operation>

<operation id="4105" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:876  %sel_tmp83 = xor i1 %sel_tmp231_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp83"/></StgValue>
</operation>

<operation id="4106" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:877  %sel_tmp84 = and i1 %tmp_46_1_2, %sel_tmp83

]]></Node>
<StgValue><ssdm name="sel_tmp84"/></StgValue>
</operation>

<operation id="4107" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:878  %sel_tmp85 = xor i1 %tmp_51_1_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp85"/></StgValue>
</operation>

<operation id="4108" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:879  %sel_tmp86 = and i1 %sel_tmp84, %sel_tmp85

]]></Node>
<StgValue><ssdm name="sel_tmp86"/></StgValue>
</operation>

<operation id="4109" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:880  %sel_tmp87 = and i1 %sel_tmp84, %tmp_51_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp87"/></StgValue>
</operation>

<operation id="4110" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:881  %sel_tmp246_demorgan = or i1 %sel_tmp231_demorgan, %tmp_46_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp246_demorgan"/></StgValue>
</operation>

<operation id="4111" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:882  %sel_tmp88 = xor i1 %sel_tmp246_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp88"/></StgValue>
</operation>

<operation id="4112" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:883  %sel_tmp89 = and i1 %tmp_53_1_2, %sel_tmp88

]]></Node>
<StgValue><ssdm name="sel_tmp89"/></StgValue>
</operation>

<operation id="4113" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:884  %newSel36 = select i1 %sel_tmp89, i27 %tmp_663, i27 %tmp_662

]]></Node>
<StgValue><ssdm name="newSel36"/></StgValue>
</operation>

<operation id="4114" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:885  %or_cond27 = or i1 %sel_tmp89, %sel_tmp87

]]></Node>
<StgValue><ssdm name="or_cond27"/></StgValue>
</operation>

<operation id="4115" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:886  %newSel37 = select i1 %sel_tmp86, i27 %storemerge_1_2, i27 %tmp_661

]]></Node>
<StgValue><ssdm name="newSel37"/></StgValue>
</operation>

<operation id="4116" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:887  %or_cond28 = or i1 %sel_tmp86, %sel_tmp82

]]></Node>
<StgValue><ssdm name="or_cond28"/></StgValue>
</operation>

<operation id="4117" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:888  %newSel38 = select i1 %or_cond27, i27 %newSel36, i27 %newSel37

]]></Node>
<StgValue><ssdm name="newSel38"/></StgValue>
</operation>

<operation id="4118" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:889  %or_cond29 = or i1 %or_cond27, %or_cond28

]]></Node>
<StgValue><ssdm name="or_cond29"/></StgValue>
</operation>

<operation id="4119" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:890  %newSel39 = select i1 %or_cond29, i27 %newSel38, i27 0

]]></Node>
<StgValue><ssdm name="newSel39"/></StgValue>
</operation>

<operation id="4120" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:934  %ireg_V_1_3 = bitcast double %prefact_1_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_3"/></StgValue>
</operation>

<operation id="4121" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:935  %tmp_666 = trunc i64 %ireg_V_1_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="4122" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:936  %tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="4123" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:937  %p_Result_40_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_3"/></StgValue>
</operation>

<operation id="4124" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:938  %tmp_42_1_3 = zext i11 %p_Result_40_1_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_3"/></StgValue>
</operation>

<operation id="4125" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:939  %tmp_668 = trunc i64 %ireg_V_1_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="4126" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:940  %tmp_79 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_668)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="4127" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:941  %p_Result_45_1_3 = zext i53 %tmp_79 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_3"/></StgValue>
</operation>

<operation id="4128" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:942  %man_V_1_1_3 = sub i54 0, %p_Result_45_1_3

]]></Node>
<StgValue><ssdm name="man_V_1_1_3"/></StgValue>
</operation>

<operation id="4129" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:943  %man_V_2_1_3 = select i1 %tmp_667, i54 %man_V_1_1_3, i54 %p_Result_45_1_3

]]></Node>
<StgValue><ssdm name="man_V_2_1_3"/></StgValue>
</operation>

<operation id="4130" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:944  %tmp_44_1_3 = icmp eq i63 %tmp_666, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="4131" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:945  %F2_1_3 = sub i12 1075, %tmp_42_1_3

]]></Node>
<StgValue><ssdm name="F2_1_3"/></StgValue>
</operation>

<operation id="4132" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:946  %tmp_46_1_3 = icmp sgt i12 %F2_1_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_3"/></StgValue>
</operation>

<operation id="4133" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:947  %tmp_47_1_3 = add i12 -14, %F2_1_3

]]></Node>
<StgValue><ssdm name="tmp_47_1_3"/></StgValue>
</operation>

<operation id="4134" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:948  %tmp_48_1_3 = sub i12 14, %F2_1_3

]]></Node>
<StgValue><ssdm name="tmp_48_1_3"/></StgValue>
</operation>

<operation id="4135" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:949  %sh_amt_1_3 = select i1 %tmp_46_1_3, i12 %tmp_47_1_3, i12 %tmp_48_1_3

]]></Node>
<StgValue><ssdm name="sh_amt_1_3"/></StgValue>
</operation>

<operation id="4136" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:950  %sh_amt_1_3_cast = sext i12 %sh_amt_1_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_3_cast"/></StgValue>
</operation>

<operation id="4137" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:951  %tmp_49_1_3 = icmp eq i12 %F2_1_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_3"/></StgValue>
</operation>

<operation id="4138" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:952  %tmp_669 = trunc i54 %man_V_2_1_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="4139" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:953  %tmp_51_1_3 = icmp ult i12 %sh_amt_1_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_3"/></StgValue>
</operation>

<operation id="4140" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:954  %tmp_53_1_3 = icmp ult i12 %sh_amt_1_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_3"/></StgValue>
</operation>

<operation id="4141" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:955  %tmp_54_1_3 = zext i32 %sh_amt_1_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_3"/></StgValue>
</operation>

<operation id="4142" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:956  %tmp_55_1_3 = ashr i54 %man_V_2_1_3, %tmp_54_1_3

]]></Node>
<StgValue><ssdm name="tmp_55_1_3"/></StgValue>
</operation>

<operation id="4143" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:957  %tmp_670 = trunc i54 %tmp_55_1_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="4144" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:958  %storemerge_1_3 = select i1 %tmp_667, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_3"/></StgValue>
</operation>

<operation id="4145" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:959  %tmp_57_1_3 = sext i27 %tmp_669 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_3"/></StgValue>
</operation>

<operation id="4146" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:960  %tmp_58_1_3 = shl i32 %tmp_57_1_3, %sh_amt_1_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_3"/></StgValue>
</operation>

<operation id="4147" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:961  %tmp_671 = trunc i32 %tmp_58_1_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="4148" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:962  %sel_tmp90 = xor i1 %tmp_44_1_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp90"/></StgValue>
</operation>

<operation id="4149" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:963  %sel_tmp91 = and i1 %tmp_49_1_3, %sel_tmp90

]]></Node>
<StgValue><ssdm name="sel_tmp91"/></StgValue>
</operation>

<operation id="4150" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:964  %sel_tmp256_demorgan = or i1 %tmp_44_1_3, %tmp_49_1_3

]]></Node>
<StgValue><ssdm name="sel_tmp256_demorgan"/></StgValue>
</operation>

<operation id="4151" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:965  %sel_tmp92 = xor i1 %sel_tmp256_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp92"/></StgValue>
</operation>

<operation id="4152" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:966  %sel_tmp93 = and i1 %tmp_46_1_3, %sel_tmp92

]]></Node>
<StgValue><ssdm name="sel_tmp93"/></StgValue>
</operation>

<operation id="4153" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:967  %sel_tmp94 = xor i1 %tmp_51_1_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp94"/></StgValue>
</operation>

<operation id="4154" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:968  %sel_tmp95 = and i1 %sel_tmp93, %sel_tmp94

]]></Node>
<StgValue><ssdm name="sel_tmp95"/></StgValue>
</operation>

<operation id="4155" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:969  %sel_tmp96 = and i1 %sel_tmp93, %tmp_51_1_3

]]></Node>
<StgValue><ssdm name="sel_tmp96"/></StgValue>
</operation>

<operation id="4156" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:970  %sel_tmp271_demorgan = or i1 %sel_tmp256_demorgan, %tmp_46_1_3

]]></Node>
<StgValue><ssdm name="sel_tmp271_demorgan"/></StgValue>
</operation>

<operation id="4157" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:971  %sel_tmp97 = xor i1 %sel_tmp271_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp97"/></StgValue>
</operation>

<operation id="4158" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:972  %sel_tmp98 = and i1 %tmp_53_1_3, %sel_tmp97

]]></Node>
<StgValue><ssdm name="sel_tmp98"/></StgValue>
</operation>

<operation id="4159" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:973  %newSel40 = select i1 %sel_tmp98, i27 %tmp_671, i27 %tmp_670

]]></Node>
<StgValue><ssdm name="newSel40"/></StgValue>
</operation>

<operation id="4160" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:974  %or_cond30 = or i1 %sel_tmp98, %sel_tmp96

]]></Node>
<StgValue><ssdm name="or_cond30"/></StgValue>
</operation>

<operation id="4161" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:975  %newSel41 = select i1 %sel_tmp95, i27 %storemerge_1_3, i27 %tmp_669

]]></Node>
<StgValue><ssdm name="newSel41"/></StgValue>
</operation>

<operation id="4162" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:976  %or_cond31 = or i1 %sel_tmp95, %sel_tmp91

]]></Node>
<StgValue><ssdm name="or_cond31"/></StgValue>
</operation>

<operation id="4163" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:977  %newSel42 = select i1 %or_cond30, i27 %newSel40, i27 %newSel41

]]></Node>
<StgValue><ssdm name="newSel42"/></StgValue>
</operation>

<operation id="4164" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:978  %or_cond32 = or i1 %or_cond30, %or_cond31

]]></Node>
<StgValue><ssdm name="or_cond32"/></StgValue>
</operation>

<operation id="4165" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:979  %newSel43 = select i1 %or_cond32, i27 %newSel42, i27 0

]]></Node>
<StgValue><ssdm name="newSel43"/></StgValue>
</operation>

<operation id="4166" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1023  %ireg_V_1_4 = bitcast double %prefact_1_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_4"/></StgValue>
</operation>

<operation id="4167" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1024  %tmp_674 = trunc i64 %ireg_V_1_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="4168" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1025  %tmp_675 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="4169" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1026  %p_Result_40_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_4"/></StgValue>
</operation>

<operation id="4170" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1027  %tmp_42_1_4 = zext i11 %p_Result_40_1_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_4"/></StgValue>
</operation>

<operation id="4171" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1028  %tmp_676 = trunc i64 %ireg_V_1_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="4172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1029  %tmp_88 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_676)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="4173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1030  %p_Result_45_1_4 = zext i53 %tmp_88 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_4"/></StgValue>
</operation>

<operation id="4174" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1031  %man_V_1_1_4 = sub i54 0, %p_Result_45_1_4

]]></Node>
<StgValue><ssdm name="man_V_1_1_4"/></StgValue>
</operation>

<operation id="4175" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1032  %man_V_2_1_4 = select i1 %tmp_675, i54 %man_V_1_1_4, i54 %p_Result_45_1_4

]]></Node>
<StgValue><ssdm name="man_V_2_1_4"/></StgValue>
</operation>

<operation id="4176" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1033  %tmp_44_1_4 = icmp eq i63 %tmp_674, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="4177" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1034  %F2_1_4 = sub i12 1075, %tmp_42_1_4

]]></Node>
<StgValue><ssdm name="F2_1_4"/></StgValue>
</operation>

<operation id="4178" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1035  %tmp_46_1_4 = icmp sgt i12 %F2_1_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_4"/></StgValue>
</operation>

<operation id="4179" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1036  %tmp_47_1_4 = add i12 -14, %F2_1_4

]]></Node>
<StgValue><ssdm name="tmp_47_1_4"/></StgValue>
</operation>

<operation id="4180" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1037  %tmp_48_1_4 = sub i12 14, %F2_1_4

]]></Node>
<StgValue><ssdm name="tmp_48_1_4"/></StgValue>
</operation>

<operation id="4181" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1038  %sh_amt_1_4 = select i1 %tmp_46_1_4, i12 %tmp_47_1_4, i12 %tmp_48_1_4

]]></Node>
<StgValue><ssdm name="sh_amt_1_4"/></StgValue>
</operation>

<operation id="4182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1039  %sh_amt_1_4_cast = sext i12 %sh_amt_1_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_4_cast"/></StgValue>
</operation>

<operation id="4183" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1040  %tmp_49_1_4 = icmp eq i12 %F2_1_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_4"/></StgValue>
</operation>

<operation id="4184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1041  %tmp_677 = trunc i54 %man_V_2_1_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="4185" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1042  %tmp_51_1_4 = icmp ult i12 %sh_amt_1_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_4"/></StgValue>
</operation>

<operation id="4186" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1043  %tmp_53_1_4 = icmp ult i12 %sh_amt_1_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_4"/></StgValue>
</operation>

<operation id="4187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1044  %tmp_54_1_4 = zext i32 %sh_amt_1_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_4"/></StgValue>
</operation>

<operation id="4188" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1045  %tmp_55_1_4 = ashr i54 %man_V_2_1_4, %tmp_54_1_4

]]></Node>
<StgValue><ssdm name="tmp_55_1_4"/></StgValue>
</operation>

<operation id="4189" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1046  %tmp_678 = trunc i54 %tmp_55_1_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="4190" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1047  %storemerge_1_4 = select i1 %tmp_675, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_4"/></StgValue>
</operation>

<operation id="4191" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1048  %tmp_57_1_4 = sext i27 %tmp_677 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_4"/></StgValue>
</operation>

<operation id="4192" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1049  %tmp_58_1_4 = shl i32 %tmp_57_1_4, %sh_amt_1_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_4"/></StgValue>
</operation>

<operation id="4193" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1050  %tmp_679 = trunc i32 %tmp_58_1_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="4194" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1051  %sel_tmp99 = xor i1 %tmp_44_1_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp99"/></StgValue>
</operation>

<operation id="4195" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1052  %sel_tmp100 = and i1 %tmp_49_1_4, %sel_tmp99

]]></Node>
<StgValue><ssdm name="sel_tmp100"/></StgValue>
</operation>

<operation id="4196" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1053  %sel_tmp281_demorgan = or i1 %tmp_44_1_4, %tmp_49_1_4

]]></Node>
<StgValue><ssdm name="sel_tmp281_demorgan"/></StgValue>
</operation>

<operation id="4197" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1054  %sel_tmp101 = xor i1 %sel_tmp281_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp101"/></StgValue>
</operation>

<operation id="4198" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1055  %sel_tmp102 = and i1 %tmp_46_1_4, %sel_tmp101

]]></Node>
<StgValue><ssdm name="sel_tmp102"/></StgValue>
</operation>

<operation id="4199" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1056  %sel_tmp103 = xor i1 %tmp_51_1_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp103"/></StgValue>
</operation>

<operation id="4200" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1057  %sel_tmp104 = and i1 %sel_tmp102, %sel_tmp103

]]></Node>
<StgValue><ssdm name="sel_tmp104"/></StgValue>
</operation>

<operation id="4201" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1058  %sel_tmp105 = and i1 %sel_tmp102, %tmp_51_1_4

]]></Node>
<StgValue><ssdm name="sel_tmp105"/></StgValue>
</operation>

<operation id="4202" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1059  %sel_tmp296_demorgan = or i1 %sel_tmp281_demorgan, %tmp_46_1_4

]]></Node>
<StgValue><ssdm name="sel_tmp296_demorgan"/></StgValue>
</operation>

<operation id="4203" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1060  %sel_tmp106 = xor i1 %sel_tmp296_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp106"/></StgValue>
</operation>

<operation id="4204" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1061  %sel_tmp107 = and i1 %tmp_53_1_4, %sel_tmp106

]]></Node>
<StgValue><ssdm name="sel_tmp107"/></StgValue>
</operation>

<operation id="4205" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1062  %newSel44 = select i1 %sel_tmp107, i27 %tmp_679, i27 %tmp_678

]]></Node>
<StgValue><ssdm name="newSel44"/></StgValue>
</operation>

<operation id="4206" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1063  %or_cond33 = or i1 %sel_tmp107, %sel_tmp105

]]></Node>
<StgValue><ssdm name="or_cond33"/></StgValue>
</operation>

<operation id="4207" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1064  %newSel45 = select i1 %sel_tmp104, i27 %storemerge_1_4, i27 %tmp_677

]]></Node>
<StgValue><ssdm name="newSel45"/></StgValue>
</operation>

<operation id="4208" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1065  %or_cond34 = or i1 %sel_tmp104, %sel_tmp100

]]></Node>
<StgValue><ssdm name="or_cond34"/></StgValue>
</operation>

<operation id="4209" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1066  %newSel46 = select i1 %or_cond33, i27 %newSel44, i27 %newSel45

]]></Node>
<StgValue><ssdm name="newSel46"/></StgValue>
</operation>

<operation id="4210" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1067  %or_cond35 = or i1 %or_cond33, %or_cond34

]]></Node>
<StgValue><ssdm name="or_cond35"/></StgValue>
</operation>

<operation id="4211" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1068  %newSel47 = select i1 %or_cond35, i27 %newSel46, i27 0

]]></Node>
<StgValue><ssdm name="newSel47"/></StgValue>
</operation>

<operation id="4212" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1112  %ireg_V_1_5 = bitcast double %prefact_1_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_5"/></StgValue>
</operation>

<operation id="4213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1113  %tmp_682 = trunc i64 %ireg_V_1_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="4214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1114  %tmp_683 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="4215" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1115  %p_Result_40_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_5"/></StgValue>
</operation>

<operation id="4216" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1116  %tmp_42_1_5 = zext i11 %p_Result_40_1_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_5"/></StgValue>
</operation>

<operation id="4217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1117  %tmp_684 = trunc i64 %ireg_V_1_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="4218" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1118  %tmp_97 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_684)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="4219" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1119  %p_Result_45_1_5 = zext i53 %tmp_97 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_5"/></StgValue>
</operation>

<operation id="4220" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1120  %man_V_1_1_5 = sub i54 0, %p_Result_45_1_5

]]></Node>
<StgValue><ssdm name="man_V_1_1_5"/></StgValue>
</operation>

<operation id="4221" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1121  %man_V_2_1_5 = select i1 %tmp_683, i54 %man_V_1_1_5, i54 %p_Result_45_1_5

]]></Node>
<StgValue><ssdm name="man_V_2_1_5"/></StgValue>
</operation>

<operation id="4222" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1122  %tmp_44_1_5 = icmp eq i63 %tmp_682, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="4223" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1123  %F2_1_5 = sub i12 1075, %tmp_42_1_5

]]></Node>
<StgValue><ssdm name="F2_1_5"/></StgValue>
</operation>

<operation id="4224" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1124  %tmp_46_1_5 = icmp sgt i12 %F2_1_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_5"/></StgValue>
</operation>

<operation id="4225" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1125  %tmp_47_1_5 = add i12 -14, %F2_1_5

]]></Node>
<StgValue><ssdm name="tmp_47_1_5"/></StgValue>
</operation>

<operation id="4226" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1126  %tmp_48_1_5 = sub i12 14, %F2_1_5

]]></Node>
<StgValue><ssdm name="tmp_48_1_5"/></StgValue>
</operation>

<operation id="4227" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1127  %sh_amt_1_5 = select i1 %tmp_46_1_5, i12 %tmp_47_1_5, i12 %tmp_48_1_5

]]></Node>
<StgValue><ssdm name="sh_amt_1_5"/></StgValue>
</operation>

<operation id="4228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1128  %sh_amt_1_5_cast = sext i12 %sh_amt_1_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_5_cast"/></StgValue>
</operation>

<operation id="4229" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1129  %tmp_49_1_5 = icmp eq i12 %F2_1_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_5"/></StgValue>
</operation>

<operation id="4230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1130  %tmp_685 = trunc i54 %man_V_2_1_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="4231" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1131  %tmp_51_1_5 = icmp ult i12 %sh_amt_1_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_5"/></StgValue>
</operation>

<operation id="4232" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1132  %tmp_53_1_5 = icmp ult i12 %sh_amt_1_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_5"/></StgValue>
</operation>

<operation id="4233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1133  %tmp_54_1_5 = zext i32 %sh_amt_1_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_5"/></StgValue>
</operation>

<operation id="4234" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1134  %tmp_55_1_5 = ashr i54 %man_V_2_1_5, %tmp_54_1_5

]]></Node>
<StgValue><ssdm name="tmp_55_1_5"/></StgValue>
</operation>

<operation id="4235" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1135  %tmp_686 = trunc i54 %tmp_55_1_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="4236" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1136  %storemerge_1_5 = select i1 %tmp_683, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_5"/></StgValue>
</operation>

<operation id="4237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1137  %tmp_57_1_5 = sext i27 %tmp_685 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_5"/></StgValue>
</operation>

<operation id="4238" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1138  %tmp_58_1_5 = shl i32 %tmp_57_1_5, %sh_amt_1_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_5"/></StgValue>
</operation>

<operation id="4239" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1139  %tmp_687 = trunc i32 %tmp_58_1_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="4240" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1140  %sel_tmp108 = xor i1 %tmp_44_1_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp108"/></StgValue>
</operation>

<operation id="4241" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1141  %sel_tmp109 = and i1 %tmp_49_1_5, %sel_tmp108

]]></Node>
<StgValue><ssdm name="sel_tmp109"/></StgValue>
</operation>

<operation id="4242" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1142  %sel_tmp306_demorgan = or i1 %tmp_44_1_5, %tmp_49_1_5

]]></Node>
<StgValue><ssdm name="sel_tmp306_demorgan"/></StgValue>
</operation>

<operation id="4243" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1143  %sel_tmp110 = xor i1 %sel_tmp306_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp110"/></StgValue>
</operation>

<operation id="4244" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1144  %sel_tmp111 = and i1 %tmp_46_1_5, %sel_tmp110

]]></Node>
<StgValue><ssdm name="sel_tmp111"/></StgValue>
</operation>

<operation id="4245" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1145  %sel_tmp112 = xor i1 %tmp_51_1_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp112"/></StgValue>
</operation>

<operation id="4246" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1146  %sel_tmp113 = and i1 %sel_tmp111, %sel_tmp112

]]></Node>
<StgValue><ssdm name="sel_tmp113"/></StgValue>
</operation>

<operation id="4247" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1147  %sel_tmp114 = and i1 %sel_tmp111, %tmp_51_1_5

]]></Node>
<StgValue><ssdm name="sel_tmp114"/></StgValue>
</operation>

<operation id="4248" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1148  %sel_tmp321_demorgan = or i1 %sel_tmp306_demorgan, %tmp_46_1_5

]]></Node>
<StgValue><ssdm name="sel_tmp321_demorgan"/></StgValue>
</operation>

<operation id="4249" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1149  %sel_tmp115 = xor i1 %sel_tmp321_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp115"/></StgValue>
</operation>

<operation id="4250" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1150  %sel_tmp116 = and i1 %tmp_53_1_5, %sel_tmp115

]]></Node>
<StgValue><ssdm name="sel_tmp116"/></StgValue>
</operation>

<operation id="4251" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1151  %newSel48 = select i1 %sel_tmp116, i27 %tmp_687, i27 %tmp_686

]]></Node>
<StgValue><ssdm name="newSel48"/></StgValue>
</operation>

<operation id="4252" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1152  %or_cond36 = or i1 %sel_tmp116, %sel_tmp114

]]></Node>
<StgValue><ssdm name="or_cond36"/></StgValue>
</operation>

<operation id="4253" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1153  %newSel49 = select i1 %sel_tmp113, i27 %storemerge_1_5, i27 %tmp_685

]]></Node>
<StgValue><ssdm name="newSel49"/></StgValue>
</operation>

<operation id="4254" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1154  %or_cond37 = or i1 %sel_tmp113, %sel_tmp109

]]></Node>
<StgValue><ssdm name="or_cond37"/></StgValue>
</operation>

<operation id="4255" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1155  %newSel50 = select i1 %or_cond36, i27 %newSel48, i27 %newSel49

]]></Node>
<StgValue><ssdm name="newSel50"/></StgValue>
</operation>

<operation id="4256" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1156  %or_cond38 = or i1 %or_cond36, %or_cond37

]]></Node>
<StgValue><ssdm name="or_cond38"/></StgValue>
</operation>

<operation id="4257" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1157  %newSel51 = select i1 %or_cond38, i27 %newSel50, i27 0

]]></Node>
<StgValue><ssdm name="newSel51"/></StgValue>
</operation>

<operation id="4258" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1200  %prefact_1_6 = fmul double %tmp_39_1_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="4259" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1289  %prefact_1_7 = fmul double %tmp_39_1_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="4260" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1378  %prefact_1_8 = fmul double %tmp_39_1_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="4261" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1472  %tmp_39_2 = fdiv double -1.000000e+00, %p_0_i_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="4262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1553  %ireg_V_2_1 = bitcast double %prefact_2_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_1"/></StgValue>
</operation>

<operation id="4263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1554  %tmp_722 = trunc i64 %ireg_V_2_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="4264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1555  %tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="4265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1556  %p_Result_40_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_1"/></StgValue>
</operation>

<operation id="4266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1557  %tmp_42_2_1 = zext i11 %p_Result_40_2_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_1"/></StgValue>
</operation>

<operation id="4267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1558  %tmp_724 = trunc i64 %ireg_V_2_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="4268" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1559  %tmp_133 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_724)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="4269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1560  %p_Result_45_2_1 = zext i53 %tmp_133 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_1"/></StgValue>
</operation>

<operation id="4270" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1561  %man_V_1_2_1 = sub i54 0, %p_Result_45_2_1

]]></Node>
<StgValue><ssdm name="man_V_1_2_1"/></StgValue>
</operation>

<operation id="4271" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1562  %man_V_2_2_1 = select i1 %tmp_723, i54 %man_V_1_2_1, i54 %p_Result_45_2_1

]]></Node>
<StgValue><ssdm name="man_V_2_2_1"/></StgValue>
</operation>

<operation id="4272" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1563  %tmp_44_2_1 = icmp eq i63 %tmp_722, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="4273" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1564  %F2_2_1 = sub i12 1075, %tmp_42_2_1

]]></Node>
<StgValue><ssdm name="F2_2_1"/></StgValue>
</operation>

<operation id="4274" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1565  %tmp_46_2_1 = icmp sgt i12 %F2_2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_1"/></StgValue>
</operation>

<operation id="4275" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1566  %tmp_47_2_1 = add i12 -14, %F2_2_1

]]></Node>
<StgValue><ssdm name="tmp_47_2_1"/></StgValue>
</operation>

<operation id="4276" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1567  %tmp_48_2_1 = sub i12 14, %F2_2_1

]]></Node>
<StgValue><ssdm name="tmp_48_2_1"/></StgValue>
</operation>

<operation id="4277" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1568  %sh_amt_2_1 = select i1 %tmp_46_2_1, i12 %tmp_47_2_1, i12 %tmp_48_2_1

]]></Node>
<StgValue><ssdm name="sh_amt_2_1"/></StgValue>
</operation>

<operation id="4278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1569  %sh_amt_2_1_cast = sext i12 %sh_amt_2_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_1_cast"/></StgValue>
</operation>

<operation id="4279" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1570  %tmp_49_2_1 = icmp eq i12 %F2_2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_1"/></StgValue>
</operation>

<operation id="4280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1571  %tmp_725 = trunc i54 %man_V_2_2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="4281" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1572  %tmp_51_2_1 = icmp ult i12 %sh_amt_2_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_1"/></StgValue>
</operation>

<operation id="4282" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1573  %tmp_53_2_1 = icmp ult i12 %sh_amt_2_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_1"/></StgValue>
</operation>

<operation id="4283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1574  %tmp_54_2_1 = zext i32 %sh_amt_2_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_1"/></StgValue>
</operation>

<operation id="4284" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1575  %tmp_55_2_1 = ashr i54 %man_V_2_2_1, %tmp_54_2_1

]]></Node>
<StgValue><ssdm name="tmp_55_2_1"/></StgValue>
</operation>

<operation id="4285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1576  %tmp_726 = trunc i54 %tmp_55_2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="4286" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1577  %storemerge_2_1 = select i1 %tmp_723, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_1"/></StgValue>
</operation>

<operation id="4287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1578  %tmp_57_2_1 = sext i27 %tmp_725 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_1"/></StgValue>
</operation>

<operation id="4288" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1579  %tmp_58_2_1 = shl i32 %tmp_57_2_1, %sh_amt_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_1"/></StgValue>
</operation>

<operation id="4289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1580  %tmp_727 = trunc i32 %tmp_58_2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="4290" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1581  %sel_tmp153 = xor i1 %tmp_44_2_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp153"/></StgValue>
</operation>

<operation id="4291" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1582  %sel_tmp154 = and i1 %tmp_49_2_1, %sel_tmp153

]]></Node>
<StgValue><ssdm name="sel_tmp154"/></StgValue>
</operation>

<operation id="4292" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1583  %sel_tmp431_demorgan = or i1 %tmp_44_2_1, %tmp_49_2_1

]]></Node>
<StgValue><ssdm name="sel_tmp431_demorgan"/></StgValue>
</operation>

<operation id="4293" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1584  %sel_tmp155 = xor i1 %sel_tmp431_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp155"/></StgValue>
</operation>

<operation id="4294" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1585  %sel_tmp156 = and i1 %tmp_46_2_1, %sel_tmp155

]]></Node>
<StgValue><ssdm name="sel_tmp156"/></StgValue>
</operation>

<operation id="4295" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1586  %sel_tmp157 = xor i1 %tmp_51_2_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp157"/></StgValue>
</operation>

<operation id="4296" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1587  %sel_tmp158 = and i1 %sel_tmp156, %sel_tmp157

]]></Node>
<StgValue><ssdm name="sel_tmp158"/></StgValue>
</operation>

<operation id="4297" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1588  %sel_tmp159 = and i1 %sel_tmp156, %tmp_51_2_1

]]></Node>
<StgValue><ssdm name="sel_tmp159"/></StgValue>
</operation>

<operation id="4298" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1589  %sel_tmp446_demorgan = or i1 %sel_tmp431_demorgan, %tmp_46_2_1

]]></Node>
<StgValue><ssdm name="sel_tmp446_demorgan"/></StgValue>
</operation>

<operation id="4299" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1590  %sel_tmp160 = xor i1 %sel_tmp446_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp160"/></StgValue>
</operation>

<operation id="4300" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1591  %sel_tmp161 = and i1 %tmp_53_2_1, %sel_tmp160

]]></Node>
<StgValue><ssdm name="sel_tmp161"/></StgValue>
</operation>

<operation id="4301" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1592  %newSel68 = select i1 %sel_tmp161, i27 %tmp_727, i27 %tmp_726

]]></Node>
<StgValue><ssdm name="newSel68"/></StgValue>
</operation>

<operation id="4302" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1593  %or_cond51 = or i1 %sel_tmp161, %sel_tmp159

]]></Node>
<StgValue><ssdm name="or_cond51"/></StgValue>
</operation>

<operation id="4303" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1594  %newSel69 = select i1 %sel_tmp158, i27 %storemerge_2_1, i27 %tmp_725

]]></Node>
<StgValue><ssdm name="newSel69"/></StgValue>
</operation>

<operation id="4304" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1595  %or_cond52 = or i1 %sel_tmp158, %sel_tmp154

]]></Node>
<StgValue><ssdm name="or_cond52"/></StgValue>
</operation>

<operation id="4305" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1596  %newSel70 = select i1 %or_cond51, i27 %newSel68, i27 %newSel69

]]></Node>
<StgValue><ssdm name="newSel70"/></StgValue>
</operation>

<operation id="4306" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1597  %or_cond53 = or i1 %or_cond51, %or_cond52

]]></Node>
<StgValue><ssdm name="or_cond53"/></StgValue>
</operation>

<operation id="4307" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1598  %newSel71 = select i1 %or_cond53, i27 %newSel70, i27 0

]]></Node>
<StgValue><ssdm name="newSel71"/></StgValue>
</operation>

<operation id="4308" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1642  %ireg_V_2_3 = bitcast double %prefact_2_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_3"/></StgValue>
</operation>

<operation id="4309" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1643  %tmp_730 = trunc i64 %ireg_V_2_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="4310" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1644  %tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="4311" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1645  %p_Result_40_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_3"/></StgValue>
</operation>

<operation id="4312" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1646  %tmp_42_2_3 = zext i11 %p_Result_40_2_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_3"/></StgValue>
</operation>

<operation id="4313" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1647  %tmp_732 = trunc i64 %ireg_V_2_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="4314" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1648  %tmp_134 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_732)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="4315" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1649  %p_Result_45_2_3 = zext i53 %tmp_134 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_3"/></StgValue>
</operation>

<operation id="4316" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1650  %man_V_1_2_3 = sub i54 0, %p_Result_45_2_3

]]></Node>
<StgValue><ssdm name="man_V_1_2_3"/></StgValue>
</operation>

<operation id="4317" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1651  %man_V_2_2_3 = select i1 %tmp_731, i54 %man_V_1_2_3, i54 %p_Result_45_2_3

]]></Node>
<StgValue><ssdm name="man_V_2_2_3"/></StgValue>
</operation>

<operation id="4318" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1652  %tmp_44_2_3 = icmp eq i63 %tmp_730, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="4319" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1653  %F2_2_3 = sub i12 1075, %tmp_42_2_3

]]></Node>
<StgValue><ssdm name="F2_2_3"/></StgValue>
</operation>

<operation id="4320" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1654  %tmp_46_2_3 = icmp sgt i12 %F2_2_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_3"/></StgValue>
</operation>

<operation id="4321" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1655  %tmp_47_2_3 = add i12 -14, %F2_2_3

]]></Node>
<StgValue><ssdm name="tmp_47_2_3"/></StgValue>
</operation>

<operation id="4322" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1656  %tmp_48_2_3 = sub i12 14, %F2_2_3

]]></Node>
<StgValue><ssdm name="tmp_48_2_3"/></StgValue>
</operation>

<operation id="4323" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1657  %sh_amt_2_3 = select i1 %tmp_46_2_3, i12 %tmp_47_2_3, i12 %tmp_48_2_3

]]></Node>
<StgValue><ssdm name="sh_amt_2_3"/></StgValue>
</operation>

<operation id="4324" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1658  %sh_amt_2_3_cast = sext i12 %sh_amt_2_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_3_cast"/></StgValue>
</operation>

<operation id="4325" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1659  %tmp_49_2_3 = icmp eq i12 %F2_2_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_3"/></StgValue>
</operation>

<operation id="4326" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1660  %tmp_733 = trunc i54 %man_V_2_2_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="4327" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1661  %tmp_51_2_3 = icmp ult i12 %sh_amt_2_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_3"/></StgValue>
</operation>

<operation id="4328" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1662  %tmp_53_2_3 = icmp ult i12 %sh_amt_2_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_3"/></StgValue>
</operation>

<operation id="4329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1663  %tmp_54_2_3 = zext i32 %sh_amt_2_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_3"/></StgValue>
</operation>

<operation id="4330" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1664  %tmp_55_2_3 = ashr i54 %man_V_2_2_3, %tmp_54_2_3

]]></Node>
<StgValue><ssdm name="tmp_55_2_3"/></StgValue>
</operation>

<operation id="4331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1665  %tmp_734 = trunc i54 %tmp_55_2_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="4332" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1666  %storemerge_2_3 = select i1 %tmp_731, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_3"/></StgValue>
</operation>

<operation id="4333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1667  %tmp_57_2_3 = sext i27 %tmp_733 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_3"/></StgValue>
</operation>

<operation id="4334" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1668  %tmp_58_2_3 = shl i32 %tmp_57_2_3, %sh_amt_2_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_3"/></StgValue>
</operation>

<operation id="4335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1669  %tmp_735 = trunc i32 %tmp_58_2_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="4336" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1670  %sel_tmp162 = xor i1 %tmp_44_2_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp162"/></StgValue>
</operation>

<operation id="4337" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1671  %sel_tmp163 = and i1 %tmp_49_2_3, %sel_tmp162

]]></Node>
<StgValue><ssdm name="sel_tmp163"/></StgValue>
</operation>

<operation id="4338" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1672  %sel_tmp456_demorgan = or i1 %tmp_44_2_3, %tmp_49_2_3

]]></Node>
<StgValue><ssdm name="sel_tmp456_demorgan"/></StgValue>
</operation>

<operation id="4339" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1673  %sel_tmp164 = xor i1 %sel_tmp456_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp164"/></StgValue>
</operation>

<operation id="4340" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1674  %sel_tmp165 = and i1 %tmp_46_2_3, %sel_tmp164

]]></Node>
<StgValue><ssdm name="sel_tmp165"/></StgValue>
</operation>

<operation id="4341" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1675  %sel_tmp166 = xor i1 %tmp_51_2_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp166"/></StgValue>
</operation>

<operation id="4342" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1676  %sel_tmp167 = and i1 %sel_tmp165, %sel_tmp166

]]></Node>
<StgValue><ssdm name="sel_tmp167"/></StgValue>
</operation>

<operation id="4343" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1677  %sel_tmp168 = and i1 %sel_tmp165, %tmp_51_2_3

]]></Node>
<StgValue><ssdm name="sel_tmp168"/></StgValue>
</operation>

<operation id="4344" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1678  %sel_tmp471_demorgan = or i1 %sel_tmp456_demorgan, %tmp_46_2_3

]]></Node>
<StgValue><ssdm name="sel_tmp471_demorgan"/></StgValue>
</operation>

<operation id="4345" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1679  %sel_tmp169 = xor i1 %sel_tmp471_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp169"/></StgValue>
</operation>

<operation id="4346" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1680  %sel_tmp170 = and i1 %tmp_53_2_3, %sel_tmp169

]]></Node>
<StgValue><ssdm name="sel_tmp170"/></StgValue>
</operation>

<operation id="4347" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1681  %newSel72 = select i1 %sel_tmp170, i27 %tmp_735, i27 %tmp_734

]]></Node>
<StgValue><ssdm name="newSel72"/></StgValue>
</operation>

<operation id="4348" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1682  %or_cond54 = or i1 %sel_tmp170, %sel_tmp168

]]></Node>
<StgValue><ssdm name="or_cond54"/></StgValue>
</operation>

<operation id="4349" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1683  %newSel73 = select i1 %sel_tmp167, i27 %storemerge_2_3, i27 %tmp_733

]]></Node>
<StgValue><ssdm name="newSel73"/></StgValue>
</operation>

<operation id="4350" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1684  %or_cond55 = or i1 %sel_tmp167, %sel_tmp163

]]></Node>
<StgValue><ssdm name="or_cond55"/></StgValue>
</operation>

<operation id="4351" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1685  %newSel74 = select i1 %or_cond54, i27 %newSel72, i27 %newSel73

]]></Node>
<StgValue><ssdm name="newSel74"/></StgValue>
</operation>

<operation id="4352" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1686  %or_cond56 = or i1 %or_cond54, %or_cond55

]]></Node>
<StgValue><ssdm name="or_cond56"/></StgValue>
</operation>

<operation id="4353" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1687  %newSel75 = select i1 %or_cond56, i27 %newSel74, i27 0

]]></Node>
<StgValue><ssdm name="newSel75"/></StgValue>
</operation>

<operation id="4354" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1730  %prefact_2_4 = fmul double %tmp_39_2_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="4355" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1819  %prefact_2_5 = fmul double %tmp_39_2_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="4356" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1908  %prefact_2_6 = fmul double %tmp_39_2_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="4357" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1997  %prefact_2_7 = fmul double %tmp_39_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="4358" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2086  %prefact_2_8 = fmul double %tmp_39_2_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="4359" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2180  %tmp_39_3 = fdiv double -1.000000e+00, %p_0_i_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="4360" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2260  %prefact_3_1 = fmul double %tmp_39_3_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="4361" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2349  %prefact_3_2 = fmul double %tmp_39_3_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="4362" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2438  %prefact_3_4 = fmul double %tmp_39_3_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="4363" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2527  %prefact_3_5 = fmul double %tmp_39_3_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="4364" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2616  %prefact_3_6 = fmul double %tmp_39_3_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="4365" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2705  %prefact_3_7 = fmul double %tmp_39_3_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="4366" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2794  %prefact_3_8 = fmul double %tmp_39_3_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="4367" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2888  %tmp_39_4 = fdiv double -1.000000e+00, %p_0_i_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="4368" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2968  %prefact_4_1 = fmul double %tmp_39_4_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="4369" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3057  %prefact_4_2 = fmul double %tmp_39_4_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="4370" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3146  %prefact_4_3 = fmul double %tmp_39_4_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="4371" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3235  %prefact_4_5 = fmul double %tmp_39_4_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="4372" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3324  %prefact_4_6 = fmul double %tmp_39_4_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="4373" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3413  %prefact_4_7 = fmul double %tmp_39_4_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="4374" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3502  %prefact_4_8 = fmul double %tmp_39_4_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="4375" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3596  %tmp_39_5 = fdiv double -1.000000e+00, %p_0_i_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="4376" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3676  %prefact_5_1 = fmul double %tmp_39_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="4377" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3765  %prefact_5_2 = fmul double %tmp_39_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="4378" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3854  %prefact_5_3 = fmul double %tmp_39_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="4379" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3943  %prefact_5_4 = fmul double %tmp_39_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="4380" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4032  %prefact_5_6 = fmul double %tmp_39_5_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="4381" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4121  %prefact_5_7 = fmul double %tmp_39_5_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="4382" st_id="32" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4210  %prefact_5_8 = fmul double %tmp_39_5_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="4383" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4304  %tmp_39_6 = fdiv double -1.000000e+00, %p_0_i_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="4384" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4384  %prefact_6_1 = fmul double %tmp_39_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="4385" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4473  %prefact_6_2 = fmul double %tmp_39_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="4386" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4562  %prefact_6_3 = fmul double %tmp_39_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="4387" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4651  %prefact_6_4 = fmul double %tmp_39_6_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="4388" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5012  %tmp_39_7 = fdiv double -1.000000e+00, %p_0_i_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="4389" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5092  %prefact_7_1 = fmul double %tmp_39_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="4390" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5181  %prefact_7_2 = fmul double %tmp_39_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="4391" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5270  %prefact_7_3 = fmul double %tmp_39_7_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="4392" st_id="32" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5359  %prefact_7_4 = fmul double %tmp_39_7_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="4393" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5625  %tmp_39_7_8 = fdiv double -1.000000e+00, %p_0_i_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="4394" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5720  %tmp_39_8 = fdiv double -1.000000e+00, %p_0_i_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="4395" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5800  %prefact_8_1 = fmul double %tmp_39_8_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="4396" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5889  %prefact_8_2 = fmul double %tmp_39_8_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="4397" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5978  %prefact_8_3 = fmul double %tmp_39_8_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="4398" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6067  %prefact_8_4 = fmul double %tmp_39_8_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="4399" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6155  %tmp_39_8_5 = fdiv double -1.000000e+00, %p_0_i_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="4400" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6244  %tmp_39_8_6 = fdiv double -1.000000e+00, %p_0_i_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="4401" st_id="32" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6333  %tmp_39_8_7 = fdiv double -1.000000e+00, %p_0_i_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="4402" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:486  %prefact_0_6 = fmul double %tmp_39_0_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="4403" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:578  %prefact_0_7 = fmul double %tmp_39_0_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="4404" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:670  %prefact_0_8 = fmul double %tmp_39_0_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="4405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:765  %ireg_V_1 = bitcast double %tmp_39_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="4406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:766  %tmp_650 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="4407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:767  %tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="4408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:768  %p_Result_40_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1"/></StgValue>
</operation>

<operation id="4409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:769  %tmp_42_1 = zext i11 %p_Result_40_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="4410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:770  %tmp_652 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="4411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:771  %tmp_65 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_652)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="4412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:772  %p_Result_45_1 = zext i53 %tmp_65 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1"/></StgValue>
</operation>

<operation id="4413" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:773  %man_V_1_1 = sub i54 0, %p_Result_45_1

]]></Node>
<StgValue><ssdm name="man_V_1_1"/></StgValue>
</operation>

<operation id="4414" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:774  %man_V_2_1 = select i1 %tmp_651, i54 %man_V_1_1, i54 %p_Result_45_1

]]></Node>
<StgValue><ssdm name="man_V_2_1"/></StgValue>
</operation>

<operation id="4415" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:775  %tmp_44_1 = icmp eq i63 %tmp_650, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="4416" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:776  %F2_1 = sub i12 1075, %tmp_42_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="4417" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:777  %tmp_46_1 = icmp sgt i12 %F2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="4418" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:778  %tmp_47_1 = add i12 -14, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_47_1"/></StgValue>
</operation>

<operation id="4419" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:779  %tmp_48_1 = sub i12 14, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="4420" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:780  %sh_amt_1 = select i1 %tmp_46_1, i12 %tmp_47_1, i12 %tmp_48_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="4421" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:781  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="4422" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:782  %tmp_49_1 = icmp eq i12 %F2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="4423" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:783  %tmp_653 = trunc i54 %man_V_2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="4424" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:784  %tmp_51_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="4425" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:785  %tmp_53_1 = icmp ult i12 %sh_amt_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="4426" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:786  %tmp_54_1 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="4427" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:787  %tmp_55_1 = ashr i54 %man_V_2_1, %tmp_54_1

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="4428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:788  %tmp_654 = trunc i54 %tmp_55_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="4429" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:789  %storemerge_1 = select i1 %tmp_651, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1"/></StgValue>
</operation>

<operation id="4430" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:790  %tmp_57_1 = sext i27 %tmp_653 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="4431" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:791  %tmp_58_1 = shl i32 %tmp_57_1, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="4432" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:792  %tmp_655 = trunc i32 %tmp_58_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="4433" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:793  %sel_tmp72 = xor i1 %tmp_44_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp72"/></StgValue>
</operation>

<operation id="4434" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:794  %sel_tmp73 = and i1 %tmp_49_1, %sel_tmp72

]]></Node>
<StgValue><ssdm name="sel_tmp73"/></StgValue>
</operation>

<operation id="4435" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:795  %sel_tmp206_demorgan = or i1 %tmp_44_1, %tmp_49_1

]]></Node>
<StgValue><ssdm name="sel_tmp206_demorgan"/></StgValue>
</operation>

<operation id="4436" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:796  %sel_tmp74 = xor i1 %sel_tmp206_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp74"/></StgValue>
</operation>

<operation id="4437" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:797  %sel_tmp75 = and i1 %tmp_46_1, %sel_tmp74

]]></Node>
<StgValue><ssdm name="sel_tmp75"/></StgValue>
</operation>

<operation id="4438" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:798  %sel_tmp76 = xor i1 %tmp_51_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp76"/></StgValue>
</operation>

<operation id="4439" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:799  %sel_tmp77 = and i1 %sel_tmp75, %sel_tmp76

]]></Node>
<StgValue><ssdm name="sel_tmp77"/></StgValue>
</operation>

<operation id="4440" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:800  %sel_tmp78 = and i1 %sel_tmp75, %tmp_51_1

]]></Node>
<StgValue><ssdm name="sel_tmp78"/></StgValue>
</operation>

<operation id="4441" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:801  %sel_tmp221_demorgan = or i1 %sel_tmp206_demorgan, %tmp_46_1

]]></Node>
<StgValue><ssdm name="sel_tmp221_demorgan"/></StgValue>
</operation>

<operation id="4442" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:802  %sel_tmp79 = xor i1 %sel_tmp221_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp79"/></StgValue>
</operation>

<operation id="4443" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:803  %sel_tmp80 = and i1 %tmp_53_1, %sel_tmp79

]]></Node>
<StgValue><ssdm name="sel_tmp80"/></StgValue>
</operation>

<operation id="4444" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:804  %newSel32 = select i1 %sel_tmp80, i27 %tmp_655, i27 %tmp_654

]]></Node>
<StgValue><ssdm name="newSel32"/></StgValue>
</operation>

<operation id="4445" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:805  %or_cond24 = or i1 %sel_tmp80, %sel_tmp78

]]></Node>
<StgValue><ssdm name="or_cond24"/></StgValue>
</operation>

<operation id="4446" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:806  %newSel33 = select i1 %sel_tmp77, i27 %storemerge_1, i27 %tmp_653

]]></Node>
<StgValue><ssdm name="newSel33"/></StgValue>
</operation>

<operation id="4447" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:807  %or_cond25 = or i1 %sel_tmp77, %sel_tmp73

]]></Node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="4448" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:808  %newSel34 = select i1 %or_cond24, i27 %newSel32, i27 %newSel33

]]></Node>
<StgValue><ssdm name="newSel34"/></StgValue>
</operation>

<operation id="4449" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:809  %or_cond26 = or i1 %or_cond24, %or_cond25

]]></Node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>

<operation id="4450" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:810  %newSel35 = select i1 %or_cond26, i27 %newSel34, i27 0

]]></Node>
<StgValue><ssdm name="newSel35"/></StgValue>
</operation>

<operation id="4451" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1200  %prefact_1_6 = fmul double %tmp_39_1_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="4452" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1289  %prefact_1_7 = fmul double %tmp_39_1_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="4453" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1378  %prefact_1_8 = fmul double %tmp_39_1_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="4454" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1473  %ireg_V_2 = bitcast double %tmp_39_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="4455" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1474  %tmp_714 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="4456" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1475  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="4457" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1476  %p_Result_40_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2"/></StgValue>
</operation>

<operation id="4458" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1477  %tmp_42_2 = zext i11 %p_Result_40_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="4459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1478  %tmp_716 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="4460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1479  %tmp_130 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_716)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1480  %p_Result_45_2 = zext i53 %tmp_130 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2"/></StgValue>
</operation>

<operation id="4462" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1481  %man_V_1_2 = sub i54 0, %p_Result_45_2

]]></Node>
<StgValue><ssdm name="man_V_1_2"/></StgValue>
</operation>

<operation id="4463" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1482  %man_V_2_2 = select i1 %tmp_715, i54 %man_V_1_2, i54 %p_Result_45_2

]]></Node>
<StgValue><ssdm name="man_V_2_2"/></StgValue>
</operation>

<operation id="4464" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1483  %tmp_44_2 = icmp eq i63 %tmp_714, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="4465" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1484  %F2_2 = sub i12 1075, %tmp_42_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="4466" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1485  %tmp_46_2 = icmp sgt i12 %F2_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="4467" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1486  %tmp_47_2 = add i12 -14, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_47_2"/></StgValue>
</operation>

<operation id="4468" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1487  %tmp_48_2 = sub i12 14, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="4469" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1488  %sh_amt_2 = select i1 %tmp_46_2, i12 %tmp_47_2, i12 %tmp_48_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="4470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1489  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="4471" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1490  %tmp_49_2 = icmp eq i12 %F2_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="4472" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1491  %tmp_717 = trunc i54 %man_V_2_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="4473" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1492  %tmp_51_2 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="4474" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1493  %tmp_53_2 = icmp ult i12 %sh_amt_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="4475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1494  %tmp_54_2 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="4476" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1495  %tmp_55_2 = ashr i54 %man_V_2_2, %tmp_54_2

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="4477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1496  %tmp_718 = trunc i54 %tmp_55_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="4478" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1497  %storemerge_2 = select i1 %tmp_715, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2"/></StgValue>
</operation>

<operation id="4479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1498  %tmp_57_2 = sext i27 %tmp_717 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="4480" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1499  %tmp_58_2 = shl i32 %tmp_57_2, %sh_amt_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="4481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1500  %tmp_719 = trunc i32 %tmp_58_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="4482" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1501  %sel_tmp144 = xor i1 %tmp_44_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp144"/></StgValue>
</operation>

<operation id="4483" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1502  %sel_tmp145 = and i1 %tmp_49_2, %sel_tmp144

]]></Node>
<StgValue><ssdm name="sel_tmp145"/></StgValue>
</operation>

<operation id="4484" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1503  %sel_tmp406_demorgan = or i1 %tmp_44_2, %tmp_49_2

]]></Node>
<StgValue><ssdm name="sel_tmp406_demorgan"/></StgValue>
</operation>

<operation id="4485" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1504  %sel_tmp146 = xor i1 %sel_tmp406_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp146"/></StgValue>
</operation>

<operation id="4486" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1505  %sel_tmp147 = and i1 %tmp_46_2, %sel_tmp146

]]></Node>
<StgValue><ssdm name="sel_tmp147"/></StgValue>
</operation>

<operation id="4487" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1506  %sel_tmp148 = xor i1 %tmp_51_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp148"/></StgValue>
</operation>

<operation id="4488" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1507  %sel_tmp149 = and i1 %sel_tmp147, %sel_tmp148

]]></Node>
<StgValue><ssdm name="sel_tmp149"/></StgValue>
</operation>

<operation id="4489" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1508  %sel_tmp150 = and i1 %sel_tmp147, %tmp_51_2

]]></Node>
<StgValue><ssdm name="sel_tmp150"/></StgValue>
</operation>

<operation id="4490" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1509  %sel_tmp421_demorgan = or i1 %sel_tmp406_demorgan, %tmp_46_2

]]></Node>
<StgValue><ssdm name="sel_tmp421_demorgan"/></StgValue>
</operation>

<operation id="4491" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1510  %sel_tmp151 = xor i1 %sel_tmp421_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp151"/></StgValue>
</operation>

<operation id="4492" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1511  %sel_tmp152 = and i1 %tmp_53_2, %sel_tmp151

]]></Node>
<StgValue><ssdm name="sel_tmp152"/></StgValue>
</operation>

<operation id="4493" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1512  %newSel64 = select i1 %sel_tmp152, i27 %tmp_719, i27 %tmp_718

]]></Node>
<StgValue><ssdm name="newSel64"/></StgValue>
</operation>

<operation id="4494" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1513  %or_cond48 = or i1 %sel_tmp152, %sel_tmp150

]]></Node>
<StgValue><ssdm name="or_cond48"/></StgValue>
</operation>

<operation id="4495" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1514  %newSel65 = select i1 %sel_tmp149, i27 %storemerge_2, i27 %tmp_717

]]></Node>
<StgValue><ssdm name="newSel65"/></StgValue>
</operation>

<operation id="4496" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1515  %or_cond49 = or i1 %sel_tmp149, %sel_tmp145

]]></Node>
<StgValue><ssdm name="or_cond49"/></StgValue>
</operation>

<operation id="4497" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1516  %newSel66 = select i1 %or_cond48, i27 %newSel64, i27 %newSel65

]]></Node>
<StgValue><ssdm name="newSel66"/></StgValue>
</operation>

<operation id="4498" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1517  %or_cond50 = or i1 %or_cond48, %or_cond49

]]></Node>
<StgValue><ssdm name="or_cond50"/></StgValue>
</operation>

<operation id="4499" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1518  %newSel67 = select i1 %or_cond50, i27 %newSel66, i27 0

]]></Node>
<StgValue><ssdm name="newSel67"/></StgValue>
</operation>

<operation id="4500" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1731  %ireg_V_2_4 = bitcast double %prefact_2_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_4"/></StgValue>
</operation>

<operation id="4501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1732  %tmp_738 = trunc i64 %ireg_V_2_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="4502" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1733  %tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="4503" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1734  %p_Result_40_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_4"/></StgValue>
</operation>

<operation id="4504" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1735  %tmp_42_2_4 = zext i11 %p_Result_40_2_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_4"/></StgValue>
</operation>

<operation id="4505" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1736  %tmp_740 = trunc i64 %ireg_V_2_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="4506" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1737  %tmp_135 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_740)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="4507" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1738  %p_Result_45_2_4 = zext i53 %tmp_135 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_4"/></StgValue>
</operation>

<operation id="4508" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1739  %man_V_1_2_4 = sub i54 0, %p_Result_45_2_4

]]></Node>
<StgValue><ssdm name="man_V_1_2_4"/></StgValue>
</operation>

<operation id="4509" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1740  %man_V_2_2_4 = select i1 %tmp_739, i54 %man_V_1_2_4, i54 %p_Result_45_2_4

]]></Node>
<StgValue><ssdm name="man_V_2_2_4"/></StgValue>
</operation>

<operation id="4510" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1741  %tmp_44_2_4 = icmp eq i63 %tmp_738, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="4511" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1742  %F2_2_4 = sub i12 1075, %tmp_42_2_4

]]></Node>
<StgValue><ssdm name="F2_2_4"/></StgValue>
</operation>

<operation id="4512" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1743  %tmp_46_2_4 = icmp sgt i12 %F2_2_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_4"/></StgValue>
</operation>

<operation id="4513" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1744  %tmp_47_2_4 = add i12 -14, %F2_2_4

]]></Node>
<StgValue><ssdm name="tmp_47_2_4"/></StgValue>
</operation>

<operation id="4514" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1745  %tmp_48_2_4 = sub i12 14, %F2_2_4

]]></Node>
<StgValue><ssdm name="tmp_48_2_4"/></StgValue>
</operation>

<operation id="4515" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1746  %sh_amt_2_4 = select i1 %tmp_46_2_4, i12 %tmp_47_2_4, i12 %tmp_48_2_4

]]></Node>
<StgValue><ssdm name="sh_amt_2_4"/></StgValue>
</operation>

<operation id="4516" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1747  %sh_amt_2_4_cast = sext i12 %sh_amt_2_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_4_cast"/></StgValue>
</operation>

<operation id="4517" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1748  %tmp_49_2_4 = icmp eq i12 %F2_2_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_4"/></StgValue>
</operation>

<operation id="4518" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1749  %tmp_741 = trunc i54 %man_V_2_2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="4519" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1750  %tmp_51_2_4 = icmp ult i12 %sh_amt_2_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_4"/></StgValue>
</operation>

<operation id="4520" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1751  %tmp_53_2_4 = icmp ult i12 %sh_amt_2_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_4"/></StgValue>
</operation>

<operation id="4521" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1752  %tmp_54_2_4 = zext i32 %sh_amt_2_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_4"/></StgValue>
</operation>

<operation id="4522" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1753  %tmp_55_2_4 = ashr i54 %man_V_2_2_4, %tmp_54_2_4

]]></Node>
<StgValue><ssdm name="tmp_55_2_4"/></StgValue>
</operation>

<operation id="4523" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1754  %tmp_742 = trunc i54 %tmp_55_2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="4524" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1755  %storemerge_2_4 = select i1 %tmp_739, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_4"/></StgValue>
</operation>

<operation id="4525" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1756  %tmp_57_2_4 = sext i27 %tmp_741 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_4"/></StgValue>
</operation>

<operation id="4526" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1757  %tmp_58_2_4 = shl i32 %tmp_57_2_4, %sh_amt_2_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_4"/></StgValue>
</operation>

<operation id="4527" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1758  %tmp_743 = trunc i32 %tmp_58_2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="4528" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1759  %sel_tmp171 = xor i1 %tmp_44_2_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp171"/></StgValue>
</operation>

<operation id="4529" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1760  %sel_tmp172 = and i1 %tmp_49_2_4, %sel_tmp171

]]></Node>
<StgValue><ssdm name="sel_tmp172"/></StgValue>
</operation>

<operation id="4530" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1761  %sel_tmp481_demorgan = or i1 %tmp_44_2_4, %tmp_49_2_4

]]></Node>
<StgValue><ssdm name="sel_tmp481_demorgan"/></StgValue>
</operation>

<operation id="4531" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1762  %sel_tmp173 = xor i1 %sel_tmp481_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp173"/></StgValue>
</operation>

<operation id="4532" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1763  %sel_tmp174 = and i1 %tmp_46_2_4, %sel_tmp173

]]></Node>
<StgValue><ssdm name="sel_tmp174"/></StgValue>
</operation>

<operation id="4533" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1764  %sel_tmp175 = xor i1 %tmp_51_2_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp175"/></StgValue>
</operation>

<operation id="4534" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1765  %sel_tmp176 = and i1 %sel_tmp174, %sel_tmp175

]]></Node>
<StgValue><ssdm name="sel_tmp176"/></StgValue>
</operation>

<operation id="4535" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1766  %sel_tmp177 = and i1 %sel_tmp174, %tmp_51_2_4

]]></Node>
<StgValue><ssdm name="sel_tmp177"/></StgValue>
</operation>

<operation id="4536" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1767  %sel_tmp496_demorgan = or i1 %sel_tmp481_demorgan, %tmp_46_2_4

]]></Node>
<StgValue><ssdm name="sel_tmp496_demorgan"/></StgValue>
</operation>

<operation id="4537" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1768  %sel_tmp178 = xor i1 %sel_tmp496_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp178"/></StgValue>
</operation>

<operation id="4538" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1769  %sel_tmp179 = and i1 %tmp_53_2_4, %sel_tmp178

]]></Node>
<StgValue><ssdm name="sel_tmp179"/></StgValue>
</operation>

<operation id="4539" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1770  %newSel76 = select i1 %sel_tmp179, i27 %tmp_743, i27 %tmp_742

]]></Node>
<StgValue><ssdm name="newSel76"/></StgValue>
</operation>

<operation id="4540" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1771  %or_cond57 = or i1 %sel_tmp179, %sel_tmp177

]]></Node>
<StgValue><ssdm name="or_cond57"/></StgValue>
</operation>

<operation id="4541" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1772  %newSel77 = select i1 %sel_tmp176, i27 %storemerge_2_4, i27 %tmp_741

]]></Node>
<StgValue><ssdm name="newSel77"/></StgValue>
</operation>

<operation id="4542" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1773  %or_cond58 = or i1 %sel_tmp176, %sel_tmp172

]]></Node>
<StgValue><ssdm name="or_cond58"/></StgValue>
</operation>

<operation id="4543" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1774  %newSel78 = select i1 %or_cond57, i27 %newSel76, i27 %newSel77

]]></Node>
<StgValue><ssdm name="newSel78"/></StgValue>
</operation>

<operation id="4544" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1775  %or_cond59 = or i1 %or_cond57, %or_cond58

]]></Node>
<StgValue><ssdm name="or_cond59"/></StgValue>
</operation>

<operation id="4545" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1776  %newSel79 = select i1 %or_cond59, i27 %newSel78, i27 0

]]></Node>
<StgValue><ssdm name="newSel79"/></StgValue>
</operation>

<operation id="4546" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1820  %ireg_V_2_5 = bitcast double %prefact_2_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_5"/></StgValue>
</operation>

<operation id="4547" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1821  %tmp_746 = trunc i64 %ireg_V_2_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="4548" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1822  %tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="4549" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1823  %p_Result_40_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_5"/></StgValue>
</operation>

<operation id="4550" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1824  %tmp_42_2_5 = zext i11 %p_Result_40_2_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_5"/></StgValue>
</operation>

<operation id="4551" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1825  %tmp_748 = trunc i64 %ireg_V_2_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="4552" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1826  %tmp_136 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_748)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4553" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1827  %p_Result_45_2_5 = zext i53 %tmp_136 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_5"/></StgValue>
</operation>

<operation id="4554" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1828  %man_V_1_2_5 = sub i54 0, %p_Result_45_2_5

]]></Node>
<StgValue><ssdm name="man_V_1_2_5"/></StgValue>
</operation>

<operation id="4555" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1829  %man_V_2_2_5 = select i1 %tmp_747, i54 %man_V_1_2_5, i54 %p_Result_45_2_5

]]></Node>
<StgValue><ssdm name="man_V_2_2_5"/></StgValue>
</operation>

<operation id="4556" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1830  %tmp_44_2_5 = icmp eq i63 %tmp_746, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="4557" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1831  %F2_2_5 = sub i12 1075, %tmp_42_2_5

]]></Node>
<StgValue><ssdm name="F2_2_5"/></StgValue>
</operation>

<operation id="4558" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1832  %tmp_46_2_5 = icmp sgt i12 %F2_2_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_5"/></StgValue>
</operation>

<operation id="4559" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1833  %tmp_47_2_5 = add i12 -14, %F2_2_5

]]></Node>
<StgValue><ssdm name="tmp_47_2_5"/></StgValue>
</operation>

<operation id="4560" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1834  %tmp_48_2_5 = sub i12 14, %F2_2_5

]]></Node>
<StgValue><ssdm name="tmp_48_2_5"/></StgValue>
</operation>

<operation id="4561" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1835  %sh_amt_2_5 = select i1 %tmp_46_2_5, i12 %tmp_47_2_5, i12 %tmp_48_2_5

]]></Node>
<StgValue><ssdm name="sh_amt_2_5"/></StgValue>
</operation>

<operation id="4562" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1836  %sh_amt_2_5_cast = sext i12 %sh_amt_2_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_5_cast"/></StgValue>
</operation>

<operation id="4563" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1837  %tmp_49_2_5 = icmp eq i12 %F2_2_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_5"/></StgValue>
</operation>

<operation id="4564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1838  %tmp_749 = trunc i54 %man_V_2_2_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="4565" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1839  %tmp_51_2_5 = icmp ult i12 %sh_amt_2_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_5"/></StgValue>
</operation>

<operation id="4566" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1840  %tmp_53_2_5 = icmp ult i12 %sh_amt_2_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_5"/></StgValue>
</operation>

<operation id="4567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1841  %tmp_54_2_5 = zext i32 %sh_amt_2_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_5"/></StgValue>
</operation>

<operation id="4568" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1842  %tmp_55_2_5 = ashr i54 %man_V_2_2_5, %tmp_54_2_5

]]></Node>
<StgValue><ssdm name="tmp_55_2_5"/></StgValue>
</operation>

<operation id="4569" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1843  %tmp_750 = trunc i54 %tmp_55_2_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="4570" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1844  %storemerge_2_5 = select i1 %tmp_747, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_5"/></StgValue>
</operation>

<operation id="4571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1845  %tmp_57_2_5 = sext i27 %tmp_749 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_5"/></StgValue>
</operation>

<operation id="4572" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1846  %tmp_58_2_5 = shl i32 %tmp_57_2_5, %sh_amt_2_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_5"/></StgValue>
</operation>

<operation id="4573" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1847  %tmp_751 = trunc i32 %tmp_58_2_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="4574" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1848  %sel_tmp180 = xor i1 %tmp_44_2_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp180"/></StgValue>
</operation>

<operation id="4575" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1849  %sel_tmp181 = and i1 %tmp_49_2_5, %sel_tmp180

]]></Node>
<StgValue><ssdm name="sel_tmp181"/></StgValue>
</operation>

<operation id="4576" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1850  %sel_tmp506_demorgan = or i1 %tmp_44_2_5, %tmp_49_2_5

]]></Node>
<StgValue><ssdm name="sel_tmp506_demorgan"/></StgValue>
</operation>

<operation id="4577" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1851  %sel_tmp182 = xor i1 %sel_tmp506_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp182"/></StgValue>
</operation>

<operation id="4578" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1852  %sel_tmp183 = and i1 %tmp_46_2_5, %sel_tmp182

]]></Node>
<StgValue><ssdm name="sel_tmp183"/></StgValue>
</operation>

<operation id="4579" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1853  %sel_tmp184 = xor i1 %tmp_51_2_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp184"/></StgValue>
</operation>

<operation id="4580" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1854  %sel_tmp185 = and i1 %sel_tmp183, %sel_tmp184

]]></Node>
<StgValue><ssdm name="sel_tmp185"/></StgValue>
</operation>

<operation id="4581" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1855  %sel_tmp186 = and i1 %sel_tmp183, %tmp_51_2_5

]]></Node>
<StgValue><ssdm name="sel_tmp186"/></StgValue>
</operation>

<operation id="4582" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1856  %sel_tmp521_demorgan = or i1 %sel_tmp506_demorgan, %tmp_46_2_5

]]></Node>
<StgValue><ssdm name="sel_tmp521_demorgan"/></StgValue>
</operation>

<operation id="4583" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1857  %sel_tmp187 = xor i1 %sel_tmp521_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp187"/></StgValue>
</operation>

<operation id="4584" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1858  %sel_tmp188 = and i1 %tmp_53_2_5, %sel_tmp187

]]></Node>
<StgValue><ssdm name="sel_tmp188"/></StgValue>
</operation>

<operation id="4585" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1859  %newSel80 = select i1 %sel_tmp188, i27 %tmp_751, i27 %tmp_750

]]></Node>
<StgValue><ssdm name="newSel80"/></StgValue>
</operation>

<operation id="4586" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1860  %or_cond60 = or i1 %sel_tmp188, %sel_tmp186

]]></Node>
<StgValue><ssdm name="or_cond60"/></StgValue>
</operation>

<operation id="4587" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1861  %newSel81 = select i1 %sel_tmp185, i27 %storemerge_2_5, i27 %tmp_749

]]></Node>
<StgValue><ssdm name="newSel81"/></StgValue>
</operation>

<operation id="4588" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1862  %or_cond61 = or i1 %sel_tmp185, %sel_tmp181

]]></Node>
<StgValue><ssdm name="or_cond61"/></StgValue>
</operation>

<operation id="4589" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1863  %newSel82 = select i1 %or_cond60, i27 %newSel80, i27 %newSel81

]]></Node>
<StgValue><ssdm name="newSel82"/></StgValue>
</operation>

<operation id="4590" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1864  %or_cond62 = or i1 %or_cond60, %or_cond61

]]></Node>
<StgValue><ssdm name="or_cond62"/></StgValue>
</operation>

<operation id="4591" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1865  %newSel83 = select i1 %or_cond62, i27 %newSel82, i27 0

]]></Node>
<StgValue><ssdm name="newSel83"/></StgValue>
</operation>

<operation id="4592" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1908  %prefact_2_6 = fmul double %tmp_39_2_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="4593" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1997  %prefact_2_7 = fmul double %tmp_39_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="4594" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2086  %prefact_2_8 = fmul double %tmp_39_2_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="4595" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2181  %ireg_V_3 = bitcast double %tmp_39_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="4596" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2182  %tmp_778 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="4597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2183  %tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="4598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2184  %p_Result_40_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3"/></StgValue>
</operation>

<operation id="4599" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2185  %tmp_42_3 = zext i11 %p_Result_40_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="4600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2186  %tmp_780 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="4601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2187  %tmp_140 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_780)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="4602" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2188  %p_Result_45_3 = zext i53 %tmp_140 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3"/></StgValue>
</operation>

<operation id="4603" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2189  %man_V_1_3 = sub i54 0, %p_Result_45_3

]]></Node>
<StgValue><ssdm name="man_V_1_3"/></StgValue>
</operation>

<operation id="4604" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2190  %man_V_2_3 = select i1 %tmp_779, i54 %man_V_1_3, i54 %p_Result_45_3

]]></Node>
<StgValue><ssdm name="man_V_2_3"/></StgValue>
</operation>

<operation id="4605" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2191  %tmp_44_3 = icmp eq i63 %tmp_778, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="4606" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2192  %F2_3 = sub i12 1075, %tmp_42_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="4607" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2193  %tmp_46_3 = icmp sgt i12 %F2_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="4608" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2194  %tmp_47_3 = add i12 -14, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_47_3"/></StgValue>
</operation>

<operation id="4609" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2195  %tmp_48_3 = sub i12 14, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="4610" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2196  %sh_amt_3 = select i1 %tmp_46_3, i12 %tmp_47_3, i12 %tmp_48_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="4611" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2197  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="4612" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2198  %tmp_49_3 = icmp eq i12 %F2_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="4613" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2199  %tmp_781 = trunc i54 %man_V_2_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="4614" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2200  %tmp_51_3 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="4615" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2201  %tmp_53_3 = icmp ult i12 %sh_amt_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="4616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2202  %tmp_54_3 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3"/></StgValue>
</operation>

<operation id="4617" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2203  %tmp_55_3 = ashr i54 %man_V_2_3, %tmp_54_3

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="4618" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2204  %tmp_782 = trunc i54 %tmp_55_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="4619" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2205  %storemerge_3 = select i1 %tmp_779, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3"/></StgValue>
</operation>

<operation id="4620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2206  %tmp_57_3 = sext i27 %tmp_781 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="4621" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2207  %tmp_58_3 = shl i32 %tmp_57_3, %sh_amt_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="4622" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2208  %tmp_783 = trunc i32 %tmp_58_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="4623" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2209  %sel_tmp216 = xor i1 %tmp_44_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp216"/></StgValue>
</operation>

<operation id="4624" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2210  %sel_tmp217 = and i1 %tmp_49_3, %sel_tmp216

]]></Node>
<StgValue><ssdm name="sel_tmp217"/></StgValue>
</operation>

<operation id="4625" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2211  %sel_tmp606_demorgan = or i1 %tmp_44_3, %tmp_49_3

]]></Node>
<StgValue><ssdm name="sel_tmp606_demorgan"/></StgValue>
</operation>

<operation id="4626" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2212  %sel_tmp218 = xor i1 %sel_tmp606_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp218"/></StgValue>
</operation>

<operation id="4627" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2213  %sel_tmp219 = and i1 %tmp_46_3, %sel_tmp218

]]></Node>
<StgValue><ssdm name="sel_tmp219"/></StgValue>
</operation>

<operation id="4628" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2214  %sel_tmp220 = xor i1 %tmp_51_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp220"/></StgValue>
</operation>

<operation id="4629" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2215  %sel_tmp221 = and i1 %sel_tmp219, %sel_tmp220

]]></Node>
<StgValue><ssdm name="sel_tmp221"/></StgValue>
</operation>

<operation id="4630" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2216  %sel_tmp222 = and i1 %sel_tmp219, %tmp_51_3

]]></Node>
<StgValue><ssdm name="sel_tmp222"/></StgValue>
</operation>

<operation id="4631" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2217  %sel_tmp621_demorgan = or i1 %sel_tmp606_demorgan, %tmp_46_3

]]></Node>
<StgValue><ssdm name="sel_tmp621_demorgan"/></StgValue>
</operation>

<operation id="4632" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2218  %sel_tmp223 = xor i1 %sel_tmp621_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp223"/></StgValue>
</operation>

<operation id="4633" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2219  %sel_tmp224 = and i1 %tmp_53_3, %sel_tmp223

]]></Node>
<StgValue><ssdm name="sel_tmp224"/></StgValue>
</operation>

<operation id="4634" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2220  %newSel96 = select i1 %sel_tmp224, i27 %tmp_783, i27 %tmp_782

]]></Node>
<StgValue><ssdm name="newSel96"/></StgValue>
</operation>

<operation id="4635" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2221  %or_cond72 = or i1 %sel_tmp224, %sel_tmp222

]]></Node>
<StgValue><ssdm name="or_cond72"/></StgValue>
</operation>

<operation id="4636" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2222  %newSel97 = select i1 %sel_tmp221, i27 %storemerge_3, i27 %tmp_781

]]></Node>
<StgValue><ssdm name="newSel97"/></StgValue>
</operation>

<operation id="4637" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2223  %or_cond73 = or i1 %sel_tmp221, %sel_tmp217

]]></Node>
<StgValue><ssdm name="or_cond73"/></StgValue>
</operation>

<operation id="4638" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2224  %newSel98 = select i1 %or_cond72, i27 %newSel96, i27 %newSel97

]]></Node>
<StgValue><ssdm name="newSel98"/></StgValue>
</operation>

<operation id="4639" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2225  %or_cond74 = or i1 %or_cond72, %or_cond73

]]></Node>
<StgValue><ssdm name="or_cond74"/></StgValue>
</operation>

<operation id="4640" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2226  %newSel99 = select i1 %or_cond74, i27 %newSel98, i27 0

]]></Node>
<StgValue><ssdm name="newSel99"/></StgValue>
</operation>

<operation id="4641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2261  %ireg_V_3_1 = bitcast double %prefact_3_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_1"/></StgValue>
</operation>

<operation id="4642" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2262  %tmp_786 = trunc i64 %ireg_V_3_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="4643" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2263  %tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="4644" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2264  %p_Result_40_3_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_1"/></StgValue>
</operation>

<operation id="4645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2265  %tmp_42_3_1 = zext i11 %p_Result_40_3_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_1"/></StgValue>
</operation>

<operation id="4646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2266  %tmp_788 = trunc i64 %ireg_V_3_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="4647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2267  %tmp_141 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_788)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="4648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2268  %p_Result_45_3_1 = zext i53 %tmp_141 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_1"/></StgValue>
</operation>

<operation id="4649" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2269  %man_V_1_3_1 = sub i54 0, %p_Result_45_3_1

]]></Node>
<StgValue><ssdm name="man_V_1_3_1"/></StgValue>
</operation>

<operation id="4650" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2270  %man_V_2_3_1 = select i1 %tmp_787, i54 %man_V_1_3_1, i54 %p_Result_45_3_1

]]></Node>
<StgValue><ssdm name="man_V_2_3_1"/></StgValue>
</operation>

<operation id="4651" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2271  %tmp_44_3_1 = icmp eq i63 %tmp_786, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="4652" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2272  %F2_3_1 = sub i12 1075, %tmp_42_3_1

]]></Node>
<StgValue><ssdm name="F2_3_1"/></StgValue>
</operation>

<operation id="4653" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2273  %tmp_46_3_1 = icmp sgt i12 %F2_3_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_1"/></StgValue>
</operation>

<operation id="4654" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2274  %tmp_47_3_1 = add i12 -14, %F2_3_1

]]></Node>
<StgValue><ssdm name="tmp_47_3_1"/></StgValue>
</operation>

<operation id="4655" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2275  %tmp_48_3_1 = sub i12 14, %F2_3_1

]]></Node>
<StgValue><ssdm name="tmp_48_3_1"/></StgValue>
</operation>

<operation id="4656" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2276  %sh_amt_3_1 = select i1 %tmp_46_3_1, i12 %tmp_47_3_1, i12 %tmp_48_3_1

]]></Node>
<StgValue><ssdm name="sh_amt_3_1"/></StgValue>
</operation>

<operation id="4657" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2277  %sh_amt_3_1_cast = sext i12 %sh_amt_3_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_1_cast"/></StgValue>
</operation>

<operation id="4658" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2278  %tmp_49_3_1 = icmp eq i12 %F2_3_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_1"/></StgValue>
</operation>

<operation id="4659" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2279  %tmp_789 = trunc i54 %man_V_2_3_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="4660" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2280  %tmp_51_3_1 = icmp ult i12 %sh_amt_3_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_1"/></StgValue>
</operation>

<operation id="4661" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2281  %tmp_53_3_1 = icmp ult i12 %sh_amt_3_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_1"/></StgValue>
</operation>

<operation id="4662" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2282  %tmp_54_3_1 = zext i32 %sh_amt_3_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_1"/></StgValue>
</operation>

<operation id="4663" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2283  %tmp_55_3_1 = ashr i54 %man_V_2_3_1, %tmp_54_3_1

]]></Node>
<StgValue><ssdm name="tmp_55_3_1"/></StgValue>
</operation>

<operation id="4664" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2284  %tmp_790 = trunc i54 %tmp_55_3_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="4665" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2285  %storemerge_3_1 = select i1 %tmp_787, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_1"/></StgValue>
</operation>

<operation id="4666" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2286  %tmp_57_3_1 = sext i27 %tmp_789 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_1"/></StgValue>
</operation>

<operation id="4667" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2287  %tmp_58_3_1 = shl i32 %tmp_57_3_1, %sh_amt_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_1"/></StgValue>
</operation>

<operation id="4668" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2288  %tmp_791 = trunc i32 %tmp_58_3_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="4669" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2289  %sel_tmp225 = xor i1 %tmp_44_3_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp225"/></StgValue>
</operation>

<operation id="4670" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2290  %sel_tmp226 = and i1 %tmp_49_3_1, %sel_tmp225

]]></Node>
<StgValue><ssdm name="sel_tmp226"/></StgValue>
</operation>

<operation id="4671" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2291  %sel_tmp631_demorgan = or i1 %tmp_44_3_1, %tmp_49_3_1

]]></Node>
<StgValue><ssdm name="sel_tmp631_demorgan"/></StgValue>
</operation>

<operation id="4672" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2292  %sel_tmp227 = xor i1 %sel_tmp631_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp227"/></StgValue>
</operation>

<operation id="4673" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2293  %sel_tmp228 = and i1 %tmp_46_3_1, %sel_tmp227

]]></Node>
<StgValue><ssdm name="sel_tmp228"/></StgValue>
</operation>

<operation id="4674" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2294  %sel_tmp229 = xor i1 %tmp_51_3_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp229"/></StgValue>
</operation>

<operation id="4675" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2295  %sel_tmp230 = and i1 %sel_tmp228, %sel_tmp229

]]></Node>
<StgValue><ssdm name="sel_tmp230"/></StgValue>
</operation>

<operation id="4676" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2296  %sel_tmp231 = and i1 %sel_tmp228, %tmp_51_3_1

]]></Node>
<StgValue><ssdm name="sel_tmp231"/></StgValue>
</operation>

<operation id="4677" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2297  %sel_tmp646_demorgan = or i1 %sel_tmp631_demorgan, %tmp_46_3_1

]]></Node>
<StgValue><ssdm name="sel_tmp646_demorgan"/></StgValue>
</operation>

<operation id="4678" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2298  %sel_tmp232 = xor i1 %sel_tmp646_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp232"/></StgValue>
</operation>

<operation id="4679" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2299  %sel_tmp233 = and i1 %tmp_53_3_1, %sel_tmp232

]]></Node>
<StgValue><ssdm name="sel_tmp233"/></StgValue>
</operation>

<operation id="4680" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2300  %newSel100 = select i1 %sel_tmp233, i27 %tmp_791, i27 %tmp_790

]]></Node>
<StgValue><ssdm name="newSel100"/></StgValue>
</operation>

<operation id="4681" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2301  %or_cond75 = or i1 %sel_tmp233, %sel_tmp231

]]></Node>
<StgValue><ssdm name="or_cond75"/></StgValue>
</operation>

<operation id="4682" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2302  %newSel101 = select i1 %sel_tmp230, i27 %storemerge_3_1, i27 %tmp_789

]]></Node>
<StgValue><ssdm name="newSel101"/></StgValue>
</operation>

<operation id="4683" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2303  %or_cond76 = or i1 %sel_tmp230, %sel_tmp226

]]></Node>
<StgValue><ssdm name="or_cond76"/></StgValue>
</operation>

<operation id="4684" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2304  %newSel102 = select i1 %or_cond75, i27 %newSel100, i27 %newSel101

]]></Node>
<StgValue><ssdm name="newSel102"/></StgValue>
</operation>

<operation id="4685" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2305  %or_cond77 = or i1 %or_cond75, %or_cond76

]]></Node>
<StgValue><ssdm name="or_cond77"/></StgValue>
</operation>

<operation id="4686" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2306  %newSel103 = select i1 %or_cond77, i27 %newSel102, i27 0

]]></Node>
<StgValue><ssdm name="newSel103"/></StgValue>
</operation>

<operation id="4687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2350  %ireg_V_3_2 = bitcast double %prefact_3_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_2"/></StgValue>
</operation>

<operation id="4688" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2351  %tmp_794 = trunc i64 %ireg_V_3_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="4689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2352  %tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="4690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2353  %p_Result_40_3_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_2"/></StgValue>
</operation>

<operation id="4691" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2354  %tmp_42_3_2 = zext i11 %p_Result_40_3_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_2"/></StgValue>
</operation>

<operation id="4692" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2355  %tmp_796 = trunc i64 %ireg_V_3_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="4693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2356  %tmp_142 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_796)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="4694" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2357  %p_Result_45_3_2 = zext i53 %tmp_142 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_2"/></StgValue>
</operation>

<operation id="4695" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2358  %man_V_1_3_2 = sub i54 0, %p_Result_45_3_2

]]></Node>
<StgValue><ssdm name="man_V_1_3_2"/></StgValue>
</operation>

<operation id="4696" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2359  %man_V_2_3_2 = select i1 %tmp_795, i54 %man_V_1_3_2, i54 %p_Result_45_3_2

]]></Node>
<StgValue><ssdm name="man_V_2_3_2"/></StgValue>
</operation>

<operation id="4697" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2360  %tmp_44_3_2 = icmp eq i63 %tmp_794, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="4698" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2361  %F2_3_2 = sub i12 1075, %tmp_42_3_2

]]></Node>
<StgValue><ssdm name="F2_3_2"/></StgValue>
</operation>

<operation id="4699" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2362  %tmp_46_3_2 = icmp sgt i12 %F2_3_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_2"/></StgValue>
</operation>

<operation id="4700" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2363  %tmp_47_3_2 = add i12 -14, %F2_3_2

]]></Node>
<StgValue><ssdm name="tmp_47_3_2"/></StgValue>
</operation>

<operation id="4701" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2364  %tmp_48_3_2 = sub i12 14, %F2_3_2

]]></Node>
<StgValue><ssdm name="tmp_48_3_2"/></StgValue>
</operation>

<operation id="4702" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2365  %sh_amt_3_2 = select i1 %tmp_46_3_2, i12 %tmp_47_3_2, i12 %tmp_48_3_2

]]></Node>
<StgValue><ssdm name="sh_amt_3_2"/></StgValue>
</operation>

<operation id="4703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2366  %sh_amt_3_2_cast = sext i12 %sh_amt_3_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_2_cast"/></StgValue>
</operation>

<operation id="4704" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2367  %tmp_49_3_2 = icmp eq i12 %F2_3_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_2"/></StgValue>
</operation>

<operation id="4705" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2368  %tmp_797 = trunc i54 %man_V_2_3_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="4706" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2369  %tmp_51_3_2 = icmp ult i12 %sh_amt_3_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_2"/></StgValue>
</operation>

<operation id="4707" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2370  %tmp_53_3_2 = icmp ult i12 %sh_amt_3_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_2"/></StgValue>
</operation>

<operation id="4708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2371  %tmp_54_3_2 = zext i32 %sh_amt_3_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_2"/></StgValue>
</operation>

<operation id="4709" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2372  %tmp_55_3_2 = ashr i54 %man_V_2_3_2, %tmp_54_3_2

]]></Node>
<StgValue><ssdm name="tmp_55_3_2"/></StgValue>
</operation>

<operation id="4710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2373  %tmp_798 = trunc i54 %tmp_55_3_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="4711" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2374  %storemerge_3_2 = select i1 %tmp_795, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_2"/></StgValue>
</operation>

<operation id="4712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2375  %tmp_57_3_2 = sext i27 %tmp_797 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_2"/></StgValue>
</operation>

<operation id="4713" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2376  %tmp_58_3_2 = shl i32 %tmp_57_3_2, %sh_amt_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_2"/></StgValue>
</operation>

<operation id="4714" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2377  %tmp_799 = trunc i32 %tmp_58_3_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="4715" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2378  %sel_tmp234 = xor i1 %tmp_44_3_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp234"/></StgValue>
</operation>

<operation id="4716" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2379  %sel_tmp235 = and i1 %tmp_49_3_2, %sel_tmp234

]]></Node>
<StgValue><ssdm name="sel_tmp235"/></StgValue>
</operation>

<operation id="4717" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2380  %sel_tmp656_demorgan = or i1 %tmp_44_3_2, %tmp_49_3_2

]]></Node>
<StgValue><ssdm name="sel_tmp656_demorgan"/></StgValue>
</operation>

<operation id="4718" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2381  %sel_tmp236 = xor i1 %sel_tmp656_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp236"/></StgValue>
</operation>

<operation id="4719" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2382  %sel_tmp237 = and i1 %tmp_46_3_2, %sel_tmp236

]]></Node>
<StgValue><ssdm name="sel_tmp237"/></StgValue>
</operation>

<operation id="4720" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2383  %sel_tmp238 = xor i1 %tmp_51_3_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp238"/></StgValue>
</operation>

<operation id="4721" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2384  %sel_tmp239 = and i1 %sel_tmp237, %sel_tmp238

]]></Node>
<StgValue><ssdm name="sel_tmp239"/></StgValue>
</operation>

<operation id="4722" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2385  %sel_tmp240 = and i1 %sel_tmp237, %tmp_51_3_2

]]></Node>
<StgValue><ssdm name="sel_tmp240"/></StgValue>
</operation>

<operation id="4723" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2386  %sel_tmp671_demorgan = or i1 %sel_tmp656_demorgan, %tmp_46_3_2

]]></Node>
<StgValue><ssdm name="sel_tmp671_demorgan"/></StgValue>
</operation>

<operation id="4724" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2387  %sel_tmp241 = xor i1 %sel_tmp671_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp241"/></StgValue>
</operation>

<operation id="4725" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2388  %sel_tmp242 = and i1 %tmp_53_3_2, %sel_tmp241

]]></Node>
<StgValue><ssdm name="sel_tmp242"/></StgValue>
</operation>

<operation id="4726" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2389  %newSel104 = select i1 %sel_tmp242, i27 %tmp_799, i27 %tmp_798

]]></Node>
<StgValue><ssdm name="newSel104"/></StgValue>
</operation>

<operation id="4727" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2390  %or_cond78 = or i1 %sel_tmp242, %sel_tmp240

]]></Node>
<StgValue><ssdm name="or_cond78"/></StgValue>
</operation>

<operation id="4728" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2391  %newSel105 = select i1 %sel_tmp239, i27 %storemerge_3_2, i27 %tmp_797

]]></Node>
<StgValue><ssdm name="newSel105"/></StgValue>
</operation>

<operation id="4729" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2392  %or_cond79 = or i1 %sel_tmp239, %sel_tmp235

]]></Node>
<StgValue><ssdm name="or_cond79"/></StgValue>
</operation>

<operation id="4730" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2393  %newSel106 = select i1 %or_cond78, i27 %newSel104, i27 %newSel105

]]></Node>
<StgValue><ssdm name="newSel106"/></StgValue>
</operation>

<operation id="4731" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2394  %or_cond80 = or i1 %or_cond78, %or_cond79

]]></Node>
<StgValue><ssdm name="or_cond80"/></StgValue>
</operation>

<operation id="4732" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2395  %newSel107 = select i1 %or_cond80, i27 %newSel106, i27 0

]]></Node>
<StgValue><ssdm name="newSel107"/></StgValue>
</operation>

<operation id="4733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2439  %ireg_V_3_4 = bitcast double %prefact_3_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_4"/></StgValue>
</operation>

<operation id="4734" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2440  %tmp_802 = trunc i64 %ireg_V_3_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="4735" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2441  %tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="4736" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2442  %p_Result_40_3_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_4"/></StgValue>
</operation>

<operation id="4737" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2443  %tmp_42_3_4 = zext i11 %p_Result_40_3_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_4"/></StgValue>
</operation>

<operation id="4738" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2444  %tmp_804 = trunc i64 %ireg_V_3_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="4739" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2449  %tmp_44_3_4 = icmp eq i63 %tmp_802, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="4740" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2450  %F2_3_4 = sub i12 1075, %tmp_42_3_4

]]></Node>
<StgValue><ssdm name="F2_3_4"/></StgValue>
</operation>

<operation id="4741" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2451  %tmp_46_3_4 = icmp sgt i12 %F2_3_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_4"/></StgValue>
</operation>

<operation id="4742" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2452  %tmp_47_3_4 = add i12 -14, %F2_3_4

]]></Node>
<StgValue><ssdm name="tmp_47_3_4"/></StgValue>
</operation>

<operation id="4743" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2453  %tmp_48_3_4 = sub i12 14, %F2_3_4

]]></Node>
<StgValue><ssdm name="tmp_48_3_4"/></StgValue>
</operation>

<operation id="4744" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2454  %sh_amt_3_4 = select i1 %tmp_46_3_4, i12 %tmp_47_3_4, i12 %tmp_48_3_4

]]></Node>
<StgValue><ssdm name="sh_amt_3_4"/></StgValue>
</operation>

<operation id="4745" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2456  %tmp_49_3_4 = icmp eq i12 %F2_3_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_4"/></StgValue>
</operation>

<operation id="4746" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2616  %prefact_3_6 = fmul double %tmp_39_3_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="4747" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2705  %prefact_3_7 = fmul double %tmp_39_3_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="4748" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2794  %prefact_3_8 = fmul double %tmp_39_3_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="4749" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2889  %ireg_V_4 = bitcast double %tmp_39_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="4750" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2890  %tmp_842 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="4751" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2891  %tmp_843 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="4752" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2892  %p_Result_40_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4"/></StgValue>
</operation>

<operation id="4753" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2893  %tmp_42_4 = zext i11 %p_Result_40_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="4754" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2894  %tmp_844 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="4755" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2895  %tmp_148 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_844)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4756" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2896  %p_Result_45_4 = zext i53 %tmp_148 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4"/></StgValue>
</operation>

<operation id="4757" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2897  %man_V_1_4 = sub i54 0, %p_Result_45_4

]]></Node>
<StgValue><ssdm name="man_V_1_4"/></StgValue>
</operation>

<operation id="4758" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2898  %man_V_2_4 = select i1 %tmp_843, i54 %man_V_1_4, i54 %p_Result_45_4

]]></Node>
<StgValue><ssdm name="man_V_2_4"/></StgValue>
</operation>

<operation id="4759" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2899  %tmp_44_4 = icmp eq i63 %tmp_842, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="4760" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2900  %F2_4 = sub i12 1075, %tmp_42_4

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="4761" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2901  %tmp_46_4 = icmp sgt i12 %F2_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="4762" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2902  %tmp_47_4 = add i12 -14, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_47_4"/></StgValue>
</operation>

<operation id="4763" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2903  %tmp_48_4 = sub i12 14, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="4764" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2904  %sh_amt_4 = select i1 %tmp_46_4, i12 %tmp_47_4, i12 %tmp_48_4

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="4765" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2905  %sh_amt_4_cast = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_cast"/></StgValue>
</operation>

<operation id="4766" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2906  %tmp_49_4 = icmp eq i12 %F2_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="4767" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2907  %tmp_845 = trunc i54 %man_V_2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="4768" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2908  %tmp_51_4 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="4769" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2909  %tmp_53_4 = icmp ult i12 %sh_amt_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="4770" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2910  %tmp_54_4 = zext i32 %sh_amt_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4"/></StgValue>
</operation>

<operation id="4771" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2911  %tmp_55_4 = ashr i54 %man_V_2_4, %tmp_54_4

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="4772" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2912  %tmp_846 = trunc i54 %tmp_55_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="4773" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2913  %storemerge_4 = select i1 %tmp_843, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4"/></StgValue>
</operation>

<operation id="4774" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2914  %tmp_57_4 = sext i27 %tmp_845 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="4775" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2915  %tmp_58_4 = shl i32 %tmp_57_4, %sh_amt_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="4776" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2916  %tmp_847 = trunc i32 %tmp_58_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="4777" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2917  %sel_tmp288 = xor i1 %tmp_44_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp288"/></StgValue>
</operation>

<operation id="4778" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2918  %sel_tmp289 = and i1 %tmp_49_4, %sel_tmp288

]]></Node>
<StgValue><ssdm name="sel_tmp289"/></StgValue>
</operation>

<operation id="4779" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2919  %sel_tmp806_demorgan = or i1 %tmp_44_4, %tmp_49_4

]]></Node>
<StgValue><ssdm name="sel_tmp806_demorgan"/></StgValue>
</operation>

<operation id="4780" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2920  %sel_tmp290 = xor i1 %sel_tmp806_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp290"/></StgValue>
</operation>

<operation id="4781" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2921  %sel_tmp291 = and i1 %tmp_46_4, %sel_tmp290

]]></Node>
<StgValue><ssdm name="sel_tmp291"/></StgValue>
</operation>

<operation id="4782" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2922  %sel_tmp292 = xor i1 %tmp_51_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp292"/></StgValue>
</operation>

<operation id="4783" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2923  %sel_tmp293 = and i1 %sel_tmp291, %sel_tmp292

]]></Node>
<StgValue><ssdm name="sel_tmp293"/></StgValue>
</operation>

<operation id="4784" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2924  %sel_tmp294 = and i1 %sel_tmp291, %tmp_51_4

]]></Node>
<StgValue><ssdm name="sel_tmp294"/></StgValue>
</operation>

<operation id="4785" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2925  %sel_tmp821_demorgan = or i1 %sel_tmp806_demorgan, %tmp_46_4

]]></Node>
<StgValue><ssdm name="sel_tmp821_demorgan"/></StgValue>
</operation>

<operation id="4786" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2926  %sel_tmp295 = xor i1 %sel_tmp821_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp295"/></StgValue>
</operation>

<operation id="4787" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2927  %sel_tmp296 = and i1 %tmp_53_4, %sel_tmp295

]]></Node>
<StgValue><ssdm name="sel_tmp296"/></StgValue>
</operation>

<operation id="4788" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2928  %newSel128 = select i1 %sel_tmp296, i27 %tmp_847, i27 %tmp_846

]]></Node>
<StgValue><ssdm name="newSel128"/></StgValue>
</operation>

<operation id="4789" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2929  %or_cond96 = or i1 %sel_tmp296, %sel_tmp294

]]></Node>
<StgValue><ssdm name="or_cond96"/></StgValue>
</operation>

<operation id="4790" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2930  %newSel129 = select i1 %sel_tmp293, i27 %storemerge_4, i27 %tmp_845

]]></Node>
<StgValue><ssdm name="newSel129"/></StgValue>
</operation>

<operation id="4791" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2931  %or_cond97 = or i1 %sel_tmp293, %sel_tmp289

]]></Node>
<StgValue><ssdm name="or_cond97"/></StgValue>
</operation>

<operation id="4792" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2932  %newSel130 = select i1 %or_cond96, i27 %newSel128, i27 %newSel129

]]></Node>
<StgValue><ssdm name="newSel130"/></StgValue>
</operation>

<operation id="4793" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2933  %or_cond98 = or i1 %or_cond96, %or_cond97

]]></Node>
<StgValue><ssdm name="or_cond98"/></StgValue>
</operation>

<operation id="4794" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2934  %newSel131 = select i1 %or_cond98, i27 %newSel130, i27 0

]]></Node>
<StgValue><ssdm name="newSel131"/></StgValue>
</operation>

<operation id="4795" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3324  %prefact_4_6 = fmul double %tmp_39_4_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="4796" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3413  %prefact_4_7 = fmul double %tmp_39_4_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="4797" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3502  %prefact_4_8 = fmul double %tmp_39_4_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="4798" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3597  %ireg_V_5 = bitcast double %tmp_39_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="4799" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3598  %tmp_906 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="4800" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3599  %tmp_907 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="4801" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3600  %p_Result_40_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5"/></StgValue>
</operation>

<operation id="4802" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3601  %tmp_42_5 = zext i11 %p_Result_40_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="4803" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3602  %tmp_908 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="4804" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3603  %tmp_156 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_908)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4805" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3604  %p_Result_45_5 = zext i53 %tmp_156 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5"/></StgValue>
</operation>

<operation id="4806" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3605  %man_V_1_5 = sub i54 0, %p_Result_45_5

]]></Node>
<StgValue><ssdm name="man_V_1_5"/></StgValue>
</operation>

<operation id="4807" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3606  %man_V_2_5 = select i1 %tmp_907, i54 %man_V_1_5, i54 %p_Result_45_5

]]></Node>
<StgValue><ssdm name="man_V_2_5"/></StgValue>
</operation>

<operation id="4808" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3607  %tmp_44_5 = icmp eq i63 %tmp_906, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="4809" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3608  %F2_5 = sub i12 1075, %tmp_42_5

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="4810" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3609  %tmp_46_5 = icmp sgt i12 %F2_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="4811" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3610  %tmp_47_5 = add i12 -14, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_47_5"/></StgValue>
</operation>

<operation id="4812" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3611  %tmp_48_5 = sub i12 14, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="4813" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3612  %sh_amt_5 = select i1 %tmp_46_5, i12 %tmp_47_5, i12 %tmp_48_5

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="4814" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3613  %sh_amt_5_cast = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_cast"/></StgValue>
</operation>

<operation id="4815" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3614  %tmp_49_5 = icmp eq i12 %F2_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="4816" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3615  %tmp_909 = trunc i54 %man_V_2_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="4817" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3616  %tmp_51_5 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="4818" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3617  %tmp_53_5 = icmp ult i12 %sh_amt_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="4819" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3618  %tmp_54_5 = zext i32 %sh_amt_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5"/></StgValue>
</operation>

<operation id="4820" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3619  %tmp_55_5 = ashr i54 %man_V_2_5, %tmp_54_5

]]></Node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="4821" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3620  %tmp_910 = trunc i54 %tmp_55_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="4822" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3621  %storemerge_5 = select i1 %tmp_907, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5"/></StgValue>
</operation>

<operation id="4823" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3622  %tmp_57_5 = sext i27 %tmp_909 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="4824" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3623  %tmp_58_5 = shl i32 %tmp_57_5, %sh_amt_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="4825" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3624  %tmp_911 = trunc i32 %tmp_58_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="4826" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3625  %sel_tmp360 = xor i1 %tmp_44_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp360"/></StgValue>
</operation>

<operation id="4827" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3626  %sel_tmp361 = and i1 %tmp_49_5, %sel_tmp360

]]></Node>
<StgValue><ssdm name="sel_tmp361"/></StgValue>
</operation>

<operation id="4828" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3627  %sel_tmp1006_demorgan = or i1 %tmp_44_5, %tmp_49_5

]]></Node>
<StgValue><ssdm name="sel_tmp1006_demorgan"/></StgValue>
</operation>

<operation id="4829" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3628  %sel_tmp362 = xor i1 %sel_tmp1006_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp362"/></StgValue>
</operation>

<operation id="4830" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3629  %sel_tmp363 = and i1 %tmp_46_5, %sel_tmp362

]]></Node>
<StgValue><ssdm name="sel_tmp363"/></StgValue>
</operation>

<operation id="4831" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3630  %sel_tmp364 = xor i1 %tmp_51_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp364"/></StgValue>
</operation>

<operation id="4832" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3631  %sel_tmp365 = and i1 %sel_tmp363, %sel_tmp364

]]></Node>
<StgValue><ssdm name="sel_tmp365"/></StgValue>
</operation>

<operation id="4833" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3632  %sel_tmp366 = and i1 %sel_tmp363, %tmp_51_5

]]></Node>
<StgValue><ssdm name="sel_tmp366"/></StgValue>
</operation>

<operation id="4834" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3633  %sel_tmp1021_demorgan = or i1 %sel_tmp1006_demorgan, %tmp_46_5

]]></Node>
<StgValue><ssdm name="sel_tmp1021_demorgan"/></StgValue>
</operation>

<operation id="4835" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3634  %sel_tmp367 = xor i1 %sel_tmp1021_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp367"/></StgValue>
</operation>

<operation id="4836" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3635  %sel_tmp368 = and i1 %tmp_53_5, %sel_tmp367

]]></Node>
<StgValue><ssdm name="sel_tmp368"/></StgValue>
</operation>

<operation id="4837" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3636  %newSel160 = select i1 %sel_tmp368, i27 %tmp_911, i27 %tmp_910

]]></Node>
<StgValue><ssdm name="newSel160"/></StgValue>
</operation>

<operation id="4838" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3637  %or_cond120 = or i1 %sel_tmp368, %sel_tmp366

]]></Node>
<StgValue><ssdm name="or_cond120"/></StgValue>
</operation>

<operation id="4839" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3638  %newSel161 = select i1 %sel_tmp365, i27 %storemerge_5, i27 %tmp_909

]]></Node>
<StgValue><ssdm name="newSel161"/></StgValue>
</operation>

<operation id="4840" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3639  %or_cond121 = or i1 %sel_tmp365, %sel_tmp361

]]></Node>
<StgValue><ssdm name="or_cond121"/></StgValue>
</operation>

<operation id="4841" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3640  %newSel162 = select i1 %or_cond120, i27 %newSel160, i27 %newSel161

]]></Node>
<StgValue><ssdm name="newSel162"/></StgValue>
</operation>

<operation id="4842" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3641  %or_cond122 = or i1 %or_cond120, %or_cond121

]]></Node>
<StgValue><ssdm name="or_cond122"/></StgValue>
</operation>

<operation id="4843" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3642  %newSel163 = select i1 %or_cond122, i27 %newSel162, i27 0

]]></Node>
<StgValue><ssdm name="newSel163"/></StgValue>
</operation>

<operation id="4844" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3765  %prefact_5_2 = fmul double %tmp_39_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="4845" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3854  %prefact_5_3 = fmul double %tmp_39_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="4846" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3943  %prefact_5_4 = fmul double %tmp_39_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="4847" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4032  %prefact_5_6 = fmul double %tmp_39_5_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="4848" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4121  %prefact_5_7 = fmul double %tmp_39_5_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="4849" st_id="33" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4210  %prefact_5_8 = fmul double %tmp_39_5_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="4850" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4305  %ireg_V_6 = bitcast double %tmp_39_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6"/></StgValue>
</operation>

<operation id="4851" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4306  %tmp_970 = trunc i64 %ireg_V_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="4852" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4307  %tmp_971 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="4853" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4308  %p_Result_40_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6"/></StgValue>
</operation>

<operation id="4854" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4309  %tmp_42_6 = zext i11 %p_Result_40_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="4855" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4310  %tmp_972 = trunc i64 %ireg_V_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="4856" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4311  %tmp_164 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_972)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4857" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4312  %p_Result_45_6 = zext i53 %tmp_164 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6"/></StgValue>
</operation>

<operation id="4858" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4313  %man_V_1_6 = sub i54 0, %p_Result_45_6

]]></Node>
<StgValue><ssdm name="man_V_1_6"/></StgValue>
</operation>

<operation id="4859" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4314  %man_V_2_6 = select i1 %tmp_971, i54 %man_V_1_6, i54 %p_Result_45_6

]]></Node>
<StgValue><ssdm name="man_V_2_6"/></StgValue>
</operation>

<operation id="4860" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4315  %tmp_44_6 = icmp eq i63 %tmp_970, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="4861" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4316  %F2_6 = sub i12 1075, %tmp_42_6

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="4862" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4317  %tmp_46_6 = icmp sgt i12 %F2_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="4863" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4318  %tmp_47_6 = add i12 -14, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_47_6"/></StgValue>
</operation>

<operation id="4864" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4319  %tmp_48_6 = sub i12 14, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="4865" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4320  %sh_amt_6 = select i1 %tmp_46_6, i12 %tmp_47_6, i12 %tmp_48_6

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="4866" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4321  %sh_amt_6_cast = sext i12 %sh_amt_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast"/></StgValue>
</operation>

<operation id="4867" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4322  %tmp_49_6 = icmp eq i12 %F2_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="4868" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4323  %tmp_973 = trunc i54 %man_V_2_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="4869" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4324  %tmp_51_6 = icmp ult i12 %sh_amt_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="4870" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4325  %tmp_53_6 = icmp ult i12 %sh_amt_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="4871" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4326  %tmp_54_6 = zext i32 %sh_amt_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6"/></StgValue>
</operation>

<operation id="4872" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4327  %tmp_55_6 = ashr i54 %man_V_2_6, %tmp_54_6

]]></Node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="4873" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4328  %tmp_974 = trunc i54 %tmp_55_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="4874" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4329  %storemerge_6 = select i1 %tmp_971, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6"/></StgValue>
</operation>

<operation id="4875" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4330  %tmp_57_6 = sext i27 %tmp_973 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="4876" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4331  %tmp_58_6 = shl i32 %tmp_57_6, %sh_amt_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="4877" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4332  %tmp_975 = trunc i32 %tmp_58_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="4878" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4333  %sel_tmp432 = xor i1 %tmp_44_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp432"/></StgValue>
</operation>

<operation id="4879" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4334  %sel_tmp433 = and i1 %tmp_49_6, %sel_tmp432

]]></Node>
<StgValue><ssdm name="sel_tmp433"/></StgValue>
</operation>

<operation id="4880" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4335  %sel_tmp1206_demorgan = or i1 %tmp_44_6, %tmp_49_6

]]></Node>
<StgValue><ssdm name="sel_tmp1206_demorgan"/></StgValue>
</operation>

<operation id="4881" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4336  %sel_tmp434 = xor i1 %sel_tmp1206_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp434"/></StgValue>
</operation>

<operation id="4882" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4337  %sel_tmp435 = and i1 %tmp_46_6, %sel_tmp434

]]></Node>
<StgValue><ssdm name="sel_tmp435"/></StgValue>
</operation>

<operation id="4883" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4338  %sel_tmp436 = xor i1 %tmp_51_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp436"/></StgValue>
</operation>

<operation id="4884" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4339  %sel_tmp437 = and i1 %sel_tmp435, %sel_tmp436

]]></Node>
<StgValue><ssdm name="sel_tmp437"/></StgValue>
</operation>

<operation id="4885" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4340  %sel_tmp438 = and i1 %sel_tmp435, %tmp_51_6

]]></Node>
<StgValue><ssdm name="sel_tmp438"/></StgValue>
</operation>

<operation id="4886" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4341  %sel_tmp1221_demorgan = or i1 %sel_tmp1206_demorgan, %tmp_46_6

]]></Node>
<StgValue><ssdm name="sel_tmp1221_demorgan"/></StgValue>
</operation>

<operation id="4887" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4342  %sel_tmp439 = xor i1 %sel_tmp1221_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp439"/></StgValue>
</operation>

<operation id="4888" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4343  %sel_tmp440 = and i1 %tmp_53_6, %sel_tmp439

]]></Node>
<StgValue><ssdm name="sel_tmp440"/></StgValue>
</operation>

<operation id="4889" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4344  %newSel192 = select i1 %sel_tmp440, i27 %tmp_975, i27 %tmp_974

]]></Node>
<StgValue><ssdm name="newSel192"/></StgValue>
</operation>

<operation id="4890" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4345  %or_cond144 = or i1 %sel_tmp440, %sel_tmp438

]]></Node>
<StgValue><ssdm name="or_cond144"/></StgValue>
</operation>

<operation id="4891" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4346  %newSel193 = select i1 %sel_tmp437, i27 %storemerge_6, i27 %tmp_973

]]></Node>
<StgValue><ssdm name="newSel193"/></StgValue>
</operation>

<operation id="4892" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4347  %or_cond145 = or i1 %sel_tmp437, %sel_tmp433

]]></Node>
<StgValue><ssdm name="or_cond145"/></StgValue>
</operation>

<operation id="4893" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4348  %newSel194 = select i1 %or_cond144, i27 %newSel192, i27 %newSel193

]]></Node>
<StgValue><ssdm name="newSel194"/></StgValue>
</operation>

<operation id="4894" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4349  %or_cond146 = or i1 %or_cond144, %or_cond145

]]></Node>
<StgValue><ssdm name="or_cond146"/></StgValue>
</operation>

<operation id="4895" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4350  %newSel195 = select i1 %or_cond146, i27 %newSel194, i27 0

]]></Node>
<StgValue><ssdm name="newSel195"/></StgValue>
</operation>

<operation id="4896" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4384  %prefact_6_1 = fmul double %tmp_39_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="4897" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4473  %prefact_6_2 = fmul double %tmp_39_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="4898" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4562  %prefact_6_3 = fmul double %tmp_39_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="4899" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4651  %prefact_6_4 = fmul double %tmp_39_6_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="4900" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4740  %prefact_6_5 = fmul double %tmp_39_6_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="4901" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4829  %prefact_6_7 = fmul double %tmp_39_6_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="4902" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4918  %prefact_6_8 = fmul double %tmp_39_6_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="4903" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5013  %ireg_V_7 = bitcast double %tmp_39_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7"/></StgValue>
</operation>

<operation id="4904" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5014  %tmp_1034 = trunc i64 %ireg_V_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="4905" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5015  %tmp_1035 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="4906" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5016  %p_Result_40_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7"/></StgValue>
</operation>

<operation id="4907" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5017  %tmp_42_7 = zext i11 %p_Result_40_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="4908" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5018  %tmp_1036 = trunc i64 %ireg_V_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="4909" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5019  %tmp_172 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1036)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5020  %p_Result_45_7 = zext i53 %tmp_172 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7"/></StgValue>
</operation>

<operation id="4911" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5021  %man_V_1_7 = sub i54 0, %p_Result_45_7

]]></Node>
<StgValue><ssdm name="man_V_1_7"/></StgValue>
</operation>

<operation id="4912" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5022  %man_V_2_7 = select i1 %tmp_1035, i54 %man_V_1_7, i54 %p_Result_45_7

]]></Node>
<StgValue><ssdm name="man_V_2_7"/></StgValue>
</operation>

<operation id="4913" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5023  %tmp_44_7 = icmp eq i63 %tmp_1034, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="4914" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5024  %F2_7 = sub i12 1075, %tmp_42_7

]]></Node>
<StgValue><ssdm name="F2_7"/></StgValue>
</operation>

<operation id="4915" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5025  %tmp_46_7 = icmp sgt i12 %F2_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="4916" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5026  %tmp_47_7 = add i12 -14, %F2_7

]]></Node>
<StgValue><ssdm name="tmp_47_7"/></StgValue>
</operation>

<operation id="4917" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5027  %tmp_48_7 = sub i12 14, %F2_7

]]></Node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="4918" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5028  %sh_amt_7 = select i1 %tmp_46_7, i12 %tmp_47_7, i12 %tmp_48_7

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="4919" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5029  %sh_amt_7_cast = sext i12 %sh_amt_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast"/></StgValue>
</operation>

<operation id="4920" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5030  %tmp_49_7 = icmp eq i12 %F2_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="4921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5031  %tmp_1037 = trunc i54 %man_V_2_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="4922" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5032  %tmp_51_7 = icmp ult i12 %sh_amt_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="4923" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5033  %tmp_53_7 = icmp ult i12 %sh_amt_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="4924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5034  %tmp_54_7 = zext i32 %sh_amt_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7"/></StgValue>
</operation>

<operation id="4925" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5035  %tmp_55_7 = ashr i54 %man_V_2_7, %tmp_54_7

]]></Node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="4926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5036  %tmp_1038 = trunc i54 %tmp_55_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="4927" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5037  %storemerge_7 = select i1 %tmp_1035, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7"/></StgValue>
</operation>

<operation id="4928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5038  %tmp_57_7 = sext i27 %tmp_1037 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="4929" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5039  %tmp_58_7 = shl i32 %tmp_57_7, %sh_amt_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="4930" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5040  %tmp_1039 = trunc i32 %tmp_58_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="4931" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5041  %sel_tmp504 = xor i1 %tmp_44_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp504"/></StgValue>
</operation>

<operation id="4932" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5042  %sel_tmp505 = and i1 %tmp_49_7, %sel_tmp504

]]></Node>
<StgValue><ssdm name="sel_tmp505"/></StgValue>
</operation>

<operation id="4933" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5043  %sel_tmp1406_demorgan = or i1 %tmp_44_7, %tmp_49_7

]]></Node>
<StgValue><ssdm name="sel_tmp1406_demorgan"/></StgValue>
</operation>

<operation id="4934" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5044  %sel_tmp506 = xor i1 %sel_tmp1406_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp506"/></StgValue>
</operation>

<operation id="4935" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5045  %sel_tmp507 = and i1 %tmp_46_7, %sel_tmp506

]]></Node>
<StgValue><ssdm name="sel_tmp507"/></StgValue>
</operation>

<operation id="4936" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5046  %sel_tmp508 = xor i1 %tmp_51_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp508"/></StgValue>
</operation>

<operation id="4937" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5047  %sel_tmp509 = and i1 %sel_tmp507, %sel_tmp508

]]></Node>
<StgValue><ssdm name="sel_tmp509"/></StgValue>
</operation>

<operation id="4938" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5048  %sel_tmp510 = and i1 %sel_tmp507, %tmp_51_7

]]></Node>
<StgValue><ssdm name="sel_tmp510"/></StgValue>
</operation>

<operation id="4939" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5049  %sel_tmp1421_demorgan = or i1 %sel_tmp1406_demorgan, %tmp_46_7

]]></Node>
<StgValue><ssdm name="sel_tmp1421_demorgan"/></StgValue>
</operation>

<operation id="4940" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5050  %sel_tmp511 = xor i1 %sel_tmp1421_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp511"/></StgValue>
</operation>

<operation id="4941" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5051  %sel_tmp512 = and i1 %tmp_53_7, %sel_tmp511

]]></Node>
<StgValue><ssdm name="sel_tmp512"/></StgValue>
</operation>

<operation id="4942" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5052  %newSel224 = select i1 %sel_tmp512, i27 %tmp_1039, i27 %tmp_1038

]]></Node>
<StgValue><ssdm name="newSel224"/></StgValue>
</operation>

<operation id="4943" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5053  %or_cond168 = or i1 %sel_tmp512, %sel_tmp510

]]></Node>
<StgValue><ssdm name="or_cond168"/></StgValue>
</operation>

<operation id="4944" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5054  %newSel225 = select i1 %sel_tmp509, i27 %storemerge_7, i27 %tmp_1037

]]></Node>
<StgValue><ssdm name="newSel225"/></StgValue>
</operation>

<operation id="4945" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5055  %or_cond169 = or i1 %sel_tmp509, %sel_tmp505

]]></Node>
<StgValue><ssdm name="or_cond169"/></StgValue>
</operation>

<operation id="4946" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5056  %newSel226 = select i1 %or_cond168, i27 %newSel224, i27 %newSel225

]]></Node>
<StgValue><ssdm name="newSel226"/></StgValue>
</operation>

<operation id="4947" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5057  %or_cond170 = or i1 %or_cond168, %or_cond169

]]></Node>
<StgValue><ssdm name="or_cond170"/></StgValue>
</operation>

<operation id="4948" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5058  %newSel227 = select i1 %or_cond170, i27 %newSel226, i27 0

]]></Node>
<StgValue><ssdm name="newSel227"/></StgValue>
</operation>

<operation id="4949" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5092  %prefact_7_1 = fmul double %tmp_39_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="4950" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5181  %prefact_7_2 = fmul double %tmp_39_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="4951" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5270  %prefact_7_3 = fmul double %tmp_39_7_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="4952" st_id="33" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5359  %prefact_7_4 = fmul double %tmp_39_7_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="4953" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5448  %prefact_7_5 = fmul double %tmp_39_7_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="4954" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5537  %prefact_7_6 = fmul double %tmp_39_7_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="4955" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5626  %prefact_7_8 = fmul double %tmp_39_7_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="4956" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5721  %ireg_V_8 = bitcast double %tmp_39_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8"/></StgValue>
</operation>

<operation id="4957" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5722  %tmp_1098 = trunc i64 %ireg_V_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="4958" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5723  %tmp_1099 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="4959" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5724  %p_Result_40_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8"/></StgValue>
</operation>

<operation id="4960" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5725  %tmp_42_8 = zext i11 %p_Result_40_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="4961" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5726  %tmp_1100 = trunc i64 %ireg_V_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="4962" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5727  %tmp_180 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1100)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="4963" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5728  %p_Result_45_8 = zext i53 %tmp_180 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8"/></StgValue>
</operation>

<operation id="4964" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5729  %man_V_1_8 = sub i54 0, %p_Result_45_8

]]></Node>
<StgValue><ssdm name="man_V_1_8"/></StgValue>
</operation>

<operation id="4965" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5730  %man_V_2_8 = select i1 %tmp_1099, i54 %man_V_1_8, i54 %p_Result_45_8

]]></Node>
<StgValue><ssdm name="man_V_2_8"/></StgValue>
</operation>

<operation id="4966" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5731  %tmp_44_8 = icmp eq i63 %tmp_1098, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="4967" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5732  %F2_8 = sub i12 1075, %tmp_42_8

]]></Node>
<StgValue><ssdm name="F2_8"/></StgValue>
</operation>

<operation id="4968" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5733  %tmp_46_8 = icmp sgt i12 %F2_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="4969" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5734  %tmp_47_8 = add i12 -14, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_47_8"/></StgValue>
</operation>

<operation id="4970" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5735  %tmp_48_8 = sub i12 14, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="4971" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5736  %sh_amt_8 = select i1 %tmp_46_8, i12 %tmp_47_8, i12 %tmp_48_8

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="4972" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5737  %sh_amt_8_cast = sext i12 %sh_amt_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_cast"/></StgValue>
</operation>

<operation id="4973" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5738  %tmp_49_8 = icmp eq i12 %F2_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="4974" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5739  %tmp_1101 = trunc i54 %man_V_2_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="4975" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5740  %tmp_51_8 = icmp ult i12 %sh_amt_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="4976" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5741  %tmp_53_8 = icmp ult i12 %sh_amt_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="4977" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5742  %tmp_54_8 = zext i32 %sh_amt_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8"/></StgValue>
</operation>

<operation id="4978" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5743  %tmp_55_8 = ashr i54 %man_V_2_8, %tmp_54_8

]]></Node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="4979" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5744  %tmp_1102 = trunc i54 %tmp_55_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="4980" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5745  %storemerge_8 = select i1 %tmp_1099, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8"/></StgValue>
</operation>

<operation id="4981" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5746  %tmp_57_8 = sext i27 %tmp_1101 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="4982" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5747  %tmp_58_8 = shl i32 %tmp_57_8, %sh_amt_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8"/></StgValue>
</operation>

<operation id="4983" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5748  %tmp_1103 = trunc i32 %tmp_58_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="4984" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5749  %sel_tmp576 = xor i1 %tmp_44_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp576"/></StgValue>
</operation>

<operation id="4985" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5750  %sel_tmp577 = and i1 %tmp_49_8, %sel_tmp576

]]></Node>
<StgValue><ssdm name="sel_tmp577"/></StgValue>
</operation>

<operation id="4986" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5751  %sel_tmp1606_demorgan = or i1 %tmp_44_8, %tmp_49_8

]]></Node>
<StgValue><ssdm name="sel_tmp1606_demorgan"/></StgValue>
</operation>

<operation id="4987" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5752  %sel_tmp578 = xor i1 %sel_tmp1606_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp578"/></StgValue>
</operation>

<operation id="4988" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5753  %sel_tmp579 = and i1 %tmp_46_8, %sel_tmp578

]]></Node>
<StgValue><ssdm name="sel_tmp579"/></StgValue>
</operation>

<operation id="4989" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5754  %sel_tmp580 = xor i1 %tmp_51_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp580"/></StgValue>
</operation>

<operation id="4990" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5755  %sel_tmp581 = and i1 %sel_tmp579, %sel_tmp580

]]></Node>
<StgValue><ssdm name="sel_tmp581"/></StgValue>
</operation>

<operation id="4991" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5756  %sel_tmp582 = and i1 %sel_tmp579, %tmp_51_8

]]></Node>
<StgValue><ssdm name="sel_tmp582"/></StgValue>
</operation>

<operation id="4992" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5757  %sel_tmp1621_demorgan = or i1 %sel_tmp1606_demorgan, %tmp_46_8

]]></Node>
<StgValue><ssdm name="sel_tmp1621_demorgan"/></StgValue>
</operation>

<operation id="4993" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5758  %sel_tmp583 = xor i1 %sel_tmp1621_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp583"/></StgValue>
</operation>

<operation id="4994" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5759  %sel_tmp584 = and i1 %tmp_53_8, %sel_tmp583

]]></Node>
<StgValue><ssdm name="sel_tmp584"/></StgValue>
</operation>

<operation id="4995" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5760  %newSel256 = select i1 %sel_tmp584, i27 %tmp_1103, i27 %tmp_1102

]]></Node>
<StgValue><ssdm name="newSel256"/></StgValue>
</operation>

<operation id="4996" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5761  %or_cond192 = or i1 %sel_tmp584, %sel_tmp582

]]></Node>
<StgValue><ssdm name="or_cond192"/></StgValue>
</operation>

<operation id="4997" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5762  %newSel257 = select i1 %sel_tmp581, i27 %storemerge_8, i27 %tmp_1101

]]></Node>
<StgValue><ssdm name="newSel257"/></StgValue>
</operation>

<operation id="4998" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5763  %or_cond193 = or i1 %sel_tmp581, %sel_tmp577

]]></Node>
<StgValue><ssdm name="or_cond193"/></StgValue>
</operation>

<operation id="4999" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5764  %newSel258 = select i1 %or_cond192, i27 %newSel256, i27 %newSel257

]]></Node>
<StgValue><ssdm name="newSel258"/></StgValue>
</operation>

<operation id="5000" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5765  %or_cond194 = or i1 %or_cond192, %or_cond193

]]></Node>
<StgValue><ssdm name="or_cond194"/></StgValue>
</operation>

<operation id="5001" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5766  %newSel259 = select i1 %or_cond194, i27 %newSel258, i27 0

]]></Node>
<StgValue><ssdm name="newSel259"/></StgValue>
</operation>

<operation id="5002" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5800  %prefact_8_1 = fmul double %tmp_39_8_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="5003" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5889  %prefact_8_2 = fmul double %tmp_39_8_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="5004" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5978  %prefact_8_3 = fmul double %tmp_39_8_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="5005" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6067  %prefact_8_4 = fmul double %tmp_39_8_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="5006" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6156  %prefact_8_5 = fmul double %tmp_39_8_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="5007" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6245  %prefact_8_6 = fmul double %tmp_39_8_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="5008" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6334  %prefact_8_7 = fmul double %tmp_39_8_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="5009" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:82  %OP1_V_1_0_1_cast = sext i27 %newSel3 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_1_cast"/></StgValue>
</operation>

<operation id="5010" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:83  %p_Val2_29_0_1 = mul i41 %OP1_V_1_0_1_cast, %OP1_V_5_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_0_1"/></StgValue>
</operation>

<operation id="5011" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:84  %p_Val2_32_0_1 = mul i41 %OP1_V_1_0_1_cast, %OP1_V_6_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_0_1"/></StgValue>
</operation>

<operation id="5012" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:85  %p_Val2_35_0_1 = mul i41 %OP1_V_1_0_1_cast, %OP1_V_7_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_0_1"/></StgValue>
</operation>

<operation id="5013" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:165  %tmp_6 = sext i27 %newSel7 to i41

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="5014" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:166  %tmp_7 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_0_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="5015" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:167  %tmp_61_0_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_7, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_2"/></StgValue>
</operation>

<operation id="5016" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:168  %tmp_6223_0_2_cast = mul i41 %tmp_6, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_6223_0_2_cast"/></StgValue>
</operation>

<operation id="5017" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:169  %p_Val2_30_0_2 = add i41 %tmp_61_0_2, %tmp_6223_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_2"/></StgValue>
</operation>

<operation id="5018" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:170  %tmp_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_0_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="5019" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:171  %tmp_66_0_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_8, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_2"/></StgValue>
</operation>

<operation id="5020" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:172  %tmp_6724_0_2_cast = mul i41 %tmp_6, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_6724_0_2_cast"/></StgValue>
</operation>

<operation id="5021" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:173  %p_Val2_33_0_2 = add i41 %tmp_66_0_2, %tmp_6724_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_2"/></StgValue>
</operation>

<operation id="5022" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:174  %tmp_9 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_0_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="5023" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:175  %tmp_71_0_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_9, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_2"/></StgValue>
</operation>

<operation id="5024" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:176  %tmp_7225_0_2_cast = mul i41 %tmp_6, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7225_0_2_cast"/></StgValue>
</operation>

<operation id="5025" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:177  %p_Val2_36_0_2 = add i41 %tmp_71_0_2, %tmp_7225_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_2"/></StgValue>
</operation>

<operation id="5026" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:257  %tmp_15 = sext i27 %newSel11 to i41

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="5027" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:258  %tmp_16 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="5028" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:259  %tmp_61_0_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_16, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_3"/></StgValue>
</operation>

<operation id="5029" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:260  %tmp_6223_0_3_cast = mul i41 %tmp_15, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_6223_0_3_cast"/></StgValue>
</operation>

<operation id="5030" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:261  %p_Val2_30_0_3 = add i41 %tmp_61_0_3, %tmp_6223_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_3"/></StgValue>
</operation>

<operation id="5031" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:262  %tmp_17 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="5032" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:263  %tmp_66_0_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_17, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_3"/></StgValue>
</operation>

<operation id="5033" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:264  %tmp_6724_0_3_cast = mul i41 %tmp_15, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_6724_0_3_cast"/></StgValue>
</operation>

<operation id="5034" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:265  %p_Val2_33_0_3 = add i41 %tmp_66_0_3, %tmp_6724_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_3"/></StgValue>
</operation>

<operation id="5035" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:266  %tmp_18 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="5036" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:267  %tmp_71_0_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_18, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_3"/></StgValue>
</operation>

<operation id="5037" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:268  %tmp_7225_0_3_cast = mul i41 %tmp_15, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_7225_0_3_cast"/></StgValue>
</operation>

<operation id="5038" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:269  %p_Val2_36_0_3 = add i41 %tmp_71_0_3, %tmp_7225_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_3"/></StgValue>
</operation>

<operation id="5039" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:349  %tmp_24 = sext i27 %newSel15 to i41

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="5040" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:350  %tmp_25 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="5041" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:351  %tmp_61_0_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_25, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_4"/></StgValue>
</operation>

<operation id="5042" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:352  %tmp_6223_0_4_cast = mul i41 %tmp_24, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_6223_0_4_cast"/></StgValue>
</operation>

<operation id="5043" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:353  %p_Val2_30_0_4 = add i41 %tmp_61_0_4, %tmp_6223_0_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_4"/></StgValue>
</operation>

<operation id="5044" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:354  %tmp_26 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="5045" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:355  %tmp_66_0_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_26, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_4"/></StgValue>
</operation>

<operation id="5046" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:356  %tmp_6724_0_4_cast = mul i41 %tmp_24, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_6724_0_4_cast"/></StgValue>
</operation>

<operation id="5047" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:357  %p_Val2_33_0_4 = add i41 %tmp_66_0_4, %tmp_6724_0_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_4"/></StgValue>
</operation>

<operation id="5048" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:358  %tmp_27 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5049" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:359  %tmp_71_0_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_27, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_4"/></StgValue>
</operation>

<operation id="5050" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:360  %tmp_7225_0_4_cast = mul i41 %tmp_24, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_7225_0_4_cast"/></StgValue>
</operation>

<operation id="5051" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:361  %p_Val2_36_0_4 = add i41 %tmp_71_0_4, %tmp_7225_0_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_4"/></StgValue>
</operation>

<operation id="5052" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:441  %tmp_33 = sext i27 %newSel19 to i41

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5053" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:442  %tmp_34 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5054" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:444  %tmp_6223_0_5_cast = mul i41 %tmp_33, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_6223_0_5_cast"/></StgValue>
</operation>

<operation id="5055" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:446  %tmp_35 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5056" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:448  %tmp_6724_0_5_cast = mul i41 %tmp_33, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_6724_0_5_cast"/></StgValue>
</operation>

<operation id="5057" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:450  %tmp_36 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="5058" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:452  %tmp_7225_0_5_cast = mul i41 %tmp_33, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_7225_0_5_cast"/></StgValue>
</operation>

<operation id="5059" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:486  %prefact_0_6 = fmul double %tmp_39_0_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="5060" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:578  %prefact_0_7 = fmul double %tmp_39_0_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="5061" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:670  %prefact_0_8 = fmul double %tmp_39_0_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="5062" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:811  %OP1_V_1_1_cast = sext i27 %newSel35 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="5063" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:812  %p_Val2_29_1 = mul i41 %OP1_V_1_1_cast, %OP1_V_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_1"/></StgValue>
</operation>

<operation id="5064" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:813  %p_Val2_32_1 = mul i41 %OP1_V_1_1_cast, %OP1_V_6_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_1"/></StgValue>
</operation>

<operation id="5065" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:814  %p_Val2_35_1 = mul i41 %OP1_V_1_1_cast, %OP1_V_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_1"/></StgValue>
</operation>

<operation id="5066" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:891  %tmp_71 = sext i27 %newSel39 to i41

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="5067" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:892  %tmp_72 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="5068" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:893  %tmp_61_1_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_72, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_2"/></StgValue>
</operation>

<operation id="5069" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:894  %tmp_6223_1_2_cast = mul i41 %tmp_71, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_6223_1_2_cast"/></StgValue>
</operation>

<operation id="5070" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:895  %p_Val2_30_1_2 = add i41 %tmp_61_1_2, %tmp_6223_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_2"/></StgValue>
</operation>

<operation id="5071" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:896  %tmp_73 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="5072" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:897  %tmp_66_1_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_73, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_2"/></StgValue>
</operation>

<operation id="5073" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:898  %tmp_6724_1_2_cast = mul i41 %tmp_71, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_6724_1_2_cast"/></StgValue>
</operation>

<operation id="5074" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:899  %p_Val2_33_1_2 = add i41 %tmp_66_1_2, %tmp_6724_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_2"/></StgValue>
</operation>

<operation id="5075" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:900  %tmp_74 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="5076" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:901  %tmp_71_1_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_74, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_2"/></StgValue>
</operation>

<operation id="5077" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:902  %tmp_7225_1_2_cast = mul i41 %tmp_71, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_7225_1_2_cast"/></StgValue>
</operation>

<operation id="5078" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:903  %p_Val2_36_1_2 = add i41 %tmp_71_1_2, %tmp_7225_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_2"/></StgValue>
</operation>

<operation id="5079" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:980  %tmp_80 = sext i27 %newSel43 to i41

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="5080" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:981  %tmp_81 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="5081" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:982  %tmp_61_1_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_81, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_3"/></StgValue>
</operation>

<operation id="5082" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:983  %tmp_6223_1_3_cast = mul i41 %tmp_80, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_6223_1_3_cast"/></StgValue>
</operation>

<operation id="5083" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:984  %p_Val2_30_1_3 = add i41 %tmp_61_1_3, %tmp_6223_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_3"/></StgValue>
</operation>

<operation id="5084" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:985  %tmp_82 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="5085" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:986  %tmp_66_1_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_82, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_3"/></StgValue>
</operation>

<operation id="5086" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:987  %tmp_6724_1_3_cast = mul i41 %tmp_80, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_6724_1_3_cast"/></StgValue>
</operation>

<operation id="5087" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:988  %p_Val2_33_1_3 = add i41 %tmp_66_1_3, %tmp_6724_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_3"/></StgValue>
</operation>

<operation id="5088" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:989  %tmp_83 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="5089" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:990  %tmp_71_1_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_83, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_3"/></StgValue>
</operation>

<operation id="5090" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:991  %tmp_7225_1_3_cast = mul i41 %tmp_80, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_7225_1_3_cast"/></StgValue>
</operation>

<operation id="5091" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:992  %p_Val2_36_1_3 = add i41 %tmp_71_1_3, %tmp_7225_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_3"/></StgValue>
</operation>

<operation id="5092" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1069  %tmp_89 = sext i27 %newSel47 to i41

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="5093" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1070  %tmp_90 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="5094" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1071  %tmp_61_1_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_90, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_4"/></StgValue>
</operation>

<operation id="5095" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1072  %tmp_6223_1_4_cast = mul i41 %tmp_89, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_6223_1_4_cast"/></StgValue>
</operation>

<operation id="5096" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1073  %p_Val2_30_1_4 = add i41 %tmp_61_1_4, %tmp_6223_1_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_4"/></StgValue>
</operation>

<operation id="5097" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1074  %tmp_91 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="5098" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1075  %tmp_66_1_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_91, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_4"/></StgValue>
</operation>

<operation id="5099" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1076  %tmp_6724_1_4_cast = mul i41 %tmp_89, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_6724_1_4_cast"/></StgValue>
</operation>

<operation id="5100" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1077  %p_Val2_33_1_4 = add i41 %tmp_66_1_4, %tmp_6724_1_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_4"/></StgValue>
</operation>

<operation id="5101" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1078  %tmp_92 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="5102" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1079  %tmp_71_1_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_92, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_4"/></StgValue>
</operation>

<operation id="5103" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1080  %tmp_7225_1_4_cast = mul i41 %tmp_89, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_7225_1_4_cast"/></StgValue>
</operation>

<operation id="5104" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1081  %p_Val2_36_1_4 = add i41 %tmp_71_1_4, %tmp_7225_1_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_4"/></StgValue>
</operation>

<operation id="5105" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1158  %tmp_98 = sext i27 %newSel51 to i41

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="5106" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1159  %tmp_99 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="5107" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1161  %tmp_6223_1_5_cast = mul i41 %tmp_98, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_6223_1_5_cast"/></StgValue>
</operation>

<operation id="5108" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1163  %tmp_100 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="5109" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1165  %tmp_6724_1_5_cast = mul i41 %tmp_98, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_6724_1_5_cast"/></StgValue>
</operation>

<operation id="5110" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1167  %tmp_101 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="5111" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1169  %tmp_7225_1_5_cast = mul i41 %tmp_98, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_7225_1_5_cast"/></StgValue>
</operation>

<operation id="5112" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1200  %prefact_1_6 = fmul double %tmp_39_1_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="5113" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1289  %prefact_1_7 = fmul double %tmp_39_1_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="5114" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1378  %prefact_1_8 = fmul double %tmp_39_1_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="5115" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1519  %OP1_V_1_2_cast = sext i27 %newSel67 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="5116" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1520  %p_Val2_29_2 = mul i41 %OP1_V_1_2_cast, %OP1_V_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_2"/></StgValue>
</operation>

<operation id="5117" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1521  %p_Val2_32_2 = mul i41 %OP1_V_1_2_cast, %OP1_V_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_2"/></StgValue>
</operation>

<operation id="5118" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1522  %p_Val2_35_2 = mul i41 %OP1_V_1_2_cast, %OP1_V_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_2"/></StgValue>
</operation>

<operation id="5119" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1599  %tmp_190 = sext i27 %newSel71 to i41

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="5120" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1600  %tmp_191 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="5121" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1601  %tmp_61_2_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_191, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_1"/></StgValue>
</operation>

<operation id="5122" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1602  %tmp_6223_2_1_cast = mul i41 %tmp_190, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_6223_2_1_cast"/></StgValue>
</operation>

<operation id="5123" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1603  %p_Val2_30_2_1 = add i41 %tmp_61_2_1, %tmp_6223_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_1"/></StgValue>
</operation>

<operation id="5124" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1604  %tmp_192 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="5125" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1605  %tmp_66_2_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_192, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_1"/></StgValue>
</operation>

<operation id="5126" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1606  %tmp_6724_2_1_cast = mul i41 %tmp_190, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_6724_2_1_cast"/></StgValue>
</operation>

<operation id="5127" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1607  %p_Val2_33_2_1 = add i41 %tmp_66_2_1, %tmp_6724_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_1"/></StgValue>
</operation>

<operation id="5128" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1608  %tmp_193 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="5129" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1609  %tmp_71_2_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_193, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_1"/></StgValue>
</operation>

<operation id="5130" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1610  %tmp_7225_2_1_cast = mul i41 %tmp_190, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_7225_2_1_cast"/></StgValue>
</operation>

<operation id="5131" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1611  %p_Val2_36_2_1 = add i41 %tmp_71_2_1, %tmp_7225_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_1"/></StgValue>
</operation>

<operation id="5132" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1688  %tmp_198 = sext i27 %newSel75 to i41

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="5133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1689  %tmp_199 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="5134" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1690  %tmp_61_2_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_199, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_3"/></StgValue>
</operation>

<operation id="5135" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1691  %tmp_6223_2_3_cast = mul i41 %tmp_198, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_6223_2_3_cast"/></StgValue>
</operation>

<operation id="5136" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1692  %p_Val2_30_2_3 = add i41 %tmp_61_2_3, %tmp_6223_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_3"/></StgValue>
</operation>

<operation id="5137" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1693  %tmp_200 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="5138" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1694  %tmp_66_2_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_200, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_3"/></StgValue>
</operation>

<operation id="5139" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1695  %tmp_6724_2_3_cast = mul i41 %tmp_198, %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_6724_2_3_cast"/></StgValue>
</operation>

<operation id="5140" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1696  %p_Val2_33_2_3 = add i41 %tmp_66_2_3, %tmp_6724_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_3"/></StgValue>
</operation>

<operation id="5141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1697  %tmp_201 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="5142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1698  %tmp_71_2_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_201, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_3"/></StgValue>
</operation>

<operation id="5143" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1699  %tmp_7225_2_3_cast = mul i41 %tmp_198, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_7225_2_3_cast"/></StgValue>
</operation>

<operation id="5144" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1700  %p_Val2_36_2_3 = add i41 %tmp_71_2_3, %tmp_7225_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_3"/></StgValue>
</operation>

<operation id="5145" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1777  %tmp_206 = sext i27 %newSel79 to i41

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="5146" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1778  %tmp_207 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="5147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1779  %tmp_61_2_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_207, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_4"/></StgValue>
</operation>

<operation id="5148" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1780  %tmp_6223_2_4_cast = mul i41 %tmp_206, %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_6223_2_4_cast"/></StgValue>
</operation>

<operation id="5149" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1781  %p_Val2_30_2_4 = add i41 %tmp_61_2_4, %tmp_6223_2_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_4"/></StgValue>
</operation>

<operation id="5150" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1782  %tmp_208 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="5151" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1783  %tmp_66_2_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_208, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_4"/></StgValue>
</operation>

<operation id="5152" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1784  %tmp_6724_2_4_cast = mul i41 %tmp_206, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_6724_2_4_cast"/></StgValue>
</operation>

<operation id="5153" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1785  %p_Val2_33_2_4 = add i41 %tmp_66_2_4, %tmp_6724_2_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_4"/></StgValue>
</operation>

<operation id="5154" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1786  %tmp_209 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="5155" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1787  %tmp_71_2_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_209, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_4"/></StgValue>
</operation>

<operation id="5156" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1788  %tmp_7225_2_4_cast = mul i41 %tmp_206, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_7225_2_4_cast"/></StgValue>
</operation>

<operation id="5157" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1789  %p_Val2_36_2_4 = add i41 %tmp_71_2_4, %tmp_7225_2_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_4"/></StgValue>
</operation>

<operation id="5158" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1866  %tmp_214 = sext i27 %newSel83 to i41

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="5159" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1867  %tmp_215 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="5160" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1869  %tmp_6223_2_5_cast = mul i41 %tmp_214, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_6223_2_5_cast"/></StgValue>
</operation>

<operation id="5161" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1871  %tmp_216 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="5162" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1873  %tmp_6724_2_5_cast = mul i41 %tmp_214, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_6724_2_5_cast"/></StgValue>
</operation>

<operation id="5163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1875  %tmp_217 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="5164" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1877  %tmp_7225_2_5_cast = mul i41 %tmp_214, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_7225_2_5_cast"/></StgValue>
</operation>

<operation id="5165" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1908  %prefact_2_6 = fmul double %tmp_39_2_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="5166" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1997  %prefact_2_7 = fmul double %tmp_39_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="5167" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2086  %prefact_2_8 = fmul double %tmp_39_2_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="5168" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2227  %OP1_V_1_3_cast = sext i27 %newSel99 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_3_cast"/></StgValue>
</operation>

<operation id="5169" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2228  %p_Val2_29_3 = mul i41 %OP1_V_1_3_cast, %OP1_V_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_3"/></StgValue>
</operation>

<operation id="5170" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2229  %p_Val2_32_3 = mul i41 %OP1_V_1_3_cast, %OP1_V_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_3"/></StgValue>
</operation>

<operation id="5171" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2230  %p_Val2_35_3 = mul i41 %OP1_V_1_3_cast, %OP1_V_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_3"/></StgValue>
</operation>

<operation id="5172" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2307  %tmp_247 = sext i27 %newSel103 to i41

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="5173" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2308  %tmp_248 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="5174" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2309  %tmp_61_3_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_248, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_1"/></StgValue>
</operation>

<operation id="5175" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2310  %tmp_6223_3_1_cast = mul i41 %tmp_247, %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_6223_3_1_cast"/></StgValue>
</operation>

<operation id="5176" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2311  %p_Val2_30_3_1 = add i41 %tmp_61_3_1, %tmp_6223_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_1"/></StgValue>
</operation>

<operation id="5177" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2312  %tmp_249 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="5178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2313  %tmp_66_3_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_249, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_1"/></StgValue>
</operation>

<operation id="5179" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2314  %tmp_6724_3_1_cast = mul i41 %tmp_247, %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_6724_3_1_cast"/></StgValue>
</operation>

<operation id="5180" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2315  %p_Val2_33_3_1 = add i41 %tmp_66_3_1, %tmp_6724_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_1"/></StgValue>
</operation>

<operation id="5181" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2316  %tmp_250 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="5182" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2317  %tmp_71_3_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_250, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_1"/></StgValue>
</operation>

<operation id="5183" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2318  %tmp_7225_3_1_cast = mul i41 %tmp_247, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_7225_3_1_cast"/></StgValue>
</operation>

<operation id="5184" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2319  %p_Val2_36_3_1 = add i41 %tmp_71_3_1, %tmp_7225_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_1"/></StgValue>
</operation>

<operation id="5185" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2396  %tmp_255 = sext i27 %newSel107 to i41

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="5186" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2397  %tmp_256 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="5187" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2398  %tmp_61_3_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_256, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_2"/></StgValue>
</operation>

<operation id="5188" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2399  %tmp_6223_3_2_cast = mul i41 %tmp_255, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_6223_3_2_cast"/></StgValue>
</operation>

<operation id="5189" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2400  %p_Val2_30_3_2 = add i41 %tmp_61_3_2, %tmp_6223_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_2"/></StgValue>
</operation>

<operation id="5190" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2401  %tmp_257 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="5191" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2402  %tmp_66_3_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_257, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_2"/></StgValue>
</operation>

<operation id="5192" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2403  %tmp_6724_3_2_cast = mul i41 %tmp_255, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_6724_3_2_cast"/></StgValue>
</operation>

<operation id="5193" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2404  %p_Val2_33_3_2 = add i41 %tmp_66_3_2, %tmp_6724_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_2"/></StgValue>
</operation>

<operation id="5194" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2405  %tmp_258 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="5195" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2406  %tmp_71_3_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_258, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_2"/></StgValue>
</operation>

<operation id="5196" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2407  %tmp_7225_3_2_cast = mul i41 %tmp_255, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_7225_3_2_cast"/></StgValue>
</operation>

<operation id="5197" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2408  %p_Val2_36_3_2 = add i41 %tmp_71_3_2, %tmp_7225_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_2"/></StgValue>
</operation>

<operation id="5198" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2445  %tmp_143 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_804)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="5199" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2446  %p_Result_45_3_4 = zext i53 %tmp_143 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_4"/></StgValue>
</operation>

<operation id="5200" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3394">
<or_exp><and_exp><literal name="tmp_803" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2447  %man_V_1_3_4 = sub i54 0, %p_Result_45_3_4

]]></Node>
<StgValue><ssdm name="man_V_1_3_4"/></StgValue>
</operation>

<operation id="5201" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2448  %man_V_2_3_4 = select i1 %tmp_803, i54 %man_V_1_3_4, i54 %p_Result_45_3_4

]]></Node>
<StgValue><ssdm name="man_V_2_3_4"/></StgValue>
</operation>

<operation id="5202" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2455  %sh_amt_3_4_cast = sext i12 %sh_amt_3_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_4_cast"/></StgValue>
</operation>

<operation id="5203" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2457  %tmp_805 = trunc i54 %man_V_2_3_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="5204" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2458  %tmp_51_3_4 = icmp ult i12 %sh_amt_3_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_4"/></StgValue>
</operation>

<operation id="5205" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2459  %tmp_53_3_4 = icmp ult i12 %sh_amt_3_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_4"/></StgValue>
</operation>

<operation id="5206" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2460  %tmp_54_3_4 = zext i32 %sh_amt_3_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_4"/></StgValue>
</operation>

<operation id="5207" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2461  %tmp_55_3_4 = ashr i54 %man_V_2_3_4, %tmp_54_3_4

]]></Node>
<StgValue><ssdm name="tmp_55_3_4"/></StgValue>
</operation>

<operation id="5208" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2462  %tmp_806 = trunc i54 %tmp_55_3_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="5209" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2463  %storemerge_3_4 = select i1 %tmp_803, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_4"/></StgValue>
</operation>

<operation id="5210" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2464  %tmp_57_3_4 = sext i27 %tmp_805 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_4"/></StgValue>
</operation>

<operation id="5211" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2465  %tmp_58_3_4 = shl i32 %tmp_57_3_4, %sh_amt_3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_4"/></StgValue>
</operation>

<operation id="5212" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2466  %tmp_807 = trunc i32 %tmp_58_3_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="5213" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2467  %sel_tmp243 = xor i1 %tmp_44_3_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp243"/></StgValue>
</operation>

<operation id="5214" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2468  %sel_tmp244 = and i1 %tmp_49_3_4, %sel_tmp243

]]></Node>
<StgValue><ssdm name="sel_tmp244"/></StgValue>
</operation>

<operation id="5215" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2469  %sel_tmp681_demorgan = or i1 %tmp_44_3_4, %tmp_49_3_4

]]></Node>
<StgValue><ssdm name="sel_tmp681_demorgan"/></StgValue>
</operation>

<operation id="5216" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2470  %sel_tmp245 = xor i1 %sel_tmp681_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp245"/></StgValue>
</operation>

<operation id="5217" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2471  %sel_tmp246 = and i1 %tmp_46_3_4, %sel_tmp245

]]></Node>
<StgValue><ssdm name="sel_tmp246"/></StgValue>
</operation>

<operation id="5218" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2472  %sel_tmp247 = xor i1 %tmp_51_3_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp247"/></StgValue>
</operation>

<operation id="5219" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2473  %sel_tmp248 = and i1 %sel_tmp246, %sel_tmp247

]]></Node>
<StgValue><ssdm name="sel_tmp248"/></StgValue>
</operation>

<operation id="5220" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2474  %sel_tmp249 = and i1 %sel_tmp246, %tmp_51_3_4

]]></Node>
<StgValue><ssdm name="sel_tmp249"/></StgValue>
</operation>

<operation id="5221" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2475  %sel_tmp696_demorgan = or i1 %sel_tmp681_demorgan, %tmp_46_3_4

]]></Node>
<StgValue><ssdm name="sel_tmp696_demorgan"/></StgValue>
</operation>

<operation id="5222" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2476  %sel_tmp250 = xor i1 %sel_tmp696_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp250"/></StgValue>
</operation>

<operation id="5223" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2477  %sel_tmp251 = and i1 %tmp_53_3_4, %sel_tmp250

]]></Node>
<StgValue><ssdm name="sel_tmp251"/></StgValue>
</operation>

<operation id="5224" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2478  %newSel108 = select i1 %sel_tmp251, i27 %tmp_807, i27 %tmp_806

]]></Node>
<StgValue><ssdm name="newSel108"/></StgValue>
</operation>

<operation id="5225" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2479  %or_cond81 = or i1 %sel_tmp251, %sel_tmp249

]]></Node>
<StgValue><ssdm name="or_cond81"/></StgValue>
</operation>

<operation id="5226" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2480  %newSel109 = select i1 %sel_tmp248, i27 %storemerge_3_4, i27 %tmp_805

]]></Node>
<StgValue><ssdm name="newSel109"/></StgValue>
</operation>

<operation id="5227" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2481  %or_cond82 = or i1 %sel_tmp248, %sel_tmp244

]]></Node>
<StgValue><ssdm name="or_cond82"/></StgValue>
</operation>

<operation id="5228" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2482  %newSel110 = select i1 %or_cond81, i27 %newSel108, i27 %newSel109

]]></Node>
<StgValue><ssdm name="newSel110"/></StgValue>
</operation>

<operation id="5229" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2483  %or_cond83 = or i1 %or_cond81, %or_cond82

]]></Node>
<StgValue><ssdm name="or_cond83"/></StgValue>
</operation>

<operation id="5230" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2484  %newSel111 = select i1 %or_cond83, i27 %newSel110, i27 0

]]></Node>
<StgValue><ssdm name="newSel111"/></StgValue>
</operation>

<operation id="5231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2485  %tmp_263 = sext i27 %newSel111 to i41

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="5232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2486  %tmp_264 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="5233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2487  %tmp_61_3_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_264, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_4"/></StgValue>
</operation>

<operation id="5234" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2488  %tmp_6223_3_4_cast = mul i41 %tmp_263, %tmp_259

]]></Node>
<StgValue><ssdm name="tmp_6223_3_4_cast"/></StgValue>
</operation>

<operation id="5235" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2489  %p_Val2_30_3_4 = add i41 %tmp_61_3_4, %tmp_6223_3_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_4"/></StgValue>
</operation>

<operation id="5236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2490  %tmp_265 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="5237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2491  %tmp_66_3_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_265, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_4"/></StgValue>
</operation>

<operation id="5238" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2492  %tmp_6724_3_4_cast = mul i41 %tmp_263, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_6724_3_4_cast"/></StgValue>
</operation>

<operation id="5239" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2493  %p_Val2_33_3_4 = add i41 %tmp_66_3_4, %tmp_6724_3_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_4"/></StgValue>
</operation>

<operation id="5240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2494  %tmp_266 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="5241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2495  %tmp_71_3_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_266, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_4"/></StgValue>
</operation>

<operation id="5242" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2496  %tmp_7225_3_4_cast = mul i41 %tmp_263, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_7225_3_4_cast"/></StgValue>
</operation>

<operation id="5243" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2497  %p_Val2_36_3_4 = add i41 %tmp_71_3_4, %tmp_7225_3_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_4"/></StgValue>
</operation>

<operation id="5244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2528  %ireg_V_3_5 = bitcast double %prefact_3_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_5"/></StgValue>
</operation>

<operation id="5245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2529  %tmp_810 = trunc i64 %ireg_V_3_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="5246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2530  %tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="5247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2531  %p_Result_40_3_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_5"/></StgValue>
</operation>

<operation id="5248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2532  %tmp_42_3_5 = zext i11 %p_Result_40_3_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_5"/></StgValue>
</operation>

<operation id="5249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2533  %tmp_812 = trunc i64 %ireg_V_3_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="5250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2534  %tmp_144 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_812)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="5251" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2535  %p_Result_45_3_5 = zext i53 %tmp_144 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_5"/></StgValue>
</operation>

<operation id="5252" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2536  %man_V_1_3_5 = sub i54 0, %p_Result_45_3_5

]]></Node>
<StgValue><ssdm name="man_V_1_3_5"/></StgValue>
</operation>

<operation id="5253" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2537  %man_V_2_3_5 = select i1 %tmp_811, i54 %man_V_1_3_5, i54 %p_Result_45_3_5

]]></Node>
<StgValue><ssdm name="man_V_2_3_5"/></StgValue>
</operation>

<operation id="5254" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2538  %tmp_44_3_5 = icmp eq i63 %tmp_810, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="5255" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2539  %F2_3_5 = sub i12 1075, %tmp_42_3_5

]]></Node>
<StgValue><ssdm name="F2_3_5"/></StgValue>
</operation>

<operation id="5256" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2540  %tmp_46_3_5 = icmp sgt i12 %F2_3_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_5"/></StgValue>
</operation>

<operation id="5257" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2541  %tmp_47_3_5 = add i12 -14, %F2_3_5

]]></Node>
<StgValue><ssdm name="tmp_47_3_5"/></StgValue>
</operation>

<operation id="5258" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2542  %tmp_48_3_5 = sub i12 14, %F2_3_5

]]></Node>
<StgValue><ssdm name="tmp_48_3_5"/></StgValue>
</operation>

<operation id="5259" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2543  %sh_amt_3_5 = select i1 %tmp_46_3_5, i12 %tmp_47_3_5, i12 %tmp_48_3_5

]]></Node>
<StgValue><ssdm name="sh_amt_3_5"/></StgValue>
</operation>

<operation id="5260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2544  %sh_amt_3_5_cast = sext i12 %sh_amt_3_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_5_cast"/></StgValue>
</operation>

<operation id="5261" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2545  %tmp_49_3_5 = icmp eq i12 %F2_3_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_5"/></StgValue>
</operation>

<operation id="5262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2546  %tmp_813 = trunc i54 %man_V_2_3_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="5263" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2547  %tmp_51_3_5 = icmp ult i12 %sh_amt_3_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_5"/></StgValue>
</operation>

<operation id="5264" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2548  %tmp_53_3_5 = icmp ult i12 %sh_amt_3_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_5"/></StgValue>
</operation>

<operation id="5265" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2549  %tmp_54_3_5 = zext i32 %sh_amt_3_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_5"/></StgValue>
</operation>

<operation id="5266" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2550  %tmp_55_3_5 = ashr i54 %man_V_2_3_5, %tmp_54_3_5

]]></Node>
<StgValue><ssdm name="tmp_55_3_5"/></StgValue>
</operation>

<operation id="5267" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2551  %tmp_814 = trunc i54 %tmp_55_3_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="5268" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2552  %storemerge_3_5 = select i1 %tmp_811, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_5"/></StgValue>
</operation>

<operation id="5269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2553  %tmp_57_3_5 = sext i27 %tmp_813 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_5"/></StgValue>
</operation>

<operation id="5270" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2554  %tmp_58_3_5 = shl i32 %tmp_57_3_5, %sh_amt_3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_5"/></StgValue>
</operation>

<operation id="5271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2555  %tmp_815 = trunc i32 %tmp_58_3_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="5272" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2556  %sel_tmp252 = xor i1 %tmp_44_3_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp252"/></StgValue>
</operation>

<operation id="5273" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2557  %sel_tmp253 = and i1 %tmp_49_3_5, %sel_tmp252

]]></Node>
<StgValue><ssdm name="sel_tmp253"/></StgValue>
</operation>

<operation id="5274" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2558  %sel_tmp706_demorgan = or i1 %tmp_44_3_5, %tmp_49_3_5

]]></Node>
<StgValue><ssdm name="sel_tmp706_demorgan"/></StgValue>
</operation>

<operation id="5275" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2559  %sel_tmp254 = xor i1 %sel_tmp706_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp254"/></StgValue>
</operation>

<operation id="5276" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2560  %sel_tmp255 = and i1 %tmp_46_3_5, %sel_tmp254

]]></Node>
<StgValue><ssdm name="sel_tmp255"/></StgValue>
</operation>

<operation id="5277" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2561  %sel_tmp256 = xor i1 %tmp_51_3_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp256"/></StgValue>
</operation>

<operation id="5278" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2562  %sel_tmp257 = and i1 %sel_tmp255, %sel_tmp256

]]></Node>
<StgValue><ssdm name="sel_tmp257"/></StgValue>
</operation>

<operation id="5279" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2563  %sel_tmp258 = and i1 %sel_tmp255, %tmp_51_3_5

]]></Node>
<StgValue><ssdm name="sel_tmp258"/></StgValue>
</operation>

<operation id="5280" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2564  %sel_tmp721_demorgan = or i1 %sel_tmp706_demorgan, %tmp_46_3_5

]]></Node>
<StgValue><ssdm name="sel_tmp721_demorgan"/></StgValue>
</operation>

<operation id="5281" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2565  %sel_tmp259 = xor i1 %sel_tmp721_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp259"/></StgValue>
</operation>

<operation id="5282" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2566  %sel_tmp260 = and i1 %tmp_53_3_5, %sel_tmp259

]]></Node>
<StgValue><ssdm name="sel_tmp260"/></StgValue>
</operation>

<operation id="5283" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2567  %newSel112 = select i1 %sel_tmp260, i27 %tmp_815, i27 %tmp_814

]]></Node>
<StgValue><ssdm name="newSel112"/></StgValue>
</operation>

<operation id="5284" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2568  %or_cond84 = or i1 %sel_tmp260, %sel_tmp258

]]></Node>
<StgValue><ssdm name="or_cond84"/></StgValue>
</operation>

<operation id="5285" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2569  %newSel113 = select i1 %sel_tmp257, i27 %storemerge_3_5, i27 %tmp_813

]]></Node>
<StgValue><ssdm name="newSel113"/></StgValue>
</operation>

<operation id="5286" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2570  %or_cond85 = or i1 %sel_tmp257, %sel_tmp253

]]></Node>
<StgValue><ssdm name="or_cond85"/></StgValue>
</operation>

<operation id="5287" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2571  %newSel114 = select i1 %or_cond84, i27 %newSel112, i27 %newSel113

]]></Node>
<StgValue><ssdm name="newSel114"/></StgValue>
</operation>

<operation id="5288" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2572  %or_cond86 = or i1 %or_cond84, %or_cond85

]]></Node>
<StgValue><ssdm name="or_cond86"/></StgValue>
</operation>

<operation id="5289" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2573  %newSel115 = select i1 %or_cond86, i27 %newSel114, i27 0

]]></Node>
<StgValue><ssdm name="newSel115"/></StgValue>
</operation>

<operation id="5290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2575  %tmp_272 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="5291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2579  %tmp_273 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="5292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2583  %tmp_274 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="5293" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2616  %prefact_3_6 = fmul double %tmp_39_3_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="5294" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2705  %prefact_3_7 = fmul double %tmp_39_3_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="5295" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2794  %prefact_3_8 = fmul double %tmp_39_3_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="5296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2935  %OP1_V_1_4_cast = sext i27 %newSel131 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_4_cast"/></StgValue>
</operation>

<operation id="5297" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2936  %p_Val2_29_4 = mul i41 %OP1_V_1_4_cast, %OP1_V_5_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_4"/></StgValue>
</operation>

<operation id="5298" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2937  %p_Val2_32_4 = mul i41 %OP1_V_1_4_cast, %OP1_V_6_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_4"/></StgValue>
</operation>

<operation id="5299" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2938  %p_Val2_35_4 = mul i41 %OP1_V_1_4_cast, %OP1_V_7_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_4"/></StgValue>
</operation>

<operation id="5300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2969  %ireg_V_4_1 = bitcast double %prefact_4_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_1"/></StgValue>
</operation>

<operation id="5301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2970  %tmp_850 = trunc i64 %ireg_V_4_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="5302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2971  %tmp_851 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="5303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2972  %p_Result_40_4_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_1"/></StgValue>
</operation>

<operation id="5304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2973  %tmp_42_4_1 = zext i11 %p_Result_40_4_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_1"/></StgValue>
</operation>

<operation id="5305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2974  %tmp_852 = trunc i64 %ireg_V_4_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="5306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2975  %tmp_149 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_852)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="5307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2976  %p_Result_45_4_1 = zext i53 %tmp_149 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_1"/></StgValue>
</operation>

<operation id="5308" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2977  %man_V_1_4_1 = sub i54 0, %p_Result_45_4_1

]]></Node>
<StgValue><ssdm name="man_V_1_4_1"/></StgValue>
</operation>

<operation id="5309" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2978  %man_V_2_4_1 = select i1 %tmp_851, i54 %man_V_1_4_1, i54 %p_Result_45_4_1

]]></Node>
<StgValue><ssdm name="man_V_2_4_1"/></StgValue>
</operation>

<operation id="5310" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2979  %tmp_44_4_1 = icmp eq i63 %tmp_850, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="5311" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2980  %F2_4_1 = sub i12 1075, %tmp_42_4_1

]]></Node>
<StgValue><ssdm name="F2_4_1"/></StgValue>
</operation>

<operation id="5312" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2981  %tmp_46_4_1 = icmp sgt i12 %F2_4_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_1"/></StgValue>
</operation>

<operation id="5313" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2982  %tmp_47_4_1 = add i12 -14, %F2_4_1

]]></Node>
<StgValue><ssdm name="tmp_47_4_1"/></StgValue>
</operation>

<operation id="5314" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2983  %tmp_48_4_1 = sub i12 14, %F2_4_1

]]></Node>
<StgValue><ssdm name="tmp_48_4_1"/></StgValue>
</operation>

<operation id="5315" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2984  %sh_amt_4_1 = select i1 %tmp_46_4_1, i12 %tmp_47_4_1, i12 %tmp_48_4_1

]]></Node>
<StgValue><ssdm name="sh_amt_4_1"/></StgValue>
</operation>

<operation id="5316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2985  %sh_amt_4_1_cast = sext i12 %sh_amt_4_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_1_cast"/></StgValue>
</operation>

<operation id="5317" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2986  %tmp_49_4_1 = icmp eq i12 %F2_4_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_1"/></StgValue>
</operation>

<operation id="5318" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2987  %tmp_853 = trunc i54 %man_V_2_4_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="5319" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2988  %tmp_51_4_1 = icmp ult i12 %sh_amt_4_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_1"/></StgValue>
</operation>

<operation id="5320" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2989  %tmp_53_4_1 = icmp ult i12 %sh_amt_4_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_1"/></StgValue>
</operation>

<operation id="5321" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2990  %tmp_54_4_1 = zext i32 %sh_amt_4_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_1"/></StgValue>
</operation>

<operation id="5322" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2991  %tmp_55_4_1 = ashr i54 %man_V_2_4_1, %tmp_54_4_1

]]></Node>
<StgValue><ssdm name="tmp_55_4_1"/></StgValue>
</operation>

<operation id="5323" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2992  %tmp_854 = trunc i54 %tmp_55_4_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="5324" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2993  %storemerge_4_1 = select i1 %tmp_851, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_1"/></StgValue>
</operation>

<operation id="5325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2994  %tmp_57_4_1 = sext i27 %tmp_853 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_1"/></StgValue>
</operation>

<operation id="5326" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2995  %tmp_58_4_1 = shl i32 %tmp_57_4_1, %sh_amt_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_1"/></StgValue>
</operation>

<operation id="5327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2996  %tmp_855 = trunc i32 %tmp_58_4_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="5328" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2997  %sel_tmp297 = xor i1 %tmp_44_4_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp297"/></StgValue>
</operation>

<operation id="5329" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2998  %sel_tmp298 = and i1 %tmp_49_4_1, %sel_tmp297

]]></Node>
<StgValue><ssdm name="sel_tmp298"/></StgValue>
</operation>

<operation id="5330" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2999  %sel_tmp831_demorgan = or i1 %tmp_44_4_1, %tmp_49_4_1

]]></Node>
<StgValue><ssdm name="sel_tmp831_demorgan"/></StgValue>
</operation>

<operation id="5331" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3000  %sel_tmp299 = xor i1 %sel_tmp831_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp299"/></StgValue>
</operation>

<operation id="5332" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3001  %sel_tmp300 = and i1 %tmp_46_4_1, %sel_tmp299

]]></Node>
<StgValue><ssdm name="sel_tmp300"/></StgValue>
</operation>

<operation id="5333" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3002  %sel_tmp301 = xor i1 %tmp_51_4_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp301"/></StgValue>
</operation>

<operation id="5334" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3003  %sel_tmp302 = and i1 %sel_tmp300, %sel_tmp301

]]></Node>
<StgValue><ssdm name="sel_tmp302"/></StgValue>
</operation>

<operation id="5335" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3004  %sel_tmp303 = and i1 %sel_tmp300, %tmp_51_4_1

]]></Node>
<StgValue><ssdm name="sel_tmp303"/></StgValue>
</operation>

<operation id="5336" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3005  %sel_tmp846_demorgan = or i1 %sel_tmp831_demorgan, %tmp_46_4_1

]]></Node>
<StgValue><ssdm name="sel_tmp846_demorgan"/></StgValue>
</operation>

<operation id="5337" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3006  %sel_tmp304 = xor i1 %sel_tmp846_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp304"/></StgValue>
</operation>

<operation id="5338" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3007  %sel_tmp305 = and i1 %tmp_53_4_1, %sel_tmp304

]]></Node>
<StgValue><ssdm name="sel_tmp305"/></StgValue>
</operation>

<operation id="5339" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3008  %newSel132 = select i1 %sel_tmp305, i27 %tmp_855, i27 %tmp_854

]]></Node>
<StgValue><ssdm name="newSel132"/></StgValue>
</operation>

<operation id="5340" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3009  %or_cond99 = or i1 %sel_tmp305, %sel_tmp303

]]></Node>
<StgValue><ssdm name="or_cond99"/></StgValue>
</operation>

<operation id="5341" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3010  %newSel133 = select i1 %sel_tmp302, i27 %storemerge_4_1, i27 %tmp_853

]]></Node>
<StgValue><ssdm name="newSel133"/></StgValue>
</operation>

<operation id="5342" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3011  %or_cond100 = or i1 %sel_tmp302, %sel_tmp298

]]></Node>
<StgValue><ssdm name="or_cond100"/></StgValue>
</operation>

<operation id="5343" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3012  %newSel134 = select i1 %or_cond99, i27 %newSel132, i27 %newSel133

]]></Node>
<StgValue><ssdm name="newSel134"/></StgValue>
</operation>

<operation id="5344" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3013  %or_cond101 = or i1 %or_cond99, %or_cond100

]]></Node>
<StgValue><ssdm name="or_cond101"/></StgValue>
</operation>

<operation id="5345" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3014  %newSel135 = select i1 %or_cond101, i27 %newSel134, i27 0

]]></Node>
<StgValue><ssdm name="newSel135"/></StgValue>
</operation>

<operation id="5346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3016  %tmp_305 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="5347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3020  %tmp_306 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="5348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3024  %tmp_307 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="5349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3058  %ireg_V_4_2 = bitcast double %prefact_4_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_2"/></StgValue>
</operation>

<operation id="5350" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3059  %tmp_858 = trunc i64 %ireg_V_4_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="5351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3060  %tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="5352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3061  %p_Result_40_4_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_2"/></StgValue>
</operation>

<operation id="5353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3062  %tmp_42_4_2 = zext i11 %p_Result_40_4_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_2"/></StgValue>
</operation>

<operation id="5354" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3063  %tmp_860 = trunc i64 %ireg_V_4_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="5355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3064  %tmp_150 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_860)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="5356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3065  %p_Result_45_4_2 = zext i53 %tmp_150 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_2"/></StgValue>
</operation>

<operation id="5357" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3066  %man_V_1_4_2 = sub i54 0, %p_Result_45_4_2

]]></Node>
<StgValue><ssdm name="man_V_1_4_2"/></StgValue>
</operation>

<operation id="5358" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3067  %man_V_2_4_2 = select i1 %tmp_859, i54 %man_V_1_4_2, i54 %p_Result_45_4_2

]]></Node>
<StgValue><ssdm name="man_V_2_4_2"/></StgValue>
</operation>

<operation id="5359" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3068  %tmp_44_4_2 = icmp eq i63 %tmp_858, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="5360" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3069  %F2_4_2 = sub i12 1075, %tmp_42_4_2

]]></Node>
<StgValue><ssdm name="F2_4_2"/></StgValue>
</operation>

<operation id="5361" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3070  %tmp_46_4_2 = icmp sgt i12 %F2_4_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_2"/></StgValue>
</operation>

<operation id="5362" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3071  %tmp_47_4_2 = add i12 -14, %F2_4_2

]]></Node>
<StgValue><ssdm name="tmp_47_4_2"/></StgValue>
</operation>

<operation id="5363" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3072  %tmp_48_4_2 = sub i12 14, %F2_4_2

]]></Node>
<StgValue><ssdm name="tmp_48_4_2"/></StgValue>
</operation>

<operation id="5364" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3073  %sh_amt_4_2 = select i1 %tmp_46_4_2, i12 %tmp_47_4_2, i12 %tmp_48_4_2

]]></Node>
<StgValue><ssdm name="sh_amt_4_2"/></StgValue>
</operation>

<operation id="5365" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3074  %sh_amt_4_2_cast = sext i12 %sh_amt_4_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_2_cast"/></StgValue>
</operation>

<operation id="5366" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3075  %tmp_49_4_2 = icmp eq i12 %F2_4_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_2"/></StgValue>
</operation>

<operation id="5367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3076  %tmp_861 = trunc i54 %man_V_2_4_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="5368" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3077  %tmp_51_4_2 = icmp ult i12 %sh_amt_4_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_2"/></StgValue>
</operation>

<operation id="5369" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3078  %tmp_53_4_2 = icmp ult i12 %sh_amt_4_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_2"/></StgValue>
</operation>

<operation id="5370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3079  %tmp_54_4_2 = zext i32 %sh_amt_4_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_2"/></StgValue>
</operation>

<operation id="5371" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3080  %tmp_55_4_2 = ashr i54 %man_V_2_4_2, %tmp_54_4_2

]]></Node>
<StgValue><ssdm name="tmp_55_4_2"/></StgValue>
</operation>

<operation id="5372" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3081  %tmp_862 = trunc i54 %tmp_55_4_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="5373" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3082  %storemerge_4_2 = select i1 %tmp_859, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_2"/></StgValue>
</operation>

<operation id="5374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3083  %tmp_57_4_2 = sext i27 %tmp_861 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_2"/></StgValue>
</operation>

<operation id="5375" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3084  %tmp_58_4_2 = shl i32 %tmp_57_4_2, %sh_amt_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_2"/></StgValue>
</operation>

<operation id="5376" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3085  %tmp_863 = trunc i32 %tmp_58_4_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="5377" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3086  %sel_tmp306 = xor i1 %tmp_44_4_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp306"/></StgValue>
</operation>

<operation id="5378" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3087  %sel_tmp307 = and i1 %tmp_49_4_2, %sel_tmp306

]]></Node>
<StgValue><ssdm name="sel_tmp307"/></StgValue>
</operation>

<operation id="5379" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3088  %sel_tmp856_demorgan = or i1 %tmp_44_4_2, %tmp_49_4_2

]]></Node>
<StgValue><ssdm name="sel_tmp856_demorgan"/></StgValue>
</operation>

<operation id="5380" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3089  %sel_tmp308 = xor i1 %sel_tmp856_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp308"/></StgValue>
</operation>

<operation id="5381" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3090  %sel_tmp309 = and i1 %tmp_46_4_2, %sel_tmp308

]]></Node>
<StgValue><ssdm name="sel_tmp309"/></StgValue>
</operation>

<operation id="5382" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3091  %sel_tmp310 = xor i1 %tmp_51_4_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp310"/></StgValue>
</operation>

<operation id="5383" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3092  %sel_tmp311 = and i1 %sel_tmp309, %sel_tmp310

]]></Node>
<StgValue><ssdm name="sel_tmp311"/></StgValue>
</operation>

<operation id="5384" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3093  %sel_tmp312 = and i1 %sel_tmp309, %tmp_51_4_2

]]></Node>
<StgValue><ssdm name="sel_tmp312"/></StgValue>
</operation>

<operation id="5385" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3094  %sel_tmp871_demorgan = or i1 %sel_tmp856_demorgan, %tmp_46_4_2

]]></Node>
<StgValue><ssdm name="sel_tmp871_demorgan"/></StgValue>
</operation>

<operation id="5386" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3095  %sel_tmp313 = xor i1 %sel_tmp871_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp313"/></StgValue>
</operation>

<operation id="5387" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3096  %sel_tmp314 = and i1 %tmp_53_4_2, %sel_tmp313

]]></Node>
<StgValue><ssdm name="sel_tmp314"/></StgValue>
</operation>

<operation id="5388" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3097  %newSel136 = select i1 %sel_tmp314, i27 %tmp_863, i27 %tmp_862

]]></Node>
<StgValue><ssdm name="newSel136"/></StgValue>
</operation>

<operation id="5389" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3098  %or_cond102 = or i1 %sel_tmp314, %sel_tmp312

]]></Node>
<StgValue><ssdm name="or_cond102"/></StgValue>
</operation>

<operation id="5390" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3099  %newSel137 = select i1 %sel_tmp311, i27 %storemerge_4_2, i27 %tmp_861

]]></Node>
<StgValue><ssdm name="newSel137"/></StgValue>
</operation>

<operation id="5391" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3100  %or_cond103 = or i1 %sel_tmp311, %sel_tmp307

]]></Node>
<StgValue><ssdm name="or_cond103"/></StgValue>
</operation>

<operation id="5392" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3101  %newSel138 = select i1 %or_cond102, i27 %newSel136, i27 %newSel137

]]></Node>
<StgValue><ssdm name="newSel138"/></StgValue>
</operation>

<operation id="5393" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3102  %or_cond104 = or i1 %or_cond102, %or_cond103

]]></Node>
<StgValue><ssdm name="or_cond104"/></StgValue>
</operation>

<operation id="5394" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3103  %newSel139 = select i1 %or_cond104, i27 %newSel138, i27 0

]]></Node>
<StgValue><ssdm name="newSel139"/></StgValue>
</operation>

<operation id="5395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3147  %ireg_V_4_3 = bitcast double %prefact_4_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_3"/></StgValue>
</operation>

<operation id="5396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3148  %tmp_866 = trunc i64 %ireg_V_4_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="5397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3149  %tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="5398" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3150  %p_Result_40_4_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_3"/></StgValue>
</operation>

<operation id="5399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3151  %tmp_42_4_3 = zext i11 %p_Result_40_4_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_3"/></StgValue>
</operation>

<operation id="5400" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3152  %tmp_868 = trunc i64 %ireg_V_4_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="5401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3153  %tmp_151 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_868)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="5402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3154  %p_Result_45_4_3 = zext i53 %tmp_151 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_3"/></StgValue>
</operation>

<operation id="5403" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3155  %man_V_1_4_3 = sub i54 0, %p_Result_45_4_3

]]></Node>
<StgValue><ssdm name="man_V_1_4_3"/></StgValue>
</operation>

<operation id="5404" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3156  %man_V_2_4_3 = select i1 %tmp_867, i54 %man_V_1_4_3, i54 %p_Result_45_4_3

]]></Node>
<StgValue><ssdm name="man_V_2_4_3"/></StgValue>
</operation>

<operation id="5405" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3157  %tmp_44_4_3 = icmp eq i63 %tmp_866, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="5406" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3158  %F2_4_3 = sub i12 1075, %tmp_42_4_3

]]></Node>
<StgValue><ssdm name="F2_4_3"/></StgValue>
</operation>

<operation id="5407" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3159  %tmp_46_4_3 = icmp sgt i12 %F2_4_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_3"/></StgValue>
</operation>

<operation id="5408" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3160  %tmp_47_4_3 = add i12 -14, %F2_4_3

]]></Node>
<StgValue><ssdm name="tmp_47_4_3"/></StgValue>
</operation>

<operation id="5409" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3161  %tmp_48_4_3 = sub i12 14, %F2_4_3

]]></Node>
<StgValue><ssdm name="tmp_48_4_3"/></StgValue>
</operation>

<operation id="5410" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3162  %sh_amt_4_3 = select i1 %tmp_46_4_3, i12 %tmp_47_4_3, i12 %tmp_48_4_3

]]></Node>
<StgValue><ssdm name="sh_amt_4_3"/></StgValue>
</operation>

<operation id="5411" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3163  %sh_amt_4_3_cast = sext i12 %sh_amt_4_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_3_cast"/></StgValue>
</operation>

<operation id="5412" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3164  %tmp_49_4_3 = icmp eq i12 %F2_4_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_3"/></StgValue>
</operation>

<operation id="5413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3165  %tmp_869 = trunc i54 %man_V_2_4_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="5414" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3166  %tmp_51_4_3 = icmp ult i12 %sh_amt_4_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_3"/></StgValue>
</operation>

<operation id="5415" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3167  %tmp_53_4_3 = icmp ult i12 %sh_amt_4_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_3"/></StgValue>
</operation>

<operation id="5416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3168  %tmp_54_4_3 = zext i32 %sh_amt_4_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_3"/></StgValue>
</operation>

<operation id="5417" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3169  %tmp_55_4_3 = ashr i54 %man_V_2_4_3, %tmp_54_4_3

]]></Node>
<StgValue><ssdm name="tmp_55_4_3"/></StgValue>
</operation>

<operation id="5418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3170  %tmp_870 = trunc i54 %tmp_55_4_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="5419" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3171  %storemerge_4_3 = select i1 %tmp_867, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_3"/></StgValue>
</operation>

<operation id="5420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3172  %tmp_57_4_3 = sext i27 %tmp_869 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_3"/></StgValue>
</operation>

<operation id="5421" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3173  %tmp_58_4_3 = shl i32 %tmp_57_4_3, %sh_amt_4_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_3"/></StgValue>
</operation>

<operation id="5422" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3174  %tmp_871 = trunc i32 %tmp_58_4_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="5423" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3175  %sel_tmp315 = xor i1 %tmp_44_4_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp315"/></StgValue>
</operation>

<operation id="5424" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3176  %sel_tmp316 = and i1 %tmp_49_4_3, %sel_tmp315

]]></Node>
<StgValue><ssdm name="sel_tmp316"/></StgValue>
</operation>

<operation id="5425" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3177  %sel_tmp881_demorgan = or i1 %tmp_44_4_3, %tmp_49_4_3

]]></Node>
<StgValue><ssdm name="sel_tmp881_demorgan"/></StgValue>
</operation>

<operation id="5426" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3178  %sel_tmp317 = xor i1 %sel_tmp881_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp317"/></StgValue>
</operation>

<operation id="5427" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3179  %sel_tmp318 = and i1 %tmp_46_4_3, %sel_tmp317

]]></Node>
<StgValue><ssdm name="sel_tmp318"/></StgValue>
</operation>

<operation id="5428" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3180  %sel_tmp319 = xor i1 %tmp_51_4_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp319"/></StgValue>
</operation>

<operation id="5429" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3181  %sel_tmp320 = and i1 %sel_tmp318, %sel_tmp319

]]></Node>
<StgValue><ssdm name="sel_tmp320"/></StgValue>
</operation>

<operation id="5430" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3182  %sel_tmp321 = and i1 %sel_tmp318, %tmp_51_4_3

]]></Node>
<StgValue><ssdm name="sel_tmp321"/></StgValue>
</operation>

<operation id="5431" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3183  %sel_tmp896_demorgan = or i1 %sel_tmp881_demorgan, %tmp_46_4_3

]]></Node>
<StgValue><ssdm name="sel_tmp896_demorgan"/></StgValue>
</operation>

<operation id="5432" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3184  %sel_tmp322 = xor i1 %sel_tmp896_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp322"/></StgValue>
</operation>

<operation id="5433" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3185  %sel_tmp323 = and i1 %tmp_53_4_3, %sel_tmp322

]]></Node>
<StgValue><ssdm name="sel_tmp323"/></StgValue>
</operation>

<operation id="5434" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3186  %newSel140 = select i1 %sel_tmp323, i27 %tmp_871, i27 %tmp_870

]]></Node>
<StgValue><ssdm name="newSel140"/></StgValue>
</operation>

<operation id="5435" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3187  %or_cond105 = or i1 %sel_tmp323, %sel_tmp321

]]></Node>
<StgValue><ssdm name="or_cond105"/></StgValue>
</operation>

<operation id="5436" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3188  %newSel141 = select i1 %sel_tmp320, i27 %storemerge_4_3, i27 %tmp_869

]]></Node>
<StgValue><ssdm name="newSel141"/></StgValue>
</operation>

<operation id="5437" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3189  %or_cond106 = or i1 %sel_tmp320, %sel_tmp316

]]></Node>
<StgValue><ssdm name="or_cond106"/></StgValue>
</operation>

<operation id="5438" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3190  %newSel142 = select i1 %or_cond105, i27 %newSel140, i27 %newSel141

]]></Node>
<StgValue><ssdm name="newSel142"/></StgValue>
</operation>

<operation id="5439" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3191  %or_cond107 = or i1 %or_cond105, %or_cond106

]]></Node>
<StgValue><ssdm name="or_cond107"/></StgValue>
</operation>

<operation id="5440" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3192  %newSel143 = select i1 %or_cond107, i27 %newSel142, i27 0

]]></Node>
<StgValue><ssdm name="newSel143"/></StgValue>
</operation>

<operation id="5441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3236  %ireg_V_4_5 = bitcast double %prefact_4_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_5"/></StgValue>
</operation>

<operation id="5442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3237  %tmp_874 = trunc i64 %ireg_V_4_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="5443" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3238  %tmp_875 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="5444" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3239  %p_Result_40_4_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_5"/></StgValue>
</operation>

<operation id="5445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3240  %tmp_42_4_5 = zext i11 %p_Result_40_4_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_5"/></StgValue>
</operation>

<operation id="5446" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3241  %tmp_876 = trunc i64 %ireg_V_4_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="5447" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3242  %tmp_152 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_876)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="5448" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3243  %p_Result_45_4_5 = zext i53 %tmp_152 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_5"/></StgValue>
</operation>

<operation id="5449" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3244  %man_V_1_4_5 = sub i54 0, %p_Result_45_4_5

]]></Node>
<StgValue><ssdm name="man_V_1_4_5"/></StgValue>
</operation>

<operation id="5450" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3245  %man_V_2_4_5 = select i1 %tmp_875, i54 %man_V_1_4_5, i54 %p_Result_45_4_5

]]></Node>
<StgValue><ssdm name="man_V_2_4_5"/></StgValue>
</operation>

<operation id="5451" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3246  %tmp_44_4_5 = icmp eq i63 %tmp_874, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="5452" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3247  %F2_4_5 = sub i12 1075, %tmp_42_4_5

]]></Node>
<StgValue><ssdm name="F2_4_5"/></StgValue>
</operation>

<operation id="5453" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3248  %tmp_46_4_5 = icmp sgt i12 %F2_4_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_5"/></StgValue>
</operation>

<operation id="5454" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3249  %tmp_47_4_5 = add i12 -14, %F2_4_5

]]></Node>
<StgValue><ssdm name="tmp_47_4_5"/></StgValue>
</operation>

<operation id="5455" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3250  %tmp_48_4_5 = sub i12 14, %F2_4_5

]]></Node>
<StgValue><ssdm name="tmp_48_4_5"/></StgValue>
</operation>

<operation id="5456" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3251  %sh_amt_4_5 = select i1 %tmp_46_4_5, i12 %tmp_47_4_5, i12 %tmp_48_4_5

]]></Node>
<StgValue><ssdm name="sh_amt_4_5"/></StgValue>
</operation>

<operation id="5457" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3252  %sh_amt_4_5_cast = sext i12 %sh_amt_4_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_5_cast"/></StgValue>
</operation>

<operation id="5458" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3253  %tmp_49_4_5 = icmp eq i12 %F2_4_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_5"/></StgValue>
</operation>

<operation id="5459" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3254  %tmp_877 = trunc i54 %man_V_2_4_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="5460" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3255  %tmp_51_4_5 = icmp ult i12 %sh_amt_4_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_5"/></StgValue>
</operation>

<operation id="5461" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3256  %tmp_53_4_5 = icmp ult i12 %sh_amt_4_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_5"/></StgValue>
</operation>

<operation id="5462" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3257  %tmp_54_4_5 = zext i32 %sh_amt_4_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_5"/></StgValue>
</operation>

<operation id="5463" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3258  %tmp_55_4_5 = ashr i54 %man_V_2_4_5, %tmp_54_4_5

]]></Node>
<StgValue><ssdm name="tmp_55_4_5"/></StgValue>
</operation>

<operation id="5464" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3259  %tmp_878 = trunc i54 %tmp_55_4_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="5465" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3260  %storemerge_4_5 = select i1 %tmp_875, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_5"/></StgValue>
</operation>

<operation id="5466" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3261  %tmp_57_4_5 = sext i27 %tmp_877 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_5"/></StgValue>
</operation>

<operation id="5467" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3262  %tmp_58_4_5 = shl i32 %tmp_57_4_5, %sh_amt_4_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_5"/></StgValue>
</operation>

<operation id="5468" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3263  %tmp_879 = trunc i32 %tmp_58_4_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="5469" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3264  %sel_tmp324 = xor i1 %tmp_44_4_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp324"/></StgValue>
</operation>

<operation id="5470" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3265  %sel_tmp325 = and i1 %tmp_49_4_5, %sel_tmp324

]]></Node>
<StgValue><ssdm name="sel_tmp325"/></StgValue>
</operation>

<operation id="5471" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3266  %sel_tmp906_demorgan = or i1 %tmp_44_4_5, %tmp_49_4_5

]]></Node>
<StgValue><ssdm name="sel_tmp906_demorgan"/></StgValue>
</operation>

<operation id="5472" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3267  %sel_tmp326 = xor i1 %sel_tmp906_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp326"/></StgValue>
</operation>

<operation id="5473" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3268  %sel_tmp327 = and i1 %tmp_46_4_5, %sel_tmp326

]]></Node>
<StgValue><ssdm name="sel_tmp327"/></StgValue>
</operation>

<operation id="5474" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3269  %sel_tmp328 = xor i1 %tmp_51_4_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp328"/></StgValue>
</operation>

<operation id="5475" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3270  %sel_tmp329 = and i1 %sel_tmp327, %sel_tmp328

]]></Node>
<StgValue><ssdm name="sel_tmp329"/></StgValue>
</operation>

<operation id="5476" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3271  %sel_tmp330 = and i1 %sel_tmp327, %tmp_51_4_5

]]></Node>
<StgValue><ssdm name="sel_tmp330"/></StgValue>
</operation>

<operation id="5477" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3272  %sel_tmp921_demorgan = or i1 %sel_tmp906_demorgan, %tmp_46_4_5

]]></Node>
<StgValue><ssdm name="sel_tmp921_demorgan"/></StgValue>
</operation>

<operation id="5478" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3273  %sel_tmp331 = xor i1 %sel_tmp921_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp331"/></StgValue>
</operation>

<operation id="5479" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3274  %sel_tmp332 = and i1 %tmp_53_4_5, %sel_tmp331

]]></Node>
<StgValue><ssdm name="sel_tmp332"/></StgValue>
</operation>

<operation id="5480" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3275  %newSel144 = select i1 %sel_tmp332, i27 %tmp_879, i27 %tmp_878

]]></Node>
<StgValue><ssdm name="newSel144"/></StgValue>
</operation>

<operation id="5481" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3276  %or_cond108 = or i1 %sel_tmp332, %sel_tmp330

]]></Node>
<StgValue><ssdm name="or_cond108"/></StgValue>
</operation>

<operation id="5482" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3277  %newSel145 = select i1 %sel_tmp329, i27 %storemerge_4_5, i27 %tmp_877

]]></Node>
<StgValue><ssdm name="newSel145"/></StgValue>
</operation>

<operation id="5483" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3278  %or_cond109 = or i1 %sel_tmp329, %sel_tmp325

]]></Node>
<StgValue><ssdm name="or_cond109"/></StgValue>
</operation>

<operation id="5484" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3279  %newSel146 = select i1 %or_cond108, i27 %newSel144, i27 %newSel145

]]></Node>
<StgValue><ssdm name="newSel146"/></StgValue>
</operation>

<operation id="5485" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3280  %or_cond110 = or i1 %or_cond108, %or_cond109

]]></Node>
<StgValue><ssdm name="or_cond110"/></StgValue>
</operation>

<operation id="5486" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3281  %newSel147 = select i1 %or_cond110, i27 %newSel146, i27 0

]]></Node>
<StgValue><ssdm name="newSel147"/></StgValue>
</operation>

<operation id="5487" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3324  %prefact_4_6 = fmul double %tmp_39_4_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="5488" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3413  %prefact_4_7 = fmul double %tmp_39_4_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="5489" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3502  %prefact_4_8 = fmul double %tmp_39_4_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="5490" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3643  %OP1_V_1_5_cast = sext i27 %newSel163 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_5_cast"/></StgValue>
</operation>

<operation id="5491" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3644  %p_Val2_29_5 = mul i41 %OP1_V_1_5_cast, %OP1_V_5_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_5"/></StgValue>
</operation>

<operation id="5492" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3645  %p_Val2_32_5 = mul i41 %OP1_V_1_5_cast, %OP1_V_6_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_5"/></StgValue>
</operation>

<operation id="5493" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3646  %p_Val2_35_5 = mul i41 %OP1_V_1_5_cast, %OP1_V_7_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_5"/></StgValue>
</operation>

<operation id="5494" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3677  %ireg_V_5_1 = bitcast double %prefact_5_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_1"/></StgValue>
</operation>

<operation id="5495" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3678  %tmp_914 = trunc i64 %ireg_V_5_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="5496" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3679  %tmp_915 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="5497" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3680  %p_Result_40_5_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_1"/></StgValue>
</operation>

<operation id="5498" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3681  %tmp_42_5_1 = zext i11 %p_Result_40_5_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_1"/></StgValue>
</operation>

<operation id="5499" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3682  %tmp_916 = trunc i64 %ireg_V_5_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="5500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3683  %tmp_157 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_916)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="5501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3684  %p_Result_45_5_1 = zext i53 %tmp_157 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_1"/></StgValue>
</operation>

<operation id="5502" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3685  %man_V_1_5_1 = sub i54 0, %p_Result_45_5_1

]]></Node>
<StgValue><ssdm name="man_V_1_5_1"/></StgValue>
</operation>

<operation id="5503" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3686  %man_V_2_5_1 = select i1 %tmp_915, i54 %man_V_1_5_1, i54 %p_Result_45_5_1

]]></Node>
<StgValue><ssdm name="man_V_2_5_1"/></StgValue>
</operation>

<operation id="5504" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3687  %tmp_44_5_1 = icmp eq i63 %tmp_914, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="5505" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3688  %F2_5_1 = sub i12 1075, %tmp_42_5_1

]]></Node>
<StgValue><ssdm name="F2_5_1"/></StgValue>
</operation>

<operation id="5506" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3689  %tmp_46_5_1 = icmp sgt i12 %F2_5_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_1"/></StgValue>
</operation>

<operation id="5507" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3690  %tmp_47_5_1 = add i12 -14, %F2_5_1

]]></Node>
<StgValue><ssdm name="tmp_47_5_1"/></StgValue>
</operation>

<operation id="5508" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3691  %tmp_48_5_1 = sub i12 14, %F2_5_1

]]></Node>
<StgValue><ssdm name="tmp_48_5_1"/></StgValue>
</operation>

<operation id="5509" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3692  %sh_amt_5_1 = select i1 %tmp_46_5_1, i12 %tmp_47_5_1, i12 %tmp_48_5_1

]]></Node>
<StgValue><ssdm name="sh_amt_5_1"/></StgValue>
</operation>

<operation id="5510" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3693  %sh_amt_5_1_cast = sext i12 %sh_amt_5_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_1_cast"/></StgValue>
</operation>

<operation id="5511" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3694  %tmp_49_5_1 = icmp eq i12 %F2_5_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_1"/></StgValue>
</operation>

<operation id="5512" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3695  %tmp_917 = trunc i54 %man_V_2_5_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="5513" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3696  %tmp_51_5_1 = icmp ult i12 %sh_amt_5_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_1"/></StgValue>
</operation>

<operation id="5514" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3697  %tmp_53_5_1 = icmp ult i12 %sh_amt_5_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_1"/></StgValue>
</operation>

<operation id="5515" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3698  %tmp_54_5_1 = zext i32 %sh_amt_5_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_1"/></StgValue>
</operation>

<operation id="5516" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3699  %tmp_55_5_1 = ashr i54 %man_V_2_5_1, %tmp_54_5_1

]]></Node>
<StgValue><ssdm name="tmp_55_5_1"/></StgValue>
</operation>

<operation id="5517" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3700  %tmp_918 = trunc i54 %tmp_55_5_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="5518" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3701  %storemerge_5_1 = select i1 %tmp_915, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_1"/></StgValue>
</operation>

<operation id="5519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3702  %tmp_57_5_1 = sext i27 %tmp_917 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_1"/></StgValue>
</operation>

<operation id="5520" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3703  %tmp_58_5_1 = shl i32 %tmp_57_5_1, %sh_amt_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_1"/></StgValue>
</operation>

<operation id="5521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3704  %tmp_919 = trunc i32 %tmp_58_5_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="5522" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3705  %sel_tmp369 = xor i1 %tmp_44_5_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp369"/></StgValue>
</operation>

<operation id="5523" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3706  %sel_tmp370 = and i1 %tmp_49_5_1, %sel_tmp369

]]></Node>
<StgValue><ssdm name="sel_tmp370"/></StgValue>
</operation>

<operation id="5524" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3707  %sel_tmp1031_demorgan = or i1 %tmp_44_5_1, %tmp_49_5_1

]]></Node>
<StgValue><ssdm name="sel_tmp1031_demorgan"/></StgValue>
</operation>

<operation id="5525" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3708  %sel_tmp371 = xor i1 %sel_tmp1031_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp371"/></StgValue>
</operation>

<operation id="5526" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3709  %sel_tmp372 = and i1 %tmp_46_5_1, %sel_tmp371

]]></Node>
<StgValue><ssdm name="sel_tmp372"/></StgValue>
</operation>

<operation id="5527" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3710  %sel_tmp373 = xor i1 %tmp_51_5_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp373"/></StgValue>
</operation>

<operation id="5528" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3711  %sel_tmp374 = and i1 %sel_tmp372, %sel_tmp373

]]></Node>
<StgValue><ssdm name="sel_tmp374"/></StgValue>
</operation>

<operation id="5529" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3712  %sel_tmp375 = and i1 %sel_tmp372, %tmp_51_5_1

]]></Node>
<StgValue><ssdm name="sel_tmp375"/></StgValue>
</operation>

<operation id="5530" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3713  %sel_tmp1046_demorgan = or i1 %sel_tmp1031_demorgan, %tmp_46_5_1

]]></Node>
<StgValue><ssdm name="sel_tmp1046_demorgan"/></StgValue>
</operation>

<operation id="5531" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3714  %sel_tmp376 = xor i1 %sel_tmp1046_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp376"/></StgValue>
</operation>

<operation id="5532" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3715  %sel_tmp377 = and i1 %tmp_53_5_1, %sel_tmp376

]]></Node>
<StgValue><ssdm name="sel_tmp377"/></StgValue>
</operation>

<operation id="5533" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3716  %newSel164 = select i1 %sel_tmp377, i27 %tmp_919, i27 %tmp_918

]]></Node>
<StgValue><ssdm name="newSel164"/></StgValue>
</operation>

<operation id="5534" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3717  %or_cond123 = or i1 %sel_tmp377, %sel_tmp375

]]></Node>
<StgValue><ssdm name="or_cond123"/></StgValue>
</operation>

<operation id="5535" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3718  %newSel165 = select i1 %sel_tmp374, i27 %storemerge_5_1, i27 %tmp_917

]]></Node>
<StgValue><ssdm name="newSel165"/></StgValue>
</operation>

<operation id="5536" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3719  %or_cond124 = or i1 %sel_tmp374, %sel_tmp370

]]></Node>
<StgValue><ssdm name="or_cond124"/></StgValue>
</operation>

<operation id="5537" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3720  %newSel166 = select i1 %or_cond123, i27 %newSel164, i27 %newSel165

]]></Node>
<StgValue><ssdm name="newSel166"/></StgValue>
</operation>

<operation id="5538" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3721  %or_cond125 = or i1 %or_cond123, %or_cond124

]]></Node>
<StgValue><ssdm name="or_cond125"/></StgValue>
</operation>

<operation id="5539" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3722  %newSel167 = select i1 %or_cond125, i27 %newSel166, i27 0

]]></Node>
<StgValue><ssdm name="newSel167"/></StgValue>
</operation>

<operation id="5540" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3724  %tmp_362 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="5541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3728  %tmp_363 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="5542" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3732  %tmp_364 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="5543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3766  %ireg_V_5_2 = bitcast double %prefact_5_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_2"/></StgValue>
</operation>

<operation id="5544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3767  %tmp_922 = trunc i64 %ireg_V_5_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="5545" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3768  %tmp_923 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="5546" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3769  %p_Result_40_5_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_2"/></StgValue>
</operation>

<operation id="5547" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3770  %tmp_42_5_2 = zext i11 %p_Result_40_5_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_2"/></StgValue>
</operation>

<operation id="5548" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3771  %tmp_924 = trunc i64 %ireg_V_5_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="5549" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3772  %tmp_158 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_924)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="5550" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3773  %p_Result_45_5_2 = zext i53 %tmp_158 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_2"/></StgValue>
</operation>

<operation id="5551" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3774  %man_V_1_5_2 = sub i54 0, %p_Result_45_5_2

]]></Node>
<StgValue><ssdm name="man_V_1_5_2"/></StgValue>
</operation>

<operation id="5552" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3775  %man_V_2_5_2 = select i1 %tmp_923, i54 %man_V_1_5_2, i54 %p_Result_45_5_2

]]></Node>
<StgValue><ssdm name="man_V_2_5_2"/></StgValue>
</operation>

<operation id="5553" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3776  %tmp_44_5_2 = icmp eq i63 %tmp_922, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="5554" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3777  %F2_5_2 = sub i12 1075, %tmp_42_5_2

]]></Node>
<StgValue><ssdm name="F2_5_2"/></StgValue>
</operation>

<operation id="5555" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3778  %tmp_46_5_2 = icmp sgt i12 %F2_5_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_2"/></StgValue>
</operation>

<operation id="5556" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3779  %tmp_47_5_2 = add i12 -14, %F2_5_2

]]></Node>
<StgValue><ssdm name="tmp_47_5_2"/></StgValue>
</operation>

<operation id="5557" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3780  %tmp_48_5_2 = sub i12 14, %F2_5_2

]]></Node>
<StgValue><ssdm name="tmp_48_5_2"/></StgValue>
</operation>

<operation id="5558" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3781  %sh_amt_5_2 = select i1 %tmp_46_5_2, i12 %tmp_47_5_2, i12 %tmp_48_5_2

]]></Node>
<StgValue><ssdm name="sh_amt_5_2"/></StgValue>
</operation>

<operation id="5559" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3782  %sh_amt_5_2_cast = sext i12 %sh_amt_5_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_2_cast"/></StgValue>
</operation>

<operation id="5560" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3783  %tmp_49_5_2 = icmp eq i12 %F2_5_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_2"/></StgValue>
</operation>

<operation id="5561" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3784  %tmp_925 = trunc i54 %man_V_2_5_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="5562" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3785  %tmp_51_5_2 = icmp ult i12 %sh_amt_5_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_2"/></StgValue>
</operation>

<operation id="5563" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3786  %tmp_53_5_2 = icmp ult i12 %sh_amt_5_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_2"/></StgValue>
</operation>

<operation id="5564" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3787  %tmp_54_5_2 = zext i32 %sh_amt_5_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_2"/></StgValue>
</operation>

<operation id="5565" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3788  %tmp_55_5_2 = ashr i54 %man_V_2_5_2, %tmp_54_5_2

]]></Node>
<StgValue><ssdm name="tmp_55_5_2"/></StgValue>
</operation>

<operation id="5566" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3789  %tmp_926 = trunc i54 %tmp_55_5_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="5567" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3790  %storemerge_5_2 = select i1 %tmp_923, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_2"/></StgValue>
</operation>

<operation id="5568" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3791  %tmp_57_5_2 = sext i27 %tmp_925 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_2"/></StgValue>
</operation>

<operation id="5569" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3792  %tmp_58_5_2 = shl i32 %tmp_57_5_2, %sh_amt_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_2"/></StgValue>
</operation>

<operation id="5570" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3793  %tmp_927 = trunc i32 %tmp_58_5_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="5571" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3794  %sel_tmp378 = xor i1 %tmp_44_5_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp378"/></StgValue>
</operation>

<operation id="5572" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3795  %sel_tmp379 = and i1 %tmp_49_5_2, %sel_tmp378

]]></Node>
<StgValue><ssdm name="sel_tmp379"/></StgValue>
</operation>

<operation id="5573" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3796  %sel_tmp1056_demorgan = or i1 %tmp_44_5_2, %tmp_49_5_2

]]></Node>
<StgValue><ssdm name="sel_tmp1056_demorgan"/></StgValue>
</operation>

<operation id="5574" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3797  %sel_tmp380 = xor i1 %sel_tmp1056_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp380"/></StgValue>
</operation>

<operation id="5575" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3798  %sel_tmp381 = and i1 %tmp_46_5_2, %sel_tmp380

]]></Node>
<StgValue><ssdm name="sel_tmp381"/></StgValue>
</operation>

<operation id="5576" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3799  %sel_tmp382 = xor i1 %tmp_51_5_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp382"/></StgValue>
</operation>

<operation id="5577" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3800  %sel_tmp383 = and i1 %sel_tmp381, %sel_tmp382

]]></Node>
<StgValue><ssdm name="sel_tmp383"/></StgValue>
</operation>

<operation id="5578" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3801  %sel_tmp384 = and i1 %sel_tmp381, %tmp_51_5_2

]]></Node>
<StgValue><ssdm name="sel_tmp384"/></StgValue>
</operation>

<operation id="5579" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3802  %sel_tmp1071_demorgan = or i1 %sel_tmp1056_demorgan, %tmp_46_5_2

]]></Node>
<StgValue><ssdm name="sel_tmp1071_demorgan"/></StgValue>
</operation>

<operation id="5580" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3803  %sel_tmp385 = xor i1 %sel_tmp1071_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp385"/></StgValue>
</operation>

<operation id="5581" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3804  %sel_tmp386 = and i1 %tmp_53_5_2, %sel_tmp385

]]></Node>
<StgValue><ssdm name="sel_tmp386"/></StgValue>
</operation>

<operation id="5582" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3805  %newSel168 = select i1 %sel_tmp386, i27 %tmp_927, i27 %tmp_926

]]></Node>
<StgValue><ssdm name="newSel168"/></StgValue>
</operation>

<operation id="5583" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3806  %or_cond126 = or i1 %sel_tmp386, %sel_tmp384

]]></Node>
<StgValue><ssdm name="or_cond126"/></StgValue>
</operation>

<operation id="5584" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3807  %newSel169 = select i1 %sel_tmp383, i27 %storemerge_5_2, i27 %tmp_925

]]></Node>
<StgValue><ssdm name="newSel169"/></StgValue>
</operation>

<operation id="5585" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3808  %or_cond127 = or i1 %sel_tmp383, %sel_tmp379

]]></Node>
<StgValue><ssdm name="or_cond127"/></StgValue>
</operation>

<operation id="5586" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3809  %newSel170 = select i1 %or_cond126, i27 %newSel168, i27 %newSel169

]]></Node>
<StgValue><ssdm name="newSel170"/></StgValue>
</operation>

<operation id="5587" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3810  %or_cond128 = or i1 %or_cond126, %or_cond127

]]></Node>
<StgValue><ssdm name="or_cond128"/></StgValue>
</operation>

<operation id="5588" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3811  %newSel171 = select i1 %or_cond128, i27 %newSel170, i27 0

]]></Node>
<StgValue><ssdm name="newSel171"/></StgValue>
</operation>

<operation id="5589" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3855  %ireg_V_5_3 = bitcast double %prefact_5_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_3"/></StgValue>
</operation>

<operation id="5590" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3856  %tmp_930 = trunc i64 %ireg_V_5_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="5591" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3857  %tmp_931 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="5592" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3858  %p_Result_40_5_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_3"/></StgValue>
</operation>

<operation id="5593" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3859  %tmp_42_5_3 = zext i11 %p_Result_40_5_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_3"/></StgValue>
</operation>

<operation id="5594" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3860  %tmp_932 = trunc i64 %ireg_V_5_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="5595" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3861  %tmp_159 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_932)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="5596" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3862  %p_Result_45_5_3 = zext i53 %tmp_159 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_3"/></StgValue>
</operation>

<operation id="5597" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3863  %man_V_1_5_3 = sub i54 0, %p_Result_45_5_3

]]></Node>
<StgValue><ssdm name="man_V_1_5_3"/></StgValue>
</operation>

<operation id="5598" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3864  %man_V_2_5_3 = select i1 %tmp_931, i54 %man_V_1_5_3, i54 %p_Result_45_5_3

]]></Node>
<StgValue><ssdm name="man_V_2_5_3"/></StgValue>
</operation>

<operation id="5599" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3865  %tmp_44_5_3 = icmp eq i63 %tmp_930, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="5600" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3866  %F2_5_3 = sub i12 1075, %tmp_42_5_3

]]></Node>
<StgValue><ssdm name="F2_5_3"/></StgValue>
</operation>

<operation id="5601" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3867  %tmp_46_5_3 = icmp sgt i12 %F2_5_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_3"/></StgValue>
</operation>

<operation id="5602" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3868  %tmp_47_5_3 = add i12 -14, %F2_5_3

]]></Node>
<StgValue><ssdm name="tmp_47_5_3"/></StgValue>
</operation>

<operation id="5603" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3869  %tmp_48_5_3 = sub i12 14, %F2_5_3

]]></Node>
<StgValue><ssdm name="tmp_48_5_3"/></StgValue>
</operation>

<operation id="5604" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3870  %sh_amt_5_3 = select i1 %tmp_46_5_3, i12 %tmp_47_5_3, i12 %tmp_48_5_3

]]></Node>
<StgValue><ssdm name="sh_amt_5_3"/></StgValue>
</operation>

<operation id="5605" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3871  %sh_amt_5_3_cast = sext i12 %sh_amt_5_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_3_cast"/></StgValue>
</operation>

<operation id="5606" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3872  %tmp_49_5_3 = icmp eq i12 %F2_5_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_3"/></StgValue>
</operation>

<operation id="5607" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3873  %tmp_933 = trunc i54 %man_V_2_5_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="5608" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3874  %tmp_51_5_3 = icmp ult i12 %sh_amt_5_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_3"/></StgValue>
</operation>

<operation id="5609" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3875  %tmp_53_5_3 = icmp ult i12 %sh_amt_5_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_3"/></StgValue>
</operation>

<operation id="5610" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3876  %tmp_54_5_3 = zext i32 %sh_amt_5_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_3"/></StgValue>
</operation>

<operation id="5611" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3877  %tmp_55_5_3 = ashr i54 %man_V_2_5_3, %tmp_54_5_3

]]></Node>
<StgValue><ssdm name="tmp_55_5_3"/></StgValue>
</operation>

<operation id="5612" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3878  %tmp_934 = trunc i54 %tmp_55_5_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="5613" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3879  %storemerge_5_3 = select i1 %tmp_931, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_3"/></StgValue>
</operation>

<operation id="5614" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3880  %tmp_57_5_3 = sext i27 %tmp_933 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_3"/></StgValue>
</operation>

<operation id="5615" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3881  %tmp_58_5_3 = shl i32 %tmp_57_5_3, %sh_amt_5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_3"/></StgValue>
</operation>

<operation id="5616" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3882  %tmp_935 = trunc i32 %tmp_58_5_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="5617" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3883  %sel_tmp387 = xor i1 %tmp_44_5_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp387"/></StgValue>
</operation>

<operation id="5618" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3884  %sel_tmp388 = and i1 %tmp_49_5_3, %sel_tmp387

]]></Node>
<StgValue><ssdm name="sel_tmp388"/></StgValue>
</operation>

<operation id="5619" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3885  %sel_tmp1081_demorgan = or i1 %tmp_44_5_3, %tmp_49_5_3

]]></Node>
<StgValue><ssdm name="sel_tmp1081_demorgan"/></StgValue>
</operation>

<operation id="5620" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3886  %sel_tmp389 = xor i1 %sel_tmp1081_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp389"/></StgValue>
</operation>

<operation id="5621" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3887  %sel_tmp390 = and i1 %tmp_46_5_3, %sel_tmp389

]]></Node>
<StgValue><ssdm name="sel_tmp390"/></StgValue>
</operation>

<operation id="5622" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3888  %sel_tmp391 = xor i1 %tmp_51_5_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp391"/></StgValue>
</operation>

<operation id="5623" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3889  %sel_tmp392 = and i1 %sel_tmp390, %sel_tmp391

]]></Node>
<StgValue><ssdm name="sel_tmp392"/></StgValue>
</operation>

<operation id="5624" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3890  %sel_tmp393 = and i1 %sel_tmp390, %tmp_51_5_3

]]></Node>
<StgValue><ssdm name="sel_tmp393"/></StgValue>
</operation>

<operation id="5625" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3891  %sel_tmp1096_demorgan = or i1 %sel_tmp1081_demorgan, %tmp_46_5_3

]]></Node>
<StgValue><ssdm name="sel_tmp1096_demorgan"/></StgValue>
</operation>

<operation id="5626" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3892  %sel_tmp394 = xor i1 %sel_tmp1096_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp394"/></StgValue>
</operation>

<operation id="5627" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3893  %sel_tmp395 = and i1 %tmp_53_5_3, %sel_tmp394

]]></Node>
<StgValue><ssdm name="sel_tmp395"/></StgValue>
</operation>

<operation id="5628" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3894  %newSel172 = select i1 %sel_tmp395, i27 %tmp_935, i27 %tmp_934

]]></Node>
<StgValue><ssdm name="newSel172"/></StgValue>
</operation>

<operation id="5629" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3895  %or_cond129 = or i1 %sel_tmp395, %sel_tmp393

]]></Node>
<StgValue><ssdm name="or_cond129"/></StgValue>
</operation>

<operation id="5630" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3896  %newSel173 = select i1 %sel_tmp392, i27 %storemerge_5_3, i27 %tmp_933

]]></Node>
<StgValue><ssdm name="newSel173"/></StgValue>
</operation>

<operation id="5631" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3897  %or_cond130 = or i1 %sel_tmp392, %sel_tmp388

]]></Node>
<StgValue><ssdm name="or_cond130"/></StgValue>
</operation>

<operation id="5632" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3898  %newSel174 = select i1 %or_cond129, i27 %newSel172, i27 %newSel173

]]></Node>
<StgValue><ssdm name="newSel174"/></StgValue>
</operation>

<operation id="5633" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3899  %or_cond131 = or i1 %or_cond129, %or_cond130

]]></Node>
<StgValue><ssdm name="or_cond131"/></StgValue>
</operation>

<operation id="5634" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3900  %newSel175 = select i1 %or_cond131, i27 %newSel174, i27 0

]]></Node>
<StgValue><ssdm name="newSel175"/></StgValue>
</operation>

<operation id="5635" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3944  %ireg_V_5_4 = bitcast double %prefact_5_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_4"/></StgValue>
</operation>

<operation id="5636" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3945  %tmp_938 = trunc i64 %ireg_V_5_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="5637" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3946  %tmp_939 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="5638" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3947  %p_Result_40_5_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_4"/></StgValue>
</operation>

<operation id="5639" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3948  %tmp_42_5_4 = zext i11 %p_Result_40_5_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_4"/></StgValue>
</operation>

<operation id="5640" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3949  %tmp_940 = trunc i64 %ireg_V_5_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="5641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3950  %tmp_160 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_940)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="5642" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3951  %p_Result_45_5_4 = zext i53 %tmp_160 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_4"/></StgValue>
</operation>

<operation id="5643" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3952  %man_V_1_5_4 = sub i54 0, %p_Result_45_5_4

]]></Node>
<StgValue><ssdm name="man_V_1_5_4"/></StgValue>
</operation>

<operation id="5644" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3953  %man_V_2_5_4 = select i1 %tmp_939, i54 %man_V_1_5_4, i54 %p_Result_45_5_4

]]></Node>
<StgValue><ssdm name="man_V_2_5_4"/></StgValue>
</operation>

<operation id="5645" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3954  %tmp_44_5_4 = icmp eq i63 %tmp_938, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="5646" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3955  %F2_5_4 = sub i12 1075, %tmp_42_5_4

]]></Node>
<StgValue><ssdm name="F2_5_4"/></StgValue>
</operation>

<operation id="5647" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3956  %tmp_46_5_4 = icmp sgt i12 %F2_5_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_4"/></StgValue>
</operation>

<operation id="5648" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3957  %tmp_47_5_4 = add i12 -14, %F2_5_4

]]></Node>
<StgValue><ssdm name="tmp_47_5_4"/></StgValue>
</operation>

<operation id="5649" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3958  %tmp_48_5_4 = sub i12 14, %F2_5_4

]]></Node>
<StgValue><ssdm name="tmp_48_5_4"/></StgValue>
</operation>

<operation id="5650" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3959  %sh_amt_5_4 = select i1 %tmp_46_5_4, i12 %tmp_47_5_4, i12 %tmp_48_5_4

]]></Node>
<StgValue><ssdm name="sh_amt_5_4"/></StgValue>
</operation>

<operation id="5651" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3960  %sh_amt_5_4_cast = sext i12 %sh_amt_5_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_4_cast"/></StgValue>
</operation>

<operation id="5652" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3961  %tmp_49_5_4 = icmp eq i12 %F2_5_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_4"/></StgValue>
</operation>

<operation id="5653" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3962  %tmp_941 = trunc i54 %man_V_2_5_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="5654" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3963  %tmp_51_5_4 = icmp ult i12 %sh_amt_5_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_4"/></StgValue>
</operation>

<operation id="5655" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3964  %tmp_53_5_4 = icmp ult i12 %sh_amt_5_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_4"/></StgValue>
</operation>

<operation id="5656" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3965  %tmp_54_5_4 = zext i32 %sh_amt_5_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_4"/></StgValue>
</operation>

<operation id="5657" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3966  %tmp_55_5_4 = ashr i54 %man_V_2_5_4, %tmp_54_5_4

]]></Node>
<StgValue><ssdm name="tmp_55_5_4"/></StgValue>
</operation>

<operation id="5658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3967  %tmp_942 = trunc i54 %tmp_55_5_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="5659" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3968  %storemerge_5_4 = select i1 %tmp_939, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_4"/></StgValue>
</operation>

<operation id="5660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3969  %tmp_57_5_4 = sext i27 %tmp_941 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_4"/></StgValue>
</operation>

<operation id="5661" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3970  %tmp_58_5_4 = shl i32 %tmp_57_5_4, %sh_amt_5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_4"/></StgValue>
</operation>

<operation id="5662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3971  %tmp_943 = trunc i32 %tmp_58_5_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="5663" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3972  %sel_tmp396 = xor i1 %tmp_44_5_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp396"/></StgValue>
</operation>

<operation id="5664" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3973  %sel_tmp397 = and i1 %tmp_49_5_4, %sel_tmp396

]]></Node>
<StgValue><ssdm name="sel_tmp397"/></StgValue>
</operation>

<operation id="5665" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3974  %sel_tmp1106_demorgan = or i1 %tmp_44_5_4, %tmp_49_5_4

]]></Node>
<StgValue><ssdm name="sel_tmp1106_demorgan"/></StgValue>
</operation>

<operation id="5666" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3975  %sel_tmp398 = xor i1 %sel_tmp1106_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp398"/></StgValue>
</operation>

<operation id="5667" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3976  %sel_tmp399 = and i1 %tmp_46_5_4, %sel_tmp398

]]></Node>
<StgValue><ssdm name="sel_tmp399"/></StgValue>
</operation>

<operation id="5668" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3977  %sel_tmp400 = xor i1 %tmp_51_5_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp400"/></StgValue>
</operation>

<operation id="5669" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3978  %sel_tmp401 = and i1 %sel_tmp399, %sel_tmp400

]]></Node>
<StgValue><ssdm name="sel_tmp401"/></StgValue>
</operation>

<operation id="5670" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3979  %sel_tmp402 = and i1 %sel_tmp399, %tmp_51_5_4

]]></Node>
<StgValue><ssdm name="sel_tmp402"/></StgValue>
</operation>

<operation id="5671" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3980  %sel_tmp1121_demorgan = or i1 %sel_tmp1106_demorgan, %tmp_46_5_4

]]></Node>
<StgValue><ssdm name="sel_tmp1121_demorgan"/></StgValue>
</operation>

<operation id="5672" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3981  %sel_tmp403 = xor i1 %sel_tmp1121_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp403"/></StgValue>
</operation>

<operation id="5673" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3982  %sel_tmp404 = and i1 %tmp_53_5_4, %sel_tmp403

]]></Node>
<StgValue><ssdm name="sel_tmp404"/></StgValue>
</operation>

<operation id="5674" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3983  %newSel176 = select i1 %sel_tmp404, i27 %tmp_943, i27 %tmp_942

]]></Node>
<StgValue><ssdm name="newSel176"/></StgValue>
</operation>

<operation id="5675" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3984  %or_cond132 = or i1 %sel_tmp404, %sel_tmp402

]]></Node>
<StgValue><ssdm name="or_cond132"/></StgValue>
</operation>

<operation id="5676" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3985  %newSel177 = select i1 %sel_tmp401, i27 %storemerge_5_4, i27 %tmp_941

]]></Node>
<StgValue><ssdm name="newSel177"/></StgValue>
</operation>

<operation id="5677" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3986  %or_cond133 = or i1 %sel_tmp401, %sel_tmp397

]]></Node>
<StgValue><ssdm name="or_cond133"/></StgValue>
</operation>

<operation id="5678" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3987  %newSel178 = select i1 %or_cond132, i27 %newSel176, i27 %newSel177

]]></Node>
<StgValue><ssdm name="newSel178"/></StgValue>
</operation>

<operation id="5679" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3988  %or_cond134 = or i1 %or_cond132, %or_cond133

]]></Node>
<StgValue><ssdm name="or_cond134"/></StgValue>
</operation>

<operation id="5680" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3989  %newSel179 = select i1 %or_cond134, i27 %newSel178, i27 0

]]></Node>
<StgValue><ssdm name="newSel179"/></StgValue>
</operation>

<operation id="5681" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4032  %prefact_5_6 = fmul double %tmp_39_5_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="5682" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4121  %prefact_5_7 = fmul double %tmp_39_5_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="5683" st_id="34" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4210  %prefact_5_8 = fmul double %tmp_39_5_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="5684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4351  %OP1_V_1_6_cast = sext i27 %newSel195 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_6_cast"/></StgValue>
</operation>

<operation id="5685" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4352  %p_Val2_29_6 = mul i41 %OP1_V_1_6_cast, %OP1_V_5_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_6"/></StgValue>
</operation>

<operation id="5686" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4353  %p_Val2_32_6 = mul i41 %OP1_V_1_6_cast, %OP1_V_6_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_6"/></StgValue>
</operation>

<operation id="5687" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4354  %p_Val2_35_6 = mul i41 %OP1_V_1_6_cast, %OP1_V_7_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_6"/></StgValue>
</operation>

<operation id="5688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4385  %ireg_V_6_1 = bitcast double %prefact_6_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_1"/></StgValue>
</operation>

<operation id="5689" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4386  %tmp_978 = trunc i64 %ireg_V_6_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="5690" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4387  %tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="5691" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4388  %p_Result_40_6_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_1"/></StgValue>
</operation>

<operation id="5692" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4389  %tmp_42_6_1 = zext i11 %p_Result_40_6_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_1"/></StgValue>
</operation>

<operation id="5693" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4390  %tmp_980 = trunc i64 %ireg_V_6_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="5694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4391  %tmp_165 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_980)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="5695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4392  %p_Result_45_6_1 = zext i53 %tmp_165 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_1"/></StgValue>
</operation>

<operation id="5696" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4393  %man_V_1_6_1 = sub i54 0, %p_Result_45_6_1

]]></Node>
<StgValue><ssdm name="man_V_1_6_1"/></StgValue>
</operation>

<operation id="5697" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4394  %man_V_2_6_1 = select i1 %tmp_979, i54 %man_V_1_6_1, i54 %p_Result_45_6_1

]]></Node>
<StgValue><ssdm name="man_V_2_6_1"/></StgValue>
</operation>

<operation id="5698" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4395  %tmp_44_6_1 = icmp eq i63 %tmp_978, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="5699" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4396  %F2_6_1 = sub i12 1075, %tmp_42_6_1

]]></Node>
<StgValue><ssdm name="F2_6_1"/></StgValue>
</operation>

<operation id="5700" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4397  %tmp_46_6_1 = icmp sgt i12 %F2_6_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_1"/></StgValue>
</operation>

<operation id="5701" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4398  %tmp_47_6_1 = add i12 -14, %F2_6_1

]]></Node>
<StgValue><ssdm name="tmp_47_6_1"/></StgValue>
</operation>

<operation id="5702" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4399  %tmp_48_6_1 = sub i12 14, %F2_6_1

]]></Node>
<StgValue><ssdm name="tmp_48_6_1"/></StgValue>
</operation>

<operation id="5703" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4400  %sh_amt_6_1 = select i1 %tmp_46_6_1, i12 %tmp_47_6_1, i12 %tmp_48_6_1

]]></Node>
<StgValue><ssdm name="sh_amt_6_1"/></StgValue>
</operation>

<operation id="5704" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4401  %sh_amt_6_1_cast = sext i12 %sh_amt_6_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_1_cast"/></StgValue>
</operation>

<operation id="5705" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4402  %tmp_49_6_1 = icmp eq i12 %F2_6_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_1"/></StgValue>
</operation>

<operation id="5706" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4403  %tmp_981 = trunc i54 %man_V_2_6_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="5707" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4404  %tmp_51_6_1 = icmp ult i12 %sh_amt_6_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_1"/></StgValue>
</operation>

<operation id="5708" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4405  %tmp_53_6_1 = icmp ult i12 %sh_amt_6_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_1"/></StgValue>
</operation>

<operation id="5709" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4406  %tmp_54_6_1 = zext i32 %sh_amt_6_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_1"/></StgValue>
</operation>

<operation id="5710" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4407  %tmp_55_6_1 = ashr i54 %man_V_2_6_1, %tmp_54_6_1

]]></Node>
<StgValue><ssdm name="tmp_55_6_1"/></StgValue>
</operation>

<operation id="5711" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4408  %tmp_982 = trunc i54 %tmp_55_6_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="5712" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4409  %storemerge_6_1 = select i1 %tmp_979, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_1"/></StgValue>
</operation>

<operation id="5713" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4410  %tmp_57_6_1 = sext i27 %tmp_981 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_1"/></StgValue>
</operation>

<operation id="5714" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4411  %tmp_58_6_1 = shl i32 %tmp_57_6_1, %sh_amt_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_1"/></StgValue>
</operation>

<operation id="5715" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4412  %tmp_983 = trunc i32 %tmp_58_6_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="5716" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4413  %sel_tmp441 = xor i1 %tmp_44_6_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp441"/></StgValue>
</operation>

<operation id="5717" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4414  %sel_tmp442 = and i1 %tmp_49_6_1, %sel_tmp441

]]></Node>
<StgValue><ssdm name="sel_tmp442"/></StgValue>
</operation>

<operation id="5718" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4415  %sel_tmp1231_demorgan = or i1 %tmp_44_6_1, %tmp_49_6_1

]]></Node>
<StgValue><ssdm name="sel_tmp1231_demorgan"/></StgValue>
</operation>

<operation id="5719" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4416  %sel_tmp443 = xor i1 %sel_tmp1231_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp443"/></StgValue>
</operation>

<operation id="5720" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4417  %sel_tmp444 = and i1 %tmp_46_6_1, %sel_tmp443

]]></Node>
<StgValue><ssdm name="sel_tmp444"/></StgValue>
</operation>

<operation id="5721" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4418  %sel_tmp445 = xor i1 %tmp_51_6_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp445"/></StgValue>
</operation>

<operation id="5722" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4419  %sel_tmp446 = and i1 %sel_tmp444, %sel_tmp445

]]></Node>
<StgValue><ssdm name="sel_tmp446"/></StgValue>
</operation>

<operation id="5723" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4420  %sel_tmp447 = and i1 %sel_tmp444, %tmp_51_6_1

]]></Node>
<StgValue><ssdm name="sel_tmp447"/></StgValue>
</operation>

<operation id="5724" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4421  %sel_tmp1246_demorgan = or i1 %sel_tmp1231_demorgan, %tmp_46_6_1

]]></Node>
<StgValue><ssdm name="sel_tmp1246_demorgan"/></StgValue>
</operation>

<operation id="5725" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4422  %sel_tmp448 = xor i1 %sel_tmp1246_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp448"/></StgValue>
</operation>

<operation id="5726" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4423  %sel_tmp449 = and i1 %tmp_53_6_1, %sel_tmp448

]]></Node>
<StgValue><ssdm name="sel_tmp449"/></StgValue>
</operation>

<operation id="5727" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4424  %newSel196 = select i1 %sel_tmp449, i27 %tmp_983, i27 %tmp_982

]]></Node>
<StgValue><ssdm name="newSel196"/></StgValue>
</operation>

<operation id="5728" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4425  %or_cond147 = or i1 %sel_tmp449, %sel_tmp447

]]></Node>
<StgValue><ssdm name="or_cond147"/></StgValue>
</operation>

<operation id="5729" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4426  %newSel197 = select i1 %sel_tmp446, i27 %storemerge_6_1, i27 %tmp_981

]]></Node>
<StgValue><ssdm name="newSel197"/></StgValue>
</operation>

<operation id="5730" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4427  %or_cond148 = or i1 %sel_tmp446, %sel_tmp442

]]></Node>
<StgValue><ssdm name="or_cond148"/></StgValue>
</operation>

<operation id="5731" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4428  %newSel198 = select i1 %or_cond147, i27 %newSel196, i27 %newSel197

]]></Node>
<StgValue><ssdm name="newSel198"/></StgValue>
</operation>

<operation id="5732" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4429  %or_cond149 = or i1 %or_cond147, %or_cond148

]]></Node>
<StgValue><ssdm name="or_cond149"/></StgValue>
</operation>

<operation id="5733" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4430  %newSel199 = select i1 %or_cond149, i27 %newSel198, i27 0

]]></Node>
<StgValue><ssdm name="newSel199"/></StgValue>
</operation>

<operation id="5734" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4432  %tmp_419 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="5735" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4436  %tmp_420 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="5736" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4440  %tmp_421 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="5737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4474  %ireg_V_6_2 = bitcast double %prefact_6_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_2"/></StgValue>
</operation>

<operation id="5738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4475  %tmp_986 = trunc i64 %ireg_V_6_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="5739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4476  %tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="5740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4477  %p_Result_40_6_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_2"/></StgValue>
</operation>

<operation id="5741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4478  %tmp_42_6_2 = zext i11 %p_Result_40_6_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_2"/></StgValue>
</operation>

<operation id="5742" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4479  %tmp_988 = trunc i64 %ireg_V_6_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="5743" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4480  %tmp_166 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_988)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="5744" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4481  %p_Result_45_6_2 = zext i53 %tmp_166 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_2"/></StgValue>
</operation>

<operation id="5745" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4482  %man_V_1_6_2 = sub i54 0, %p_Result_45_6_2

]]></Node>
<StgValue><ssdm name="man_V_1_6_2"/></StgValue>
</operation>

<operation id="5746" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4483  %man_V_2_6_2 = select i1 %tmp_987, i54 %man_V_1_6_2, i54 %p_Result_45_6_2

]]></Node>
<StgValue><ssdm name="man_V_2_6_2"/></StgValue>
</operation>

<operation id="5747" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4484  %tmp_44_6_2 = icmp eq i63 %tmp_986, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="5748" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4485  %F2_6_2 = sub i12 1075, %tmp_42_6_2

]]></Node>
<StgValue><ssdm name="F2_6_2"/></StgValue>
</operation>

<operation id="5749" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4486  %tmp_46_6_2 = icmp sgt i12 %F2_6_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_2"/></StgValue>
</operation>

<operation id="5750" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4487  %tmp_47_6_2 = add i12 -14, %F2_6_2

]]></Node>
<StgValue><ssdm name="tmp_47_6_2"/></StgValue>
</operation>

<operation id="5751" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4488  %tmp_48_6_2 = sub i12 14, %F2_6_2

]]></Node>
<StgValue><ssdm name="tmp_48_6_2"/></StgValue>
</operation>

<operation id="5752" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4489  %sh_amt_6_2 = select i1 %tmp_46_6_2, i12 %tmp_47_6_2, i12 %tmp_48_6_2

]]></Node>
<StgValue><ssdm name="sh_amt_6_2"/></StgValue>
</operation>

<operation id="5753" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4490  %sh_amt_6_2_cast = sext i12 %sh_amt_6_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_2_cast"/></StgValue>
</operation>

<operation id="5754" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4491  %tmp_49_6_2 = icmp eq i12 %F2_6_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_2"/></StgValue>
</operation>

<operation id="5755" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4492  %tmp_989 = trunc i54 %man_V_2_6_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="5756" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4493  %tmp_51_6_2 = icmp ult i12 %sh_amt_6_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_2"/></StgValue>
</operation>

<operation id="5757" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4494  %tmp_53_6_2 = icmp ult i12 %sh_amt_6_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_2"/></StgValue>
</operation>

<operation id="5758" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4495  %tmp_54_6_2 = zext i32 %sh_amt_6_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_2"/></StgValue>
</operation>

<operation id="5759" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4496  %tmp_55_6_2 = ashr i54 %man_V_2_6_2, %tmp_54_6_2

]]></Node>
<StgValue><ssdm name="tmp_55_6_2"/></StgValue>
</operation>

<operation id="5760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4497  %tmp_990 = trunc i54 %tmp_55_6_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="5761" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4498  %storemerge_6_2 = select i1 %tmp_987, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_2"/></StgValue>
</operation>

<operation id="5762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4499  %tmp_57_6_2 = sext i27 %tmp_989 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_2"/></StgValue>
</operation>

<operation id="5763" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4500  %tmp_58_6_2 = shl i32 %tmp_57_6_2, %sh_amt_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_2"/></StgValue>
</operation>

<operation id="5764" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4501  %tmp_991 = trunc i32 %tmp_58_6_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="5765" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4502  %sel_tmp450 = xor i1 %tmp_44_6_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp450"/></StgValue>
</operation>

<operation id="5766" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4503  %sel_tmp451 = and i1 %tmp_49_6_2, %sel_tmp450

]]></Node>
<StgValue><ssdm name="sel_tmp451"/></StgValue>
</operation>

<operation id="5767" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4504  %sel_tmp1256_demorgan = or i1 %tmp_44_6_2, %tmp_49_6_2

]]></Node>
<StgValue><ssdm name="sel_tmp1256_demorgan"/></StgValue>
</operation>

<operation id="5768" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4505  %sel_tmp452 = xor i1 %sel_tmp1256_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp452"/></StgValue>
</operation>

<operation id="5769" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4506  %sel_tmp453 = and i1 %tmp_46_6_2, %sel_tmp452

]]></Node>
<StgValue><ssdm name="sel_tmp453"/></StgValue>
</operation>

<operation id="5770" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4507  %sel_tmp454 = xor i1 %tmp_51_6_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp454"/></StgValue>
</operation>

<operation id="5771" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4508  %sel_tmp455 = and i1 %sel_tmp453, %sel_tmp454

]]></Node>
<StgValue><ssdm name="sel_tmp455"/></StgValue>
</operation>

<operation id="5772" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4509  %sel_tmp456 = and i1 %sel_tmp453, %tmp_51_6_2

]]></Node>
<StgValue><ssdm name="sel_tmp456"/></StgValue>
</operation>

<operation id="5773" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4510  %sel_tmp1271_demorgan = or i1 %sel_tmp1256_demorgan, %tmp_46_6_2

]]></Node>
<StgValue><ssdm name="sel_tmp1271_demorgan"/></StgValue>
</operation>

<operation id="5774" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4511  %sel_tmp457 = xor i1 %sel_tmp1271_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp457"/></StgValue>
</operation>

<operation id="5775" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4512  %sel_tmp458 = and i1 %tmp_53_6_2, %sel_tmp457

]]></Node>
<StgValue><ssdm name="sel_tmp458"/></StgValue>
</operation>

<operation id="5776" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4513  %newSel200 = select i1 %sel_tmp458, i27 %tmp_991, i27 %tmp_990

]]></Node>
<StgValue><ssdm name="newSel200"/></StgValue>
</operation>

<operation id="5777" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4514  %or_cond150 = or i1 %sel_tmp458, %sel_tmp456

]]></Node>
<StgValue><ssdm name="or_cond150"/></StgValue>
</operation>

<operation id="5778" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4515  %newSel201 = select i1 %sel_tmp455, i27 %storemerge_6_2, i27 %tmp_989

]]></Node>
<StgValue><ssdm name="newSel201"/></StgValue>
</operation>

<operation id="5779" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4516  %or_cond151 = or i1 %sel_tmp455, %sel_tmp451

]]></Node>
<StgValue><ssdm name="or_cond151"/></StgValue>
</operation>

<operation id="5780" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4517  %newSel202 = select i1 %or_cond150, i27 %newSel200, i27 %newSel201

]]></Node>
<StgValue><ssdm name="newSel202"/></StgValue>
</operation>

<operation id="5781" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4518  %or_cond152 = or i1 %or_cond150, %or_cond151

]]></Node>
<StgValue><ssdm name="or_cond152"/></StgValue>
</operation>

<operation id="5782" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4519  %newSel203 = select i1 %or_cond152, i27 %newSel202, i27 0

]]></Node>
<StgValue><ssdm name="newSel203"/></StgValue>
</operation>

<operation id="5783" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4563  %ireg_V_6_3 = bitcast double %prefact_6_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_3"/></StgValue>
</operation>

<operation id="5784" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4564  %tmp_994 = trunc i64 %ireg_V_6_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="5785" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4565  %tmp_995 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="5786" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4566  %p_Result_40_6_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_3"/></StgValue>
</operation>

<operation id="5787" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4567  %tmp_42_6_3 = zext i11 %p_Result_40_6_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_3"/></StgValue>
</operation>

<operation id="5788" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4568  %tmp_996 = trunc i64 %ireg_V_6_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="5789" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4573  %tmp_44_6_3 = icmp eq i63 %tmp_994, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="5790" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4574  %F2_6_3 = sub i12 1075, %tmp_42_6_3

]]></Node>
<StgValue><ssdm name="F2_6_3"/></StgValue>
</operation>

<operation id="5791" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4575  %tmp_46_6_3 = icmp sgt i12 %F2_6_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_3"/></StgValue>
</operation>

<operation id="5792" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4576  %tmp_47_6_3 = add i12 -14, %F2_6_3

]]></Node>
<StgValue><ssdm name="tmp_47_6_3"/></StgValue>
</operation>

<operation id="5793" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4577  %tmp_48_6_3 = sub i12 14, %F2_6_3

]]></Node>
<StgValue><ssdm name="tmp_48_6_3"/></StgValue>
</operation>

<operation id="5794" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4578  %sh_amt_6_3 = select i1 %tmp_46_6_3, i12 %tmp_47_6_3, i12 %tmp_48_6_3

]]></Node>
<StgValue><ssdm name="sh_amt_6_3"/></StgValue>
</operation>

<operation id="5795" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4580  %tmp_49_6_3 = icmp eq i12 %F2_6_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_3"/></StgValue>
</operation>

<operation id="5796" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4652  %ireg_V_6_4 = bitcast double %prefact_6_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_4"/></StgValue>
</operation>

<operation id="5797" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4653  %tmp_1002 = trunc i64 %ireg_V_6_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="5798" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4654  %tmp_1003 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="5799" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4655  %p_Result_40_6_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_4"/></StgValue>
</operation>

<operation id="5800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4656  %tmp_42_6_4 = zext i11 %p_Result_40_6_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_4"/></StgValue>
</operation>

<operation id="5801" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4657  %tmp_1004 = trunc i64 %ireg_V_6_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="5802" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4662  %tmp_44_6_4 = icmp eq i63 %tmp_1002, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="5803" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4663  %F2_6_4 = sub i12 1075, %tmp_42_6_4

]]></Node>
<StgValue><ssdm name="F2_6_4"/></StgValue>
</operation>

<operation id="5804" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4740  %prefact_6_5 = fmul double %tmp_39_6_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="5805" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4829  %prefact_6_7 = fmul double %tmp_39_6_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="5806" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4918  %prefact_6_8 = fmul double %tmp_39_6_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="5807" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5059  %OP1_V_1_7_cast = sext i27 %newSel227 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_7_cast"/></StgValue>
</operation>

<operation id="5808" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5060  %p_Val2_29_7 = mul i41 %OP1_V_1_7_cast, %OP1_V_5_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_7"/></StgValue>
</operation>

<operation id="5809" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5061  %p_Val2_32_7 = mul i41 %OP1_V_1_7_cast, %OP1_V_6_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_7"/></StgValue>
</operation>

<operation id="5810" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5062  %p_Val2_35_7 = mul i41 %OP1_V_1_7_cast, %OP1_V_7_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_7"/></StgValue>
</operation>

<operation id="5811" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5093  %ireg_V_7_1 = bitcast double %prefact_7_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_1"/></StgValue>
</operation>

<operation id="5812" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5094  %tmp_1042 = trunc i64 %ireg_V_7_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="5813" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5095  %tmp_1043 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="5814" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5096  %p_Result_40_7_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_1"/></StgValue>
</operation>

<operation id="5815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5097  %tmp_42_7_1 = zext i11 %p_Result_40_7_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_1"/></StgValue>
</operation>

<operation id="5816" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5098  %tmp_1044 = trunc i64 %ireg_V_7_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="5817" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5099  %tmp_173 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1044)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="5818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5100  %p_Result_45_7_1 = zext i53 %tmp_173 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_1"/></StgValue>
</operation>

<operation id="5819" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5101  %man_V_1_7_1 = sub i54 0, %p_Result_45_7_1

]]></Node>
<StgValue><ssdm name="man_V_1_7_1"/></StgValue>
</operation>

<operation id="5820" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5102  %man_V_2_7_1 = select i1 %tmp_1043, i54 %man_V_1_7_1, i54 %p_Result_45_7_1

]]></Node>
<StgValue><ssdm name="man_V_2_7_1"/></StgValue>
</operation>

<operation id="5821" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5103  %tmp_44_7_1 = icmp eq i63 %tmp_1042, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="5822" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5104  %F2_7_1 = sub i12 1075, %tmp_42_7_1

]]></Node>
<StgValue><ssdm name="F2_7_1"/></StgValue>
</operation>

<operation id="5823" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5105  %tmp_46_7_1 = icmp sgt i12 %F2_7_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_1"/></StgValue>
</operation>

<operation id="5824" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5106  %tmp_47_7_1 = add i12 -14, %F2_7_1

]]></Node>
<StgValue><ssdm name="tmp_47_7_1"/></StgValue>
</operation>

<operation id="5825" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5107  %tmp_48_7_1 = sub i12 14, %F2_7_1

]]></Node>
<StgValue><ssdm name="tmp_48_7_1"/></StgValue>
</operation>

<operation id="5826" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5108  %sh_amt_7_1 = select i1 %tmp_46_7_1, i12 %tmp_47_7_1, i12 %tmp_48_7_1

]]></Node>
<StgValue><ssdm name="sh_amt_7_1"/></StgValue>
</operation>

<operation id="5827" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5110  %tmp_49_7_1 = icmp eq i12 %F2_7_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_1"/></StgValue>
</operation>

<operation id="5828" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5111  %tmp_1045 = trunc i54 %man_V_2_7_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="5829" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5113  %tmp_53_7_1 = icmp ult i12 %sh_amt_7_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_1"/></StgValue>
</operation>

<operation id="5830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5140  %tmp_476 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="5831" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5144  %tmp_477 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="5832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5148  %tmp_478 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="5833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5182  %ireg_V_7_2 = bitcast double %prefact_7_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_2"/></StgValue>
</operation>

<operation id="5834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5183  %tmp_1050 = trunc i64 %ireg_V_7_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="5835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5184  %tmp_1051 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="5836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5185  %p_Result_40_7_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_2"/></StgValue>
</operation>

<operation id="5837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5186  %tmp_42_7_2 = zext i11 %p_Result_40_7_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_2"/></StgValue>
</operation>

<operation id="5838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5187  %tmp_1052 = trunc i64 %ireg_V_7_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="5839" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5192  %tmp_44_7_2 = icmp eq i63 %tmp_1050, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="5840" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5193  %F2_7_2 = sub i12 1075, %tmp_42_7_2

]]></Node>
<StgValue><ssdm name="F2_7_2"/></StgValue>
</operation>

<operation id="5841" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5194  %tmp_46_7_2 = icmp sgt i12 %F2_7_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_2"/></StgValue>
</operation>

<operation id="5842" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5195  %tmp_47_7_2 = add i12 -14, %F2_7_2

]]></Node>
<StgValue><ssdm name="tmp_47_7_2"/></StgValue>
</operation>

<operation id="5843" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5196  %tmp_48_7_2 = sub i12 14, %F2_7_2

]]></Node>
<StgValue><ssdm name="tmp_48_7_2"/></StgValue>
</operation>

<operation id="5844" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5197  %sh_amt_7_2 = select i1 %tmp_46_7_2, i12 %tmp_47_7_2, i12 %tmp_48_7_2

]]></Node>
<StgValue><ssdm name="sh_amt_7_2"/></StgValue>
</operation>

<operation id="5845" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5199  %tmp_49_7_2 = icmp eq i12 %F2_7_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_2"/></StgValue>
</operation>

<operation id="5846" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5271  %ireg_V_7_3 = bitcast double %prefact_7_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_3"/></StgValue>
</operation>

<operation id="5847" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5272  %tmp_1058 = trunc i64 %ireg_V_7_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>

<operation id="5848" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5273  %tmp_1059 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="5849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5274  %p_Result_40_7_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_3"/></StgValue>
</operation>

<operation id="5850" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5275  %tmp_42_7_3 = zext i11 %p_Result_40_7_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_3"/></StgValue>
</operation>

<operation id="5851" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5276  %tmp_1060 = trunc i64 %ireg_V_7_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_1060"/></StgValue>
</operation>

<operation id="5852" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5281  %tmp_44_7_3 = icmp eq i63 %tmp_1058, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="5853" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5282  %F2_7_3 = sub i12 1075, %tmp_42_7_3

]]></Node>
<StgValue><ssdm name="F2_7_3"/></StgValue>
</operation>

<operation id="5854" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5360  %ireg_V_7_4 = bitcast double %prefact_7_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_4"/></StgValue>
</operation>

<operation id="5855" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5361  %tmp_1066 = trunc i64 %ireg_V_7_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="5856" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5362  %tmp_1067 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="5857" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5363  %p_Result_40_7_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_4"/></StgValue>
</operation>

<operation id="5858" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5364  %tmp_42_7_4 = zext i11 %p_Result_40_7_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_4"/></StgValue>
</operation>

<operation id="5859" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5365  %tmp_1068 = trunc i64 %ireg_V_7_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="5860" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5370  %tmp_44_7_4 = icmp eq i63 %tmp_1066, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="5861" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5371  %F2_7_4 = sub i12 1075, %tmp_42_7_4

]]></Node>
<StgValue><ssdm name="F2_7_4"/></StgValue>
</operation>

<operation id="5862" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5448  %prefact_7_5 = fmul double %tmp_39_7_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="5863" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5537  %prefact_7_6 = fmul double %tmp_39_7_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="5864" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5626  %prefact_7_8 = fmul double %tmp_39_7_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="5865" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5767  %OP1_V_1_8_cast = sext i27 %newSel259 to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_8_cast"/></StgValue>
</operation>

<operation id="5866" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5768  %p_Val2_29_8 = mul i41 %OP1_V_1_8_cast, %OP1_V_5_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_29_8"/></StgValue>
</operation>

<operation id="5867" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5769  %p_Val2_32_8 = mul i41 %OP1_V_1_8_cast, %OP1_V_6_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_8"/></StgValue>
</operation>

<operation id="5868" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5770  %p_Val2_35_8 = mul i41 %OP1_V_1_8_cast, %OP1_V_7_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_35_8"/></StgValue>
</operation>

<operation id="5869" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5800  %prefact_8_1 = fmul double %tmp_39_8_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="5870" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5848  %tmp_533 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_29_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="5871" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5852  %tmp_534 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_32_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="5872" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5856  %tmp_535 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_35_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="5873" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5889  %prefact_8_2 = fmul double %tmp_39_8_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="5874" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5978  %prefact_8_3 = fmul double %tmp_39_8_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="5875" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6067  %prefact_8_4 = fmul double %tmp_39_8_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="5876" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6156  %prefact_8_5 = fmul double %tmp_39_8_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="5877" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6245  %prefact_8_6 = fmul double %tmp_39_8_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="5878" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6334  %prefact_8_7 = fmul double %tmp_39_8_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="5879" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:443  %tmp_61_0_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_34, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_5"/></StgValue>
</operation>

<operation id="5880" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:445  %p_Val2_30_0_5 = add i41 %tmp_61_0_5, %tmp_6223_0_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_5"/></StgValue>
</operation>

<operation id="5881" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:447  %tmp_66_0_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_35, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_5"/></StgValue>
</operation>

<operation id="5882" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:449  %p_Val2_33_0_5 = add i41 %tmp_66_0_5, %tmp_6724_0_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_5"/></StgValue>
</operation>

<operation id="5883" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:451  %tmp_71_0_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_36, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_5"/></StgValue>
</operation>

<operation id="5884" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:453  %p_Val2_36_0_5 = add i41 %tmp_71_0_5, %tmp_7225_0_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_5"/></StgValue>
</operation>

<operation id="5885" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:487  %ireg_V_0_6 = bitcast double %prefact_0_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_6"/></StgValue>
</operation>

<operation id="5886" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:488  %tmp_626 = trunc i64 %ireg_V_0_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="5887" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:489  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="5888" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:490  %p_Result_40_0_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_6"/></StgValue>
</operation>

<operation id="5889" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:491  %tmp_42_0_6 = zext i11 %p_Result_40_0_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_6"/></StgValue>
</operation>

<operation id="5890" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:492  %tmp_628 = trunc i64 %ireg_V_0_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="5891" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:493  %tmp_41 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_628)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="5892" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:494  %p_Result_45_0_6 = zext i53 %tmp_41 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_6"/></StgValue>
</operation>

<operation id="5893" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:495  %man_V_1_0_6 = sub i54 0, %p_Result_45_0_6

]]></Node>
<StgValue><ssdm name="man_V_1_0_6"/></StgValue>
</operation>

<operation id="5894" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:496  %man_V_2_0_6 = select i1 %tmp_627, i54 %man_V_1_0_6, i54 %p_Result_45_0_6

]]></Node>
<StgValue><ssdm name="man_V_2_0_6"/></StgValue>
</operation>

<operation id="5895" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:497  %tmp_44_0_6 = icmp eq i63 %tmp_626, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="5896" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:498  %F2_0_6 = sub i12 1075, %tmp_42_0_6

]]></Node>
<StgValue><ssdm name="F2_0_6"/></StgValue>
</operation>

<operation id="5897" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:499  %tmp_46_0_6 = icmp sgt i12 %F2_0_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_6"/></StgValue>
</operation>

<operation id="5898" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:500  %tmp_47_0_6 = add i12 -14, %F2_0_6

]]></Node>
<StgValue><ssdm name="tmp_47_0_6"/></StgValue>
</operation>

<operation id="5899" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:501  %tmp_48_0_6 = sub i12 14, %F2_0_6

]]></Node>
<StgValue><ssdm name="tmp_48_0_6"/></StgValue>
</operation>

<operation id="5900" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:502  %sh_amt_0_6 = select i1 %tmp_46_0_6, i12 %tmp_47_0_6, i12 %tmp_48_0_6

]]></Node>
<StgValue><ssdm name="sh_amt_0_6"/></StgValue>
</operation>

<operation id="5901" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:503  %sh_amt_0_6_cast = sext i12 %sh_amt_0_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_6_cast"/></StgValue>
</operation>

<operation id="5902" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:504  %tmp_49_0_6 = icmp eq i12 %F2_0_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_6"/></StgValue>
</operation>

<operation id="5903" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:505  %tmp_629 = trunc i54 %man_V_2_0_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="5904" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:506  %tmp_51_0_6 = icmp ult i12 %sh_amt_0_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_6"/></StgValue>
</operation>

<operation id="5905" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:507  %tmp_53_0_6 = icmp ult i12 %sh_amt_0_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_6"/></StgValue>
</operation>

<operation id="5906" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:508  %tmp_54_0_6 = zext i32 %sh_amt_0_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_6"/></StgValue>
</operation>

<operation id="5907" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:509  %tmp_55_0_6 = ashr i54 %man_V_2_0_6, %tmp_54_0_6

]]></Node>
<StgValue><ssdm name="tmp_55_0_6"/></StgValue>
</operation>

<operation id="5908" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:510  %tmp_630 = trunc i54 %tmp_55_0_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="5909" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:511  %storemerge_0_6 = select i1 %tmp_627, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_6"/></StgValue>
</operation>

<operation id="5910" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:512  %tmp_57_0_6 = sext i27 %tmp_629 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_6"/></StgValue>
</operation>

<operation id="5911" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:513  %tmp_58_0_6 = shl i32 %tmp_57_0_6, %sh_amt_0_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_6"/></StgValue>
</operation>

<operation id="5912" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:514  %tmp_631 = trunc i32 %tmp_58_0_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="5913" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:515  %sel_tmp45 = xor i1 %tmp_44_0_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="5914" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:516  %sel_tmp46 = and i1 %tmp_49_0_6, %sel_tmp45

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="5915" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:517  %sel_tmp131_demorgan = or i1 %tmp_44_0_6, %tmp_49_0_6

]]></Node>
<StgValue><ssdm name="sel_tmp131_demorgan"/></StgValue>
</operation>

<operation id="5916" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:518  %sel_tmp47 = xor i1 %sel_tmp131_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="5917" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:519  %sel_tmp48 = and i1 %tmp_46_0_6, %sel_tmp47

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="5918" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:520  %sel_tmp49 = xor i1 %tmp_51_0_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="5919" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:521  %sel_tmp50 = and i1 %sel_tmp48, %sel_tmp49

]]></Node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="5920" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:522  %sel_tmp51 = and i1 %sel_tmp48, %tmp_51_0_6

]]></Node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="5921" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:523  %sel_tmp146_demorgan = or i1 %sel_tmp131_demorgan, %tmp_46_0_6

]]></Node>
<StgValue><ssdm name="sel_tmp146_demorgan"/></StgValue>
</operation>

<operation id="5922" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:524  %sel_tmp52 = xor i1 %sel_tmp146_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="5923" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:525  %sel_tmp53 = and i1 %tmp_53_0_6, %sel_tmp52

]]></Node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="5924" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:526  %newSel20 = select i1 %sel_tmp53, i27 %tmp_631, i27 %tmp_630

]]></Node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="5925" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:527  %or_cond15 = or i1 %sel_tmp53, %sel_tmp51

]]></Node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="5926" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:528  %newSel21 = select i1 %sel_tmp50, i27 %storemerge_0_6, i27 %tmp_629

]]></Node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="5927" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:529  %or_cond16 = or i1 %sel_tmp50, %sel_tmp46

]]></Node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="5928" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:530  %newSel22 = select i1 %or_cond15, i27 %newSel20, i27 %newSel21

]]></Node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="5929" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:531  %or_cond17 = or i1 %or_cond15, %or_cond16

]]></Node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="5930" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:532  %newSel23 = select i1 %or_cond17, i27 %newSel22, i27 0

]]></Node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>

<operation id="5931" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:534  %tmp_43 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="5932" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:538  %tmp_44 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="5933" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:542  %tmp_45 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="5934" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:579  %ireg_V_0_7 = bitcast double %prefact_0_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_7"/></StgValue>
</operation>

<operation id="5935" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:580  %tmp_634 = trunc i64 %ireg_V_0_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="5936" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:581  %tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="5937" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:582  %p_Result_40_0_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_7"/></StgValue>
</operation>

<operation id="5938" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:583  %tmp_42_0_7 = zext i11 %p_Result_40_0_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_7"/></StgValue>
</operation>

<operation id="5939" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:584  %tmp_636 = trunc i64 %ireg_V_0_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="5940" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:585  %tmp_50 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_636)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="5941" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:586  %p_Result_45_0_7 = zext i53 %tmp_50 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_7"/></StgValue>
</operation>

<operation id="5942" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:587  %man_V_1_0_7 = sub i54 0, %p_Result_45_0_7

]]></Node>
<StgValue><ssdm name="man_V_1_0_7"/></StgValue>
</operation>

<operation id="5943" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:588  %man_V_2_0_7 = select i1 %tmp_635, i54 %man_V_1_0_7, i54 %p_Result_45_0_7

]]></Node>
<StgValue><ssdm name="man_V_2_0_7"/></StgValue>
</operation>

<operation id="5944" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:589  %tmp_44_0_7 = icmp eq i63 %tmp_634, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="5945" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:590  %F2_0_7 = sub i12 1075, %tmp_42_0_7

]]></Node>
<StgValue><ssdm name="F2_0_7"/></StgValue>
</operation>

<operation id="5946" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:591  %tmp_46_0_7 = icmp sgt i12 %F2_0_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_7"/></StgValue>
</operation>

<operation id="5947" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:592  %tmp_47_0_7 = add i12 -14, %F2_0_7

]]></Node>
<StgValue><ssdm name="tmp_47_0_7"/></StgValue>
</operation>

<operation id="5948" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:593  %tmp_48_0_7 = sub i12 14, %F2_0_7

]]></Node>
<StgValue><ssdm name="tmp_48_0_7"/></StgValue>
</operation>

<operation id="5949" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:594  %sh_amt_0_7 = select i1 %tmp_46_0_7, i12 %tmp_47_0_7, i12 %tmp_48_0_7

]]></Node>
<StgValue><ssdm name="sh_amt_0_7"/></StgValue>
</operation>

<operation id="5950" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:596  %tmp_49_0_7 = icmp eq i12 %F2_0_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_7"/></StgValue>
</operation>

<operation id="5951" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:597  %tmp_637 = trunc i54 %man_V_2_0_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="5952" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:599  %tmp_53_0_7 = icmp ult i12 %sh_amt_0_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_7"/></StgValue>
</operation>

<operation id="5953" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:671  %ireg_V_0_8 = bitcast double %prefact_0_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_0_8"/></StgValue>
</operation>

<operation id="5954" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:672  %tmp_642 = trunc i64 %ireg_V_0_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="5955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:673  %tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="5956" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:674  %p_Result_40_0_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_0_8"/></StgValue>
</operation>

<operation id="5957" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:675  %tmp_42_0_8 = zext i11 %p_Result_40_0_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_0_8"/></StgValue>
</operation>

<operation id="5958" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:676  %tmp_644 = trunc i64 %ireg_V_0_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="5959" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:681  %tmp_44_0_8 = icmp eq i63 %tmp_642, 0

]]></Node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="5960" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:682  %F2_0_8 = sub i12 1075, %tmp_42_0_8

]]></Node>
<StgValue><ssdm name="F2_0_8"/></StgValue>
</operation>

<operation id="5961" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:683  %tmp_46_0_8 = icmp sgt i12 %F2_0_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_0_8"/></StgValue>
</operation>

<operation id="5962" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:684  %tmp_47_0_8 = add i12 -14, %F2_0_8

]]></Node>
<StgValue><ssdm name="tmp_47_0_8"/></StgValue>
</operation>

<operation id="5963" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:685  %tmp_48_0_8 = sub i12 14, %F2_0_8

]]></Node>
<StgValue><ssdm name="tmp_48_0_8"/></StgValue>
</operation>

<operation id="5964" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:686  %sh_amt_0_8 = select i1 %tmp_46_0_8, i12 %tmp_47_0_8, i12 %tmp_48_0_8

]]></Node>
<StgValue><ssdm name="sh_amt_0_8"/></StgValue>
</operation>

<operation id="5965" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:688  %tmp_49_0_8 = icmp eq i12 %F2_0_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_0_8"/></StgValue>
</operation>

<operation id="5966" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1160  %tmp_61_1_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_99, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_5"/></StgValue>
</operation>

<operation id="5967" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1162  %p_Val2_30_1_5 = add i41 %tmp_61_1_5, %tmp_6223_1_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_5"/></StgValue>
</operation>

<operation id="5968" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1164  %tmp_66_1_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_100, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_5"/></StgValue>
</operation>

<operation id="5969" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1166  %p_Val2_33_1_5 = add i41 %tmp_66_1_5, %tmp_6724_1_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_5"/></StgValue>
</operation>

<operation id="5970" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1168  %tmp_71_1_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_101, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_5"/></StgValue>
</operation>

<operation id="5971" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1170  %p_Val2_36_1_5 = add i41 %tmp_71_1_5, %tmp_7225_1_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_5"/></StgValue>
</operation>

<operation id="5972" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1201  %ireg_V_1_6 = bitcast double %prefact_1_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_6"/></StgValue>
</operation>

<operation id="5973" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1202  %tmp_690 = trunc i64 %ireg_V_1_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="5974" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1203  %tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="5975" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1204  %p_Result_40_1_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_6"/></StgValue>
</operation>

<operation id="5976" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1205  %tmp_42_1_6 = zext i11 %p_Result_40_1_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_6"/></StgValue>
</operation>

<operation id="5977" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1206  %tmp_692 = trunc i64 %ireg_V_1_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="5978" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1207  %tmp_106 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_692)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="5979" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1208  %p_Result_45_1_6 = zext i53 %tmp_106 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_6"/></StgValue>
</operation>

<operation id="5980" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1209  %man_V_1_1_6 = sub i54 0, %p_Result_45_1_6

]]></Node>
<StgValue><ssdm name="man_V_1_1_6"/></StgValue>
</operation>

<operation id="5981" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1210  %man_V_2_1_6 = select i1 %tmp_691, i54 %man_V_1_1_6, i54 %p_Result_45_1_6

]]></Node>
<StgValue><ssdm name="man_V_2_1_6"/></StgValue>
</operation>

<operation id="5982" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1211  %tmp_44_1_6 = icmp eq i63 %tmp_690, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="5983" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1212  %F2_1_6 = sub i12 1075, %tmp_42_1_6

]]></Node>
<StgValue><ssdm name="F2_1_6"/></StgValue>
</operation>

<operation id="5984" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1213  %tmp_46_1_6 = icmp sgt i12 %F2_1_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_6"/></StgValue>
</operation>

<operation id="5985" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1214  %tmp_47_1_6 = add i12 -14, %F2_1_6

]]></Node>
<StgValue><ssdm name="tmp_47_1_6"/></StgValue>
</operation>

<operation id="5986" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1215  %tmp_48_1_6 = sub i12 14, %F2_1_6

]]></Node>
<StgValue><ssdm name="tmp_48_1_6"/></StgValue>
</operation>

<operation id="5987" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1216  %sh_amt_1_6 = select i1 %tmp_46_1_6, i12 %tmp_47_1_6, i12 %tmp_48_1_6

]]></Node>
<StgValue><ssdm name="sh_amt_1_6"/></StgValue>
</operation>

<operation id="5988" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1217  %sh_amt_1_6_cast = sext i12 %sh_amt_1_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_6_cast"/></StgValue>
</operation>

<operation id="5989" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1218  %tmp_49_1_6 = icmp eq i12 %F2_1_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_6"/></StgValue>
</operation>

<operation id="5990" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1219  %tmp_693 = trunc i54 %man_V_2_1_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="5991" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1220  %tmp_51_1_6 = icmp ult i12 %sh_amt_1_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_6"/></StgValue>
</operation>

<operation id="5992" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1221  %tmp_53_1_6 = icmp ult i12 %sh_amt_1_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_6"/></StgValue>
</operation>

<operation id="5993" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1222  %tmp_54_1_6 = zext i32 %sh_amt_1_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_6"/></StgValue>
</operation>

<operation id="5994" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1223  %tmp_55_1_6 = ashr i54 %man_V_2_1_6, %tmp_54_1_6

]]></Node>
<StgValue><ssdm name="tmp_55_1_6"/></StgValue>
</operation>

<operation id="5995" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1224  %tmp_694 = trunc i54 %tmp_55_1_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="5996" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1225  %storemerge_1_6 = select i1 %tmp_691, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_6"/></StgValue>
</operation>

<operation id="5997" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1226  %tmp_57_1_6 = sext i27 %tmp_693 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_6"/></StgValue>
</operation>

<operation id="5998" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1227  %tmp_58_1_6 = shl i32 %tmp_57_1_6, %sh_amt_1_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_6"/></StgValue>
</operation>

<operation id="5999" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1228  %tmp_695 = trunc i32 %tmp_58_1_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="6000" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1229  %sel_tmp117 = xor i1 %tmp_44_1_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp117"/></StgValue>
</operation>

<operation id="6001" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1230  %sel_tmp118 = and i1 %tmp_49_1_6, %sel_tmp117

]]></Node>
<StgValue><ssdm name="sel_tmp118"/></StgValue>
</operation>

<operation id="6002" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1231  %sel_tmp331_demorgan = or i1 %tmp_44_1_6, %tmp_49_1_6

]]></Node>
<StgValue><ssdm name="sel_tmp331_demorgan"/></StgValue>
</operation>

<operation id="6003" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1232  %sel_tmp119 = xor i1 %sel_tmp331_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp119"/></StgValue>
</operation>

<operation id="6004" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1233  %sel_tmp120 = and i1 %tmp_46_1_6, %sel_tmp119

]]></Node>
<StgValue><ssdm name="sel_tmp120"/></StgValue>
</operation>

<operation id="6005" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1234  %sel_tmp121 = xor i1 %tmp_51_1_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp121"/></StgValue>
</operation>

<operation id="6006" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1235  %sel_tmp122 = and i1 %sel_tmp120, %sel_tmp121

]]></Node>
<StgValue><ssdm name="sel_tmp122"/></StgValue>
</operation>

<operation id="6007" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1236  %sel_tmp123 = and i1 %sel_tmp120, %tmp_51_1_6

]]></Node>
<StgValue><ssdm name="sel_tmp123"/></StgValue>
</operation>

<operation id="6008" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1237  %sel_tmp346_demorgan = or i1 %sel_tmp331_demorgan, %tmp_46_1_6

]]></Node>
<StgValue><ssdm name="sel_tmp346_demorgan"/></StgValue>
</operation>

<operation id="6009" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1238  %sel_tmp124 = xor i1 %sel_tmp346_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp124"/></StgValue>
</operation>

<operation id="6010" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1239  %sel_tmp125 = and i1 %tmp_53_1_6, %sel_tmp124

]]></Node>
<StgValue><ssdm name="sel_tmp125"/></StgValue>
</operation>

<operation id="6011" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1240  %newSel52 = select i1 %sel_tmp125, i27 %tmp_695, i27 %tmp_694

]]></Node>
<StgValue><ssdm name="newSel52"/></StgValue>
</operation>

<operation id="6012" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1241  %or_cond39 = or i1 %sel_tmp125, %sel_tmp123

]]></Node>
<StgValue><ssdm name="or_cond39"/></StgValue>
</operation>

<operation id="6013" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1242  %newSel53 = select i1 %sel_tmp122, i27 %storemerge_1_6, i27 %tmp_693

]]></Node>
<StgValue><ssdm name="newSel53"/></StgValue>
</operation>

<operation id="6014" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1243  %or_cond40 = or i1 %sel_tmp122, %sel_tmp118

]]></Node>
<StgValue><ssdm name="or_cond40"/></StgValue>
</operation>

<operation id="6015" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1244  %newSel54 = select i1 %or_cond39, i27 %newSel52, i27 %newSel53

]]></Node>
<StgValue><ssdm name="newSel54"/></StgValue>
</operation>

<operation id="6016" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1245  %or_cond41 = or i1 %or_cond39, %or_cond40

]]></Node>
<StgValue><ssdm name="or_cond41"/></StgValue>
</operation>

<operation id="6017" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1246  %newSel55 = select i1 %or_cond41, i27 %newSel54, i27 0

]]></Node>
<StgValue><ssdm name="newSel55"/></StgValue>
</operation>

<operation id="6018" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1248  %tmp_108 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="6019" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1252  %tmp_109 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="6020" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1256  %tmp_110 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="6021" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1290  %ireg_V_1_7 = bitcast double %prefact_1_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_7"/></StgValue>
</operation>

<operation id="6022" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1291  %tmp_698 = trunc i64 %ireg_V_1_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="6023" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1292  %tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="6024" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1293  %p_Result_40_1_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_7"/></StgValue>
</operation>

<operation id="6025" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1294  %tmp_42_1_7 = zext i11 %p_Result_40_1_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_7"/></StgValue>
</operation>

<operation id="6026" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1295  %tmp_700 = trunc i64 %ireg_V_1_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="6027" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1296  %tmp_115 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_700)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="6028" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1297  %p_Result_45_1_7 = zext i53 %tmp_115 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_7"/></StgValue>
</operation>

<operation id="6029" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1298  %man_V_1_1_7 = sub i54 0, %p_Result_45_1_7

]]></Node>
<StgValue><ssdm name="man_V_1_1_7"/></StgValue>
</operation>

<operation id="6030" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1299  %man_V_2_1_7 = select i1 %tmp_699, i54 %man_V_1_1_7, i54 %p_Result_45_1_7

]]></Node>
<StgValue><ssdm name="man_V_2_1_7"/></StgValue>
</operation>

<operation id="6031" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1300  %tmp_44_1_7 = icmp eq i63 %tmp_698, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="6032" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1301  %F2_1_7 = sub i12 1075, %tmp_42_1_7

]]></Node>
<StgValue><ssdm name="F2_1_7"/></StgValue>
</operation>

<operation id="6033" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1302  %tmp_46_1_7 = icmp sgt i12 %F2_1_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_7"/></StgValue>
</operation>

<operation id="6034" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1303  %tmp_47_1_7 = add i12 -14, %F2_1_7

]]></Node>
<StgValue><ssdm name="tmp_47_1_7"/></StgValue>
</operation>

<operation id="6035" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1304  %tmp_48_1_7 = sub i12 14, %F2_1_7

]]></Node>
<StgValue><ssdm name="tmp_48_1_7"/></StgValue>
</operation>

<operation id="6036" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1305  %sh_amt_1_7 = select i1 %tmp_46_1_7, i12 %tmp_47_1_7, i12 %tmp_48_1_7

]]></Node>
<StgValue><ssdm name="sh_amt_1_7"/></StgValue>
</operation>

<operation id="6037" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1307  %tmp_49_1_7 = icmp eq i12 %F2_1_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_7"/></StgValue>
</operation>

<operation id="6038" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1308  %tmp_701 = trunc i54 %man_V_2_1_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="6039" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1310  %tmp_53_1_7 = icmp ult i12 %sh_amt_1_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_7"/></StgValue>
</operation>

<operation id="6040" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1379  %ireg_V_1_8 = bitcast double %prefact_1_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1_8"/></StgValue>
</operation>

<operation id="6041" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1380  %tmp_706 = trunc i64 %ireg_V_1_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="6042" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1381  %tmp_707 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="6043" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1382  %p_Result_40_1_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_1_8"/></StgValue>
</operation>

<operation id="6044" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1383  %tmp_42_1_8 = zext i11 %p_Result_40_1_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_1_8"/></StgValue>
</operation>

<operation id="6045" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1384  %tmp_708 = trunc i64 %ireg_V_1_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="6046" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1389  %tmp_44_1_8 = icmp eq i63 %tmp_706, 0

]]></Node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="6047" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1390  %F2_1_8 = sub i12 1075, %tmp_42_1_8

]]></Node>
<StgValue><ssdm name="F2_1_8"/></StgValue>
</operation>

<operation id="6048" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1391  %tmp_46_1_8 = icmp sgt i12 %F2_1_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_1_8"/></StgValue>
</operation>

<operation id="6049" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1392  %tmp_47_1_8 = add i12 -14, %F2_1_8

]]></Node>
<StgValue><ssdm name="tmp_47_1_8"/></StgValue>
</operation>

<operation id="6050" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1393  %tmp_48_1_8 = sub i12 14, %F2_1_8

]]></Node>
<StgValue><ssdm name="tmp_48_1_8"/></StgValue>
</operation>

<operation id="6051" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1394  %sh_amt_1_8 = select i1 %tmp_46_1_8, i12 %tmp_47_1_8, i12 %tmp_48_1_8

]]></Node>
<StgValue><ssdm name="sh_amt_1_8"/></StgValue>
</operation>

<operation id="6052" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1396  %tmp_49_1_8 = icmp eq i12 %F2_1_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_1_8"/></StgValue>
</operation>

<operation id="6053" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1868  %tmp_61_2_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_215, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_5"/></StgValue>
</operation>

<operation id="6054" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1870  %p_Val2_30_2_5 = add i41 %tmp_61_2_5, %tmp_6223_2_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_5"/></StgValue>
</operation>

<operation id="6055" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1872  %tmp_66_2_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_216, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_5"/></StgValue>
</operation>

<operation id="6056" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1874  %p_Val2_33_2_5 = add i41 %tmp_66_2_5, %tmp_6724_2_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_5"/></StgValue>
</operation>

<operation id="6057" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1876  %tmp_71_2_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_217, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_5"/></StgValue>
</operation>

<operation id="6058" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1878  %p_Val2_36_2_5 = add i41 %tmp_71_2_5, %tmp_7225_2_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_5"/></StgValue>
</operation>

<operation id="6059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1909  %ireg_V_2_6 = bitcast double %prefact_2_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_6"/></StgValue>
</operation>

<operation id="6060" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1910  %tmp_754 = trunc i64 %ireg_V_2_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="6061" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1911  %tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="6062" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1912  %p_Result_40_2_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_6"/></StgValue>
</operation>

<operation id="6063" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:1913  %tmp_42_2_6 = zext i11 %p_Result_40_2_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_6"/></StgValue>
</operation>

<operation id="6064" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1914  %tmp_756 = trunc i64 %ireg_V_2_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="6065" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1915  %tmp_137 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_756)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="6066" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1916  %p_Result_45_2_6 = zext i53 %tmp_137 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_6"/></StgValue>
</operation>

<operation id="6067" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1917  %man_V_1_2_6 = sub i54 0, %p_Result_45_2_6

]]></Node>
<StgValue><ssdm name="man_V_1_2_6"/></StgValue>
</operation>

<operation id="6068" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1918  %man_V_2_2_6 = select i1 %tmp_755, i54 %man_V_1_2_6, i54 %p_Result_45_2_6

]]></Node>
<StgValue><ssdm name="man_V_2_2_6"/></StgValue>
</operation>

<operation id="6069" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:1919  %tmp_44_2_6 = icmp eq i63 %tmp_754, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="6070" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1920  %F2_2_6 = sub i12 1075, %tmp_42_2_6

]]></Node>
<StgValue><ssdm name="F2_2_6"/></StgValue>
</operation>

<operation id="6071" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1921  %tmp_46_2_6 = icmp sgt i12 %F2_2_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_6"/></StgValue>
</operation>

<operation id="6072" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1922  %tmp_47_2_6 = add i12 -14, %F2_2_6

]]></Node>
<StgValue><ssdm name="tmp_47_2_6"/></StgValue>
</operation>

<operation id="6073" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1923  %tmp_48_2_6 = sub i12 14, %F2_2_6

]]></Node>
<StgValue><ssdm name="tmp_48_2_6"/></StgValue>
</operation>

<operation id="6074" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1924  %sh_amt_2_6 = select i1 %tmp_46_2_6, i12 %tmp_47_2_6, i12 %tmp_48_2_6

]]></Node>
<StgValue><ssdm name="sh_amt_2_6"/></StgValue>
</operation>

<operation id="6075" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1925  %sh_amt_2_6_cast = sext i12 %sh_amt_2_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_6_cast"/></StgValue>
</operation>

<operation id="6076" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1926  %tmp_49_2_6 = icmp eq i12 %F2_2_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_6"/></StgValue>
</operation>

<operation id="6077" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1927  %tmp_757 = trunc i54 %man_V_2_2_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="6078" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1928  %tmp_51_2_6 = icmp ult i12 %sh_amt_2_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_6"/></StgValue>
</operation>

<operation id="6079" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1929  %tmp_53_2_6 = icmp ult i12 %sh_amt_2_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_6"/></StgValue>
</operation>

<operation id="6080" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1930  %tmp_54_2_6 = zext i32 %sh_amt_2_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_6"/></StgValue>
</operation>

<operation id="6081" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1931  %tmp_55_2_6 = ashr i54 %man_V_2_2_6, %tmp_54_2_6

]]></Node>
<StgValue><ssdm name="tmp_55_2_6"/></StgValue>
</operation>

<operation id="6082" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1932  %tmp_758 = trunc i54 %tmp_55_2_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="6083" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1933  %storemerge_2_6 = select i1 %tmp_755, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_6"/></StgValue>
</operation>

<operation id="6084" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1934  %tmp_57_2_6 = sext i27 %tmp_757 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_6"/></StgValue>
</operation>

<operation id="6085" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1935  %tmp_58_2_6 = shl i32 %tmp_57_2_6, %sh_amt_2_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_6"/></StgValue>
</operation>

<operation id="6086" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1936  %tmp_759 = trunc i32 %tmp_58_2_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="6087" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1937  %sel_tmp189 = xor i1 %tmp_44_2_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp189"/></StgValue>
</operation>

<operation id="6088" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1938  %sel_tmp190 = and i1 %tmp_49_2_6, %sel_tmp189

]]></Node>
<StgValue><ssdm name="sel_tmp190"/></StgValue>
</operation>

<operation id="6089" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1939  %sel_tmp531_demorgan = or i1 %tmp_44_2_6, %tmp_49_2_6

]]></Node>
<StgValue><ssdm name="sel_tmp531_demorgan"/></StgValue>
</operation>

<operation id="6090" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1940  %sel_tmp191 = xor i1 %sel_tmp531_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp191"/></StgValue>
</operation>

<operation id="6091" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1941  %sel_tmp192 = and i1 %tmp_46_2_6, %sel_tmp191

]]></Node>
<StgValue><ssdm name="sel_tmp192"/></StgValue>
</operation>

<operation id="6092" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1942  %sel_tmp193 = xor i1 %tmp_51_2_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp193"/></StgValue>
</operation>

<operation id="6093" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1943  %sel_tmp194 = and i1 %sel_tmp192, %sel_tmp193

]]></Node>
<StgValue><ssdm name="sel_tmp194"/></StgValue>
</operation>

<operation id="6094" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1944  %sel_tmp195 = and i1 %sel_tmp192, %tmp_51_2_6

]]></Node>
<StgValue><ssdm name="sel_tmp195"/></StgValue>
</operation>

<operation id="6095" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1945  %sel_tmp546_demorgan = or i1 %sel_tmp531_demorgan, %tmp_46_2_6

]]></Node>
<StgValue><ssdm name="sel_tmp546_demorgan"/></StgValue>
</operation>

<operation id="6096" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1946  %sel_tmp196 = xor i1 %sel_tmp546_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp196"/></StgValue>
</operation>

<operation id="6097" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1947  %sel_tmp197 = and i1 %tmp_53_2_6, %sel_tmp196

]]></Node>
<StgValue><ssdm name="sel_tmp197"/></StgValue>
</operation>

<operation id="6098" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1948  %newSel84 = select i1 %sel_tmp197, i27 %tmp_759, i27 %tmp_758

]]></Node>
<StgValue><ssdm name="newSel84"/></StgValue>
</operation>

<operation id="6099" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1949  %or_cond63 = or i1 %sel_tmp197, %sel_tmp195

]]></Node>
<StgValue><ssdm name="or_cond63"/></StgValue>
</operation>

<operation id="6100" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1950  %newSel85 = select i1 %sel_tmp194, i27 %storemerge_2_6, i27 %tmp_757

]]></Node>
<StgValue><ssdm name="newSel85"/></StgValue>
</operation>

<operation id="6101" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1951  %or_cond64 = or i1 %sel_tmp194, %sel_tmp190

]]></Node>
<StgValue><ssdm name="or_cond64"/></StgValue>
</operation>

<operation id="6102" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1952  %newSel86 = select i1 %or_cond63, i27 %newSel84, i27 %newSel85

]]></Node>
<StgValue><ssdm name="newSel86"/></StgValue>
</operation>

<operation id="6103" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1953  %or_cond65 = or i1 %or_cond63, %or_cond64

]]></Node>
<StgValue><ssdm name="or_cond65"/></StgValue>
</operation>

<operation id="6104" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1954  %newSel87 = select i1 %or_cond65, i27 %newSel86, i27 0

]]></Node>
<StgValue><ssdm name="newSel87"/></StgValue>
</operation>

<operation id="6105" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1956  %tmp_223 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="6106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1960  %tmp_224 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="6107" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1964  %tmp_225 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="6108" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1997  %prefact_2_7 = fmul double %tmp_39_2_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="6109" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2086  %prefact_2_8 = fmul double %tmp_39_2_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="6110" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2574  %tmp_271 = sext i27 %newSel115 to i41

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="6111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2576  %tmp_61_3_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_272, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_5"/></StgValue>
</operation>

<operation id="6112" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2577  %tmp_6223_3_5_cast = mul i41 %tmp_271, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp_6223_3_5_cast"/></StgValue>
</operation>

<operation id="6113" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2578  %p_Val2_30_3_5 = add i41 %tmp_61_3_5, %tmp_6223_3_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_5"/></StgValue>
</operation>

<operation id="6114" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2580  %tmp_66_3_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_273, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_5"/></StgValue>
</operation>

<operation id="6115" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2581  %tmp_6724_3_5_cast = mul i41 %tmp_271, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp_6724_3_5_cast"/></StgValue>
</operation>

<operation id="6116" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2582  %p_Val2_33_3_5 = add i41 %tmp_66_3_5, %tmp_6724_3_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_5"/></StgValue>
</operation>

<operation id="6117" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2584  %tmp_71_3_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_274, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_5"/></StgValue>
</operation>

<operation id="6118" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2585  %tmp_7225_3_5_cast = mul i41 %tmp_271, %tmp_269

]]></Node>
<StgValue><ssdm name="tmp_7225_3_5_cast"/></StgValue>
</operation>

<operation id="6119" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2586  %p_Val2_36_3_5 = add i41 %tmp_71_3_5, %tmp_7225_3_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_5"/></StgValue>
</operation>

<operation id="6120" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2616  %prefact_3_6 = fmul double %tmp_39_3_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="6121" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2664  %tmp_280 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="6122" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2668  %tmp_281 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="6123" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2672  %tmp_282 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="6124" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2705  %prefact_3_7 = fmul double %tmp_39_3_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="6125" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2794  %prefact_3_8 = fmul double %tmp_39_3_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="6126" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3015  %tmp_304 = sext i27 %newSel135 to i41

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="6127" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3017  %tmp_61_4_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_305, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_1"/></StgValue>
</operation>

<operation id="6128" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3018  %tmp_6223_4_1_cast = mul i41 %tmp_304, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_6223_4_1_cast"/></StgValue>
</operation>

<operation id="6129" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3019  %p_Val2_30_4_1 = add i41 %tmp_61_4_1, %tmp_6223_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_1"/></StgValue>
</operation>

<operation id="6130" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3021  %tmp_66_4_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_306, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_1"/></StgValue>
</operation>

<operation id="6131" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3022  %tmp_6724_4_1_cast = mul i41 %tmp_304, %tmp_301

]]></Node>
<StgValue><ssdm name="tmp_6724_4_1_cast"/></StgValue>
</operation>

<operation id="6132" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3023  %p_Val2_33_4_1 = add i41 %tmp_66_4_1, %tmp_6724_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_1"/></StgValue>
</operation>

<operation id="6133" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3025  %tmp_71_4_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_307, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_1"/></StgValue>
</operation>

<operation id="6134" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3026  %tmp_7225_4_1_cast = mul i41 %tmp_304, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_7225_4_1_cast"/></StgValue>
</operation>

<operation id="6135" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3027  %p_Val2_36_4_1 = add i41 %tmp_71_4_1, %tmp_7225_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_1"/></StgValue>
</operation>

<operation id="6136" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3104  %tmp_312 = sext i27 %newSel139 to i41

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="6137" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3105  %tmp_313 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="6138" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3106  %tmp_61_4_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_313, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_2"/></StgValue>
</operation>

<operation id="6139" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3107  %tmp_6223_4_2_cast = mul i41 %tmp_312, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_6223_4_2_cast"/></StgValue>
</operation>

<operation id="6140" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3108  %p_Val2_30_4_2 = add i41 %tmp_61_4_2, %tmp_6223_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_2"/></StgValue>
</operation>

<operation id="6141" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3109  %tmp_314 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="6142" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3110  %tmp_66_4_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_314, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_2"/></StgValue>
</operation>

<operation id="6143" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3111  %tmp_6724_4_2_cast = mul i41 %tmp_312, %tmp_309

]]></Node>
<StgValue><ssdm name="tmp_6724_4_2_cast"/></StgValue>
</operation>

<operation id="6144" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3112  %p_Val2_33_4_2 = add i41 %tmp_66_4_2, %tmp_6724_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_2"/></StgValue>
</operation>

<operation id="6145" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3113  %tmp_315 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="6146" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3114  %tmp_71_4_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_315, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_2"/></StgValue>
</operation>

<operation id="6147" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3115  %tmp_7225_4_2_cast = mul i41 %tmp_312, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_7225_4_2_cast"/></StgValue>
</operation>

<operation id="6148" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3116  %p_Val2_36_4_2 = add i41 %tmp_71_4_2, %tmp_7225_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_2"/></StgValue>
</operation>

<operation id="6149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3193  %tmp_320 = sext i27 %newSel143 to i41

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="6150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3194  %tmp_321 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="6151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3195  %tmp_61_4_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_321, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_3"/></StgValue>
</operation>

<operation id="6152" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3196  %tmp_6223_4_3_cast = mul i41 %tmp_320, %tmp_316

]]></Node>
<StgValue><ssdm name="tmp_6223_4_3_cast"/></StgValue>
</operation>

<operation id="6153" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3197  %p_Val2_30_4_3 = add i41 %tmp_61_4_3, %tmp_6223_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_3"/></StgValue>
</operation>

<operation id="6154" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3198  %tmp_322 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="6155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3199  %tmp_66_4_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_322, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_3"/></StgValue>
</operation>

<operation id="6156" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3200  %tmp_6724_4_3_cast = mul i41 %tmp_320, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_6724_4_3_cast"/></StgValue>
</operation>

<operation id="6157" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3201  %p_Val2_33_4_3 = add i41 %tmp_66_4_3, %tmp_6724_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_3"/></StgValue>
</operation>

<operation id="6158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3202  %tmp_323 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="6159" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3203  %tmp_71_4_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_323, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_3"/></StgValue>
</operation>

<operation id="6160" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3204  %tmp_7225_4_3_cast = mul i41 %tmp_320, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_7225_4_3_cast"/></StgValue>
</operation>

<operation id="6161" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3205  %p_Val2_36_4_3 = add i41 %tmp_71_4_3, %tmp_7225_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_3"/></StgValue>
</operation>

<operation id="6162" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3282  %tmp_328 = sext i27 %newSel147 to i41

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="6163" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3283  %tmp_329 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="6164" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3285  %tmp_6223_4_5_cast = mul i41 %tmp_328, %tmp_324

]]></Node>
<StgValue><ssdm name="tmp_6223_4_5_cast"/></StgValue>
</operation>

<operation id="6165" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3287  %tmp_330 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="6166" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3289  %tmp_6724_4_5_cast = mul i41 %tmp_328, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_6724_4_5_cast"/></StgValue>
</operation>

<operation id="6167" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3291  %tmp_331 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="6168" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3293  %tmp_7225_4_5_cast = mul i41 %tmp_328, %tmp_326

]]></Node>
<StgValue><ssdm name="tmp_7225_4_5_cast"/></StgValue>
</operation>

<operation id="6169" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3324  %prefact_4_6 = fmul double %tmp_39_4_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="6170" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3413  %prefact_4_7 = fmul double %tmp_39_4_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="6171" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3502  %prefact_4_8 = fmul double %tmp_39_4_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="6172" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3723  %tmp_361 = sext i27 %newSel167 to i41

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="6173" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3725  %tmp_61_5_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_362, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_1"/></StgValue>
</operation>

<operation id="6174" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3726  %tmp_6223_5_1_cast = mul i41 %tmp_361, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_6223_5_1_cast"/></StgValue>
</operation>

<operation id="6175" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3727  %p_Val2_30_5_1 = add i41 %tmp_61_5_1, %tmp_6223_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_1"/></StgValue>
</operation>

<operation id="6176" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3729  %tmp_66_5_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_363, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_1"/></StgValue>
</operation>

<operation id="6177" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3730  %tmp_6724_5_1_cast = mul i41 %tmp_361, %tmp_358

]]></Node>
<StgValue><ssdm name="tmp_6724_5_1_cast"/></StgValue>
</operation>

<operation id="6178" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3731  %p_Val2_33_5_1 = add i41 %tmp_66_5_1, %tmp_6724_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_1"/></StgValue>
</operation>

<operation id="6179" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3733  %tmp_71_5_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_364, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_1"/></StgValue>
</operation>

<operation id="6180" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3734  %tmp_7225_5_1_cast = mul i41 %tmp_361, %tmp_359

]]></Node>
<StgValue><ssdm name="tmp_7225_5_1_cast"/></StgValue>
</operation>

<operation id="6181" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3735  %p_Val2_36_5_1 = add i41 %tmp_71_5_1, %tmp_7225_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_1"/></StgValue>
</operation>

<operation id="6182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3812  %tmp_369 = sext i27 %newSel171 to i41

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="6183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3813  %tmp_370 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="6184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3814  %tmp_61_5_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_370, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_2"/></StgValue>
</operation>

<operation id="6185" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3815  %tmp_6223_5_2_cast = mul i41 %tmp_369, %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_6223_5_2_cast"/></StgValue>
</operation>

<operation id="6186" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3816  %p_Val2_30_5_2 = add i41 %tmp_61_5_2, %tmp_6223_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_2"/></StgValue>
</operation>

<operation id="6187" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3817  %tmp_371 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="6188" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3818  %tmp_66_5_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_371, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_2"/></StgValue>
</operation>

<operation id="6189" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3819  %tmp_6724_5_2_cast = mul i41 %tmp_369, %tmp_366

]]></Node>
<StgValue><ssdm name="tmp_6724_5_2_cast"/></StgValue>
</operation>

<operation id="6190" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3820  %p_Val2_33_5_2 = add i41 %tmp_66_5_2, %tmp_6724_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_2"/></StgValue>
</operation>

<operation id="6191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3821  %tmp_372 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="6192" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3822  %tmp_71_5_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_372, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_2"/></StgValue>
</operation>

<operation id="6193" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3823  %tmp_7225_5_2_cast = mul i41 %tmp_369, %tmp_367

]]></Node>
<StgValue><ssdm name="tmp_7225_5_2_cast"/></StgValue>
</operation>

<operation id="6194" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3824  %p_Val2_36_5_2 = add i41 %tmp_71_5_2, %tmp_7225_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_2"/></StgValue>
</operation>

<operation id="6195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3901  %tmp_377 = sext i27 %newSel175 to i41

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="6196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3902  %tmp_378 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="6197" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3903  %tmp_61_5_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_378, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_3"/></StgValue>
</operation>

<operation id="6198" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3904  %tmp_6223_5_3_cast = mul i41 %tmp_377, %tmp_373

]]></Node>
<StgValue><ssdm name="tmp_6223_5_3_cast"/></StgValue>
</operation>

<operation id="6199" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3905  %p_Val2_30_5_3 = add i41 %tmp_61_5_3, %tmp_6223_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_3"/></StgValue>
</operation>

<operation id="6200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3906  %tmp_379 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="6201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3907  %tmp_66_5_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_379, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_3"/></StgValue>
</operation>

<operation id="6202" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3908  %tmp_6724_5_3_cast = mul i41 %tmp_377, %tmp_374

]]></Node>
<StgValue><ssdm name="tmp_6724_5_3_cast"/></StgValue>
</operation>

<operation id="6203" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3909  %p_Val2_33_5_3 = add i41 %tmp_66_5_3, %tmp_6724_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_3"/></StgValue>
</operation>

<operation id="6204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3910  %tmp_380 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="6205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3911  %tmp_71_5_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_380, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_3"/></StgValue>
</operation>

<operation id="6206" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3912  %tmp_7225_5_3_cast = mul i41 %tmp_377, %tmp_375

]]></Node>
<StgValue><ssdm name="tmp_7225_5_3_cast"/></StgValue>
</operation>

<operation id="6207" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3913  %p_Val2_36_5_3 = add i41 %tmp_71_5_3, %tmp_7225_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_3"/></StgValue>
</operation>

<operation id="6208" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3990  %tmp_385 = sext i27 %newSel179 to i41

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="6209" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3991  %tmp_386 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="6210" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3993  %tmp_6223_5_4_cast = mul i41 %tmp_385, %tmp_381

]]></Node>
<StgValue><ssdm name="tmp_6223_5_4_cast"/></StgValue>
</operation>

<operation id="6211" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3995  %tmp_387 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="6212" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3997  %tmp_6724_5_4_cast = mul i41 %tmp_385, %tmp_382

]]></Node>
<StgValue><ssdm name="tmp_6724_5_4_cast"/></StgValue>
</operation>

<operation id="6213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3999  %tmp_388 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="6214" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4001  %tmp_7225_5_4_cast = mul i41 %tmp_385, %tmp_383

]]></Node>
<StgValue><ssdm name="tmp_7225_5_4_cast"/></StgValue>
</operation>

<operation id="6215" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4032  %prefact_5_6 = fmul double %tmp_39_5_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="6216" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4121  %prefact_5_7 = fmul double %tmp_39_5_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="6217" st_id="35" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4210  %prefact_5_8 = fmul double %tmp_39_5_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="6218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4431  %tmp_418 = sext i27 %newSel199 to i41

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="6219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4433  %tmp_61_6_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_419, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_1"/></StgValue>
</operation>

<operation id="6220" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4434  %tmp_6223_6_1_cast = mul i41 %tmp_418, %tmp_414

]]></Node>
<StgValue><ssdm name="tmp_6223_6_1_cast"/></StgValue>
</operation>

<operation id="6221" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4435  %p_Val2_30_6_1 = add i41 %tmp_61_6_1, %tmp_6223_6_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_1"/></StgValue>
</operation>

<operation id="6222" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4437  %tmp_66_6_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_420, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_1"/></StgValue>
</operation>

<operation id="6223" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4438  %tmp_6724_6_1_cast = mul i41 %tmp_418, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp_6724_6_1_cast"/></StgValue>
</operation>

<operation id="6224" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4439  %p_Val2_33_6_1 = add i41 %tmp_66_6_1, %tmp_6724_6_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_1"/></StgValue>
</operation>

<operation id="6225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4441  %tmp_71_6_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_421, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_1"/></StgValue>
</operation>

<operation id="6226" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4442  %tmp_7225_6_1_cast = mul i41 %tmp_418, %tmp_416

]]></Node>
<StgValue><ssdm name="tmp_7225_6_1_cast"/></StgValue>
</operation>

<operation id="6227" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4443  %p_Val2_36_6_1 = add i41 %tmp_71_6_1, %tmp_7225_6_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_1"/></StgValue>
</operation>

<operation id="6228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4520  %tmp_426 = sext i27 %newSel203 to i41

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="6229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4521  %tmp_427 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="6230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4522  %tmp_61_6_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_427, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_2"/></StgValue>
</operation>

<operation id="6231" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4523  %tmp_6223_6_2_cast = mul i41 %tmp_426, %tmp_422

]]></Node>
<StgValue><ssdm name="tmp_6223_6_2_cast"/></StgValue>
</operation>

<operation id="6232" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4524  %p_Val2_30_6_2 = add i41 %tmp_61_6_2, %tmp_6223_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_2"/></StgValue>
</operation>

<operation id="6233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4525  %tmp_428 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="6234" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4526  %tmp_66_6_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_428, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_2"/></StgValue>
</operation>

<operation id="6235" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4527  %tmp_6724_6_2_cast = mul i41 %tmp_426, %tmp_423

]]></Node>
<StgValue><ssdm name="tmp_6724_6_2_cast"/></StgValue>
</operation>

<operation id="6236" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4528  %p_Val2_33_6_2 = add i41 %tmp_66_6_2, %tmp_6724_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_2"/></StgValue>
</operation>

<operation id="6237" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4529  %tmp_429 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="6238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4530  %tmp_71_6_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_429, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_2"/></StgValue>
</operation>

<operation id="6239" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4531  %tmp_7225_6_2_cast = mul i41 %tmp_426, %tmp_424

]]></Node>
<StgValue><ssdm name="tmp_7225_6_2_cast"/></StgValue>
</operation>

<operation id="6240" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4532  %p_Val2_36_6_2 = add i41 %tmp_71_6_2, %tmp_7225_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_2"/></StgValue>
</operation>

<operation id="6241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4569  %tmp_167 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_996)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="6242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4570  %p_Result_45_6_3 = zext i53 %tmp_167 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_3"/></StgValue>
</operation>

<operation id="6243" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3395">
<or_exp><and_exp><literal name="tmp_995" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4571  %man_V_1_6_3 = sub i54 0, %p_Result_45_6_3

]]></Node>
<StgValue><ssdm name="man_V_1_6_3"/></StgValue>
</operation>

<operation id="6244" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4572  %man_V_2_6_3 = select i1 %tmp_995, i54 %man_V_1_6_3, i54 %p_Result_45_6_3

]]></Node>
<StgValue><ssdm name="man_V_2_6_3"/></StgValue>
</operation>

<operation id="6245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4579  %sh_amt_6_3_cast = sext i12 %sh_amt_6_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_3_cast"/></StgValue>
</operation>

<operation id="6246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4581  %tmp_997 = trunc i54 %man_V_2_6_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="6247" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4582  %tmp_51_6_3 = icmp ult i12 %sh_amt_6_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_3"/></StgValue>
</operation>

<operation id="6248" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4583  %tmp_53_6_3 = icmp ult i12 %sh_amt_6_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_3"/></StgValue>
</operation>

<operation id="6249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4584  %tmp_54_6_3 = zext i32 %sh_amt_6_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_3"/></StgValue>
</operation>

<operation id="6250" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4585  %tmp_55_6_3 = ashr i54 %man_V_2_6_3, %tmp_54_6_3

]]></Node>
<StgValue><ssdm name="tmp_55_6_3"/></StgValue>
</operation>

<operation id="6251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4586  %tmp_998 = trunc i54 %tmp_55_6_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="6252" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4587  %storemerge_6_3 = select i1 %tmp_995, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_3"/></StgValue>
</operation>

<operation id="6253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4588  %tmp_57_6_3 = sext i27 %tmp_997 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_3"/></StgValue>
</operation>

<operation id="6254" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4589  %tmp_58_6_3 = shl i32 %tmp_57_6_3, %sh_amt_6_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_3"/></StgValue>
</operation>

<operation id="6255" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4590  %tmp_999 = trunc i32 %tmp_58_6_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="6256" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4591  %sel_tmp459 = xor i1 %tmp_44_6_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp459"/></StgValue>
</operation>

<operation id="6257" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4592  %sel_tmp460 = and i1 %tmp_49_6_3, %sel_tmp459

]]></Node>
<StgValue><ssdm name="sel_tmp460"/></StgValue>
</operation>

<operation id="6258" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4593  %sel_tmp1281_demorgan = or i1 %tmp_44_6_3, %tmp_49_6_3

]]></Node>
<StgValue><ssdm name="sel_tmp1281_demorgan"/></StgValue>
</operation>

<operation id="6259" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4594  %sel_tmp461 = xor i1 %sel_tmp1281_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp461"/></StgValue>
</operation>

<operation id="6260" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4595  %sel_tmp462 = and i1 %tmp_46_6_3, %sel_tmp461

]]></Node>
<StgValue><ssdm name="sel_tmp462"/></StgValue>
</operation>

<operation id="6261" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4596  %sel_tmp463 = xor i1 %tmp_51_6_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp463"/></StgValue>
</operation>

<operation id="6262" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4597  %sel_tmp464 = and i1 %sel_tmp462, %sel_tmp463

]]></Node>
<StgValue><ssdm name="sel_tmp464"/></StgValue>
</operation>

<operation id="6263" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4598  %sel_tmp465 = and i1 %sel_tmp462, %tmp_51_6_3

]]></Node>
<StgValue><ssdm name="sel_tmp465"/></StgValue>
</operation>

<operation id="6264" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4599  %sel_tmp1296_demorgan = or i1 %sel_tmp1281_demorgan, %tmp_46_6_3

]]></Node>
<StgValue><ssdm name="sel_tmp1296_demorgan"/></StgValue>
</operation>

<operation id="6265" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4600  %sel_tmp466 = xor i1 %sel_tmp1296_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp466"/></StgValue>
</operation>

<operation id="6266" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4601  %sel_tmp467 = and i1 %tmp_53_6_3, %sel_tmp466

]]></Node>
<StgValue><ssdm name="sel_tmp467"/></StgValue>
</operation>

<operation id="6267" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4602  %newSel204 = select i1 %sel_tmp467, i27 %tmp_999, i27 %tmp_998

]]></Node>
<StgValue><ssdm name="newSel204"/></StgValue>
</operation>

<operation id="6268" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4603  %or_cond153 = or i1 %sel_tmp467, %sel_tmp465

]]></Node>
<StgValue><ssdm name="or_cond153"/></StgValue>
</operation>

<operation id="6269" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4604  %newSel205 = select i1 %sel_tmp464, i27 %storemerge_6_3, i27 %tmp_997

]]></Node>
<StgValue><ssdm name="newSel205"/></StgValue>
</operation>

<operation id="6270" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4605  %or_cond154 = or i1 %sel_tmp464, %sel_tmp460

]]></Node>
<StgValue><ssdm name="or_cond154"/></StgValue>
</operation>

<operation id="6271" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4606  %newSel206 = select i1 %or_cond153, i27 %newSel204, i27 %newSel205

]]></Node>
<StgValue><ssdm name="newSel206"/></StgValue>
</operation>

<operation id="6272" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4607  %or_cond155 = or i1 %or_cond153, %or_cond154

]]></Node>
<StgValue><ssdm name="or_cond155"/></StgValue>
</operation>

<operation id="6273" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4608  %newSel207 = select i1 %or_cond155, i27 %newSel206, i27 0

]]></Node>
<StgValue><ssdm name="newSel207"/></StgValue>
</operation>

<operation id="6274" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4609  %tmp_434 = sext i27 %newSel207 to i41

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="6275" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4610  %tmp_435 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="6276" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4611  %tmp_61_6_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_435, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_3"/></StgValue>
</operation>

<operation id="6277" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4612  %tmp_6223_6_3_cast = mul i41 %tmp_434, %tmp_430

]]></Node>
<StgValue><ssdm name="tmp_6223_6_3_cast"/></StgValue>
</operation>

<operation id="6278" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4613  %p_Val2_30_6_3 = add i41 %tmp_61_6_3, %tmp_6223_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_3"/></StgValue>
</operation>

<operation id="6279" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4614  %tmp_436 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="6280" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4615  %tmp_66_6_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_436, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_3"/></StgValue>
</operation>

<operation id="6281" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4616  %tmp_6724_6_3_cast = mul i41 %tmp_434, %tmp_431

]]></Node>
<StgValue><ssdm name="tmp_6724_6_3_cast"/></StgValue>
</operation>

<operation id="6282" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4617  %p_Val2_33_6_3 = add i41 %tmp_66_6_3, %tmp_6724_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_3"/></StgValue>
</operation>

<operation id="6283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4618  %tmp_437 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="6284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4619  %tmp_71_6_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_437, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_3"/></StgValue>
</operation>

<operation id="6285" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4620  %tmp_7225_6_3_cast = mul i41 %tmp_434, %tmp_432

]]></Node>
<StgValue><ssdm name="tmp_7225_6_3_cast"/></StgValue>
</operation>

<operation id="6286" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4621  %p_Val2_36_6_3 = add i41 %tmp_71_6_3, %tmp_7225_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_3"/></StgValue>
</operation>

<operation id="6287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4658  %tmp_168 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1004)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="6288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4659  %p_Result_45_6_4 = zext i53 %tmp_168 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_4"/></StgValue>
</operation>

<operation id="6289" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3396">
<or_exp><and_exp><literal name="tmp_1003" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4660  %man_V_1_6_4 = sub i54 0, %p_Result_45_6_4

]]></Node>
<StgValue><ssdm name="man_V_1_6_4"/></StgValue>
</operation>

<operation id="6290" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4661  %man_V_2_6_4 = select i1 %tmp_1003, i54 %man_V_1_6_4, i54 %p_Result_45_6_4

]]></Node>
<StgValue><ssdm name="man_V_2_6_4"/></StgValue>
</operation>

<operation id="6291" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4664  %tmp_46_6_4 = icmp sgt i12 %F2_6_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_4"/></StgValue>
</operation>

<operation id="6292" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4665  %tmp_47_6_4 = add i12 -14, %F2_6_4

]]></Node>
<StgValue><ssdm name="tmp_47_6_4"/></StgValue>
</operation>

<operation id="6293" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4666  %tmp_48_6_4 = sub i12 14, %F2_6_4

]]></Node>
<StgValue><ssdm name="tmp_48_6_4"/></StgValue>
</operation>

<operation id="6294" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4667  %sh_amt_6_4 = select i1 %tmp_46_6_4, i12 %tmp_47_6_4, i12 %tmp_48_6_4

]]></Node>
<StgValue><ssdm name="sh_amt_6_4"/></StgValue>
</operation>

<operation id="6295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4668  %sh_amt_6_4_cast = sext i12 %sh_amt_6_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_4_cast"/></StgValue>
</operation>

<operation id="6296" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4669  %tmp_49_6_4 = icmp eq i12 %F2_6_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_4"/></StgValue>
</operation>

<operation id="6297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4670  %tmp_1005 = trunc i54 %man_V_2_6_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="6298" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4671  %tmp_51_6_4 = icmp ult i12 %sh_amt_6_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_4"/></StgValue>
</operation>

<operation id="6299" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4672  %tmp_53_6_4 = icmp ult i12 %sh_amt_6_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_4"/></StgValue>
</operation>

<operation id="6300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4673  %tmp_54_6_4 = zext i32 %sh_amt_6_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_4"/></StgValue>
</operation>

<operation id="6301" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4674  %tmp_55_6_4 = ashr i54 %man_V_2_6_4, %tmp_54_6_4

]]></Node>
<StgValue><ssdm name="tmp_55_6_4"/></StgValue>
</operation>

<operation id="6302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4675  %tmp_1006 = trunc i54 %tmp_55_6_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="6303" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4676  %storemerge_6_4 = select i1 %tmp_1003, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_4"/></StgValue>
</operation>

<operation id="6304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4677  %tmp_57_6_4 = sext i27 %tmp_1005 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_4"/></StgValue>
</operation>

<operation id="6305" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4678  %tmp_58_6_4 = shl i32 %tmp_57_6_4, %sh_amt_6_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_4"/></StgValue>
</operation>

<operation id="6306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4679  %tmp_1007 = trunc i32 %tmp_58_6_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="6307" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4680  %sel_tmp468 = xor i1 %tmp_44_6_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp468"/></StgValue>
</operation>

<operation id="6308" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4681  %sel_tmp469 = and i1 %tmp_49_6_4, %sel_tmp468

]]></Node>
<StgValue><ssdm name="sel_tmp469"/></StgValue>
</operation>

<operation id="6309" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4682  %sel_tmp1306_demorgan = or i1 %tmp_44_6_4, %tmp_49_6_4

]]></Node>
<StgValue><ssdm name="sel_tmp1306_demorgan"/></StgValue>
</operation>

<operation id="6310" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4683  %sel_tmp470 = xor i1 %sel_tmp1306_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp470"/></StgValue>
</operation>

<operation id="6311" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4684  %sel_tmp471 = and i1 %tmp_46_6_4, %sel_tmp470

]]></Node>
<StgValue><ssdm name="sel_tmp471"/></StgValue>
</operation>

<operation id="6312" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4685  %sel_tmp472 = xor i1 %tmp_51_6_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp472"/></StgValue>
</operation>

<operation id="6313" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4686  %sel_tmp473 = and i1 %sel_tmp471, %sel_tmp472

]]></Node>
<StgValue><ssdm name="sel_tmp473"/></StgValue>
</operation>

<operation id="6314" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4687  %sel_tmp474 = and i1 %sel_tmp471, %tmp_51_6_4

]]></Node>
<StgValue><ssdm name="sel_tmp474"/></StgValue>
</operation>

<operation id="6315" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4688  %sel_tmp1321_demorgan = or i1 %sel_tmp1306_demorgan, %tmp_46_6_4

]]></Node>
<StgValue><ssdm name="sel_tmp1321_demorgan"/></StgValue>
</operation>

<operation id="6316" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4689  %sel_tmp475 = xor i1 %sel_tmp1321_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp475"/></StgValue>
</operation>

<operation id="6317" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4690  %sel_tmp476 = and i1 %tmp_53_6_4, %sel_tmp475

]]></Node>
<StgValue><ssdm name="sel_tmp476"/></StgValue>
</operation>

<operation id="6318" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4691  %newSel208 = select i1 %sel_tmp476, i27 %tmp_1007, i27 %tmp_1006

]]></Node>
<StgValue><ssdm name="newSel208"/></StgValue>
</operation>

<operation id="6319" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4692  %or_cond156 = or i1 %sel_tmp476, %sel_tmp474

]]></Node>
<StgValue><ssdm name="or_cond156"/></StgValue>
</operation>

<operation id="6320" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4693  %newSel209 = select i1 %sel_tmp473, i27 %storemerge_6_4, i27 %tmp_1005

]]></Node>
<StgValue><ssdm name="newSel209"/></StgValue>
</operation>

<operation id="6321" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4694  %or_cond157 = or i1 %sel_tmp473, %sel_tmp469

]]></Node>
<StgValue><ssdm name="or_cond157"/></StgValue>
</operation>

<operation id="6322" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4695  %newSel210 = select i1 %or_cond156, i27 %newSel208, i27 %newSel209

]]></Node>
<StgValue><ssdm name="newSel210"/></StgValue>
</operation>

<operation id="6323" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4696  %or_cond158 = or i1 %or_cond156, %or_cond157

]]></Node>
<StgValue><ssdm name="or_cond158"/></StgValue>
</operation>

<operation id="6324" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4697  %newSel211 = select i1 %or_cond158, i27 %newSel210, i27 0

]]></Node>
<StgValue><ssdm name="newSel211"/></StgValue>
</operation>

<operation id="6325" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4698  %tmp_442 = sext i27 %newSel211 to i41

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="6326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4699  %tmp_443 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="6327" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4701  %tmp_6223_6_4_cast = mul i41 %tmp_442, %tmp_438

]]></Node>
<StgValue><ssdm name="tmp_6223_6_4_cast"/></StgValue>
</operation>

<operation id="6328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4703  %tmp_444 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="6329" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4705  %tmp_6724_6_4_cast = mul i41 %tmp_442, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_6724_6_4_cast"/></StgValue>
</operation>

<operation id="6330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4707  %tmp_445 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="6331" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4709  %tmp_7225_6_4_cast = mul i41 %tmp_442, %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_7225_6_4_cast"/></StgValue>
</operation>

<operation id="6332" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4740  %prefact_6_5 = fmul double %tmp_39_6_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="6333" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4829  %prefact_6_7 = fmul double %tmp_39_6_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="6334" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4918  %prefact_6_8 = fmul double %tmp_39_6_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="6335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5109  %sh_amt_7_1_cast = sext i12 %sh_amt_7_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_1_cast"/></StgValue>
</operation>

<operation id="6336" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5112  %tmp_51_7_1 = icmp ult i12 %sh_amt_7_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_1"/></StgValue>
</operation>

<operation id="6337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5114  %tmp_54_7_1 = zext i32 %sh_amt_7_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_1"/></StgValue>
</operation>

<operation id="6338" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5115  %tmp_55_7_1 = ashr i54 %man_V_2_7_1, %tmp_54_7_1

]]></Node>
<StgValue><ssdm name="tmp_55_7_1"/></StgValue>
</operation>

<operation id="6339" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5116  %tmp_1046 = trunc i54 %tmp_55_7_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="6340" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5117  %storemerge_7_1 = select i1 %tmp_1043, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_1"/></StgValue>
</operation>

<operation id="6341" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5118  %tmp_57_7_1 = sext i27 %tmp_1045 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_1"/></StgValue>
</operation>

<operation id="6342" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5119  %tmp_58_7_1 = shl i32 %tmp_57_7_1, %sh_amt_7_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_1"/></StgValue>
</operation>

<operation id="6343" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5120  %tmp_1047 = trunc i32 %tmp_58_7_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="6344" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5121  %sel_tmp513 = xor i1 %tmp_44_7_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp513"/></StgValue>
</operation>

<operation id="6345" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5122  %sel_tmp514 = and i1 %tmp_49_7_1, %sel_tmp513

]]></Node>
<StgValue><ssdm name="sel_tmp514"/></StgValue>
</operation>

<operation id="6346" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5123  %sel_tmp1431_demorgan = or i1 %tmp_44_7_1, %tmp_49_7_1

]]></Node>
<StgValue><ssdm name="sel_tmp1431_demorgan"/></StgValue>
</operation>

<operation id="6347" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5124  %sel_tmp515 = xor i1 %sel_tmp1431_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp515"/></StgValue>
</operation>

<operation id="6348" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5125  %sel_tmp516 = and i1 %tmp_46_7_1, %sel_tmp515

]]></Node>
<StgValue><ssdm name="sel_tmp516"/></StgValue>
</operation>

<operation id="6349" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5126  %sel_tmp517 = xor i1 %tmp_51_7_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp517"/></StgValue>
</operation>

<operation id="6350" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5127  %sel_tmp518 = and i1 %sel_tmp516, %sel_tmp517

]]></Node>
<StgValue><ssdm name="sel_tmp518"/></StgValue>
</operation>

<operation id="6351" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5128  %sel_tmp519 = and i1 %sel_tmp516, %tmp_51_7_1

]]></Node>
<StgValue><ssdm name="sel_tmp519"/></StgValue>
</operation>

<operation id="6352" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5129  %sel_tmp1446_demorgan = or i1 %sel_tmp1431_demorgan, %tmp_46_7_1

]]></Node>
<StgValue><ssdm name="sel_tmp1446_demorgan"/></StgValue>
</operation>

<operation id="6353" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5130  %sel_tmp520 = xor i1 %sel_tmp1446_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp520"/></StgValue>
</operation>

<operation id="6354" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5131  %sel_tmp521 = and i1 %tmp_53_7_1, %sel_tmp520

]]></Node>
<StgValue><ssdm name="sel_tmp521"/></StgValue>
</operation>

<operation id="6355" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5132  %newSel228 = select i1 %sel_tmp521, i27 %tmp_1047, i27 %tmp_1046

]]></Node>
<StgValue><ssdm name="newSel228"/></StgValue>
</operation>

<operation id="6356" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5133  %or_cond171 = or i1 %sel_tmp521, %sel_tmp519

]]></Node>
<StgValue><ssdm name="or_cond171"/></StgValue>
</operation>

<operation id="6357" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5134  %newSel229 = select i1 %sel_tmp518, i27 %storemerge_7_1, i27 %tmp_1045

]]></Node>
<StgValue><ssdm name="newSel229"/></StgValue>
</operation>

<operation id="6358" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5135  %or_cond172 = or i1 %sel_tmp518, %sel_tmp514

]]></Node>
<StgValue><ssdm name="or_cond172"/></StgValue>
</operation>

<operation id="6359" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5136  %newSel230 = select i1 %or_cond171, i27 %newSel228, i27 %newSel229

]]></Node>
<StgValue><ssdm name="newSel230"/></StgValue>
</operation>

<operation id="6360" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5137  %or_cond173 = or i1 %or_cond171, %or_cond172

]]></Node>
<StgValue><ssdm name="or_cond173"/></StgValue>
</operation>

<operation id="6361" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5138  %newSel231 = select i1 %or_cond173, i27 %newSel230, i27 0

]]></Node>
<StgValue><ssdm name="newSel231"/></StgValue>
</operation>

<operation id="6362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5139  %tmp_475 = sext i27 %newSel231 to i41

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="6363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5141  %tmp_61_7_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_476, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_1"/></StgValue>
</operation>

<operation id="6364" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5142  %tmp_6223_7_1_cast = mul i41 %tmp_475, %tmp_471

]]></Node>
<StgValue><ssdm name="tmp_6223_7_1_cast"/></StgValue>
</operation>

<operation id="6365" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5143  %p_Val2_30_7_1 = add i41 %tmp_61_7_1, %tmp_6223_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_1"/></StgValue>
</operation>

<operation id="6366" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5145  %tmp_66_7_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_477, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_1"/></StgValue>
</operation>

<operation id="6367" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5146  %tmp_6724_7_1_cast = mul i41 %tmp_475, %tmp_472

]]></Node>
<StgValue><ssdm name="tmp_6724_7_1_cast"/></StgValue>
</operation>

<operation id="6368" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5147  %p_Val2_33_7_1 = add i41 %tmp_66_7_1, %tmp_6724_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_1"/></StgValue>
</operation>

<operation id="6369" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5149  %tmp_71_7_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_478, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_1"/></StgValue>
</operation>

<operation id="6370" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5150  %tmp_7225_7_1_cast = mul i41 %tmp_475, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_7225_7_1_cast"/></StgValue>
</operation>

<operation id="6371" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5151  %p_Val2_36_7_1 = add i41 %tmp_71_7_1, %tmp_7225_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_1"/></StgValue>
</operation>

<operation id="6372" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5188  %tmp_174 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1052)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="6373" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5189  %p_Result_45_7_2 = zext i53 %tmp_174 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_2"/></StgValue>
</operation>

<operation id="6374" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3397">
<or_exp><and_exp><literal name="tmp_1051" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5245" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5190  %man_V_1_7_2 = sub i54 0, %p_Result_45_7_2

]]></Node>
<StgValue><ssdm name="man_V_1_7_2"/></StgValue>
</operation>

<operation id="6375" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5191  %man_V_2_7_2 = select i1 %tmp_1051, i54 %man_V_1_7_2, i54 %p_Result_45_7_2

]]></Node>
<StgValue><ssdm name="man_V_2_7_2"/></StgValue>
</operation>

<operation id="6376" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5198  %sh_amt_7_2_cast = sext i12 %sh_amt_7_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_2_cast"/></StgValue>
</operation>

<operation id="6377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5200  %tmp_1053 = trunc i54 %man_V_2_7_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="6378" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5201  %tmp_51_7_2 = icmp ult i12 %sh_amt_7_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_2"/></StgValue>
</operation>

<operation id="6379" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5202  %tmp_53_7_2 = icmp ult i12 %sh_amt_7_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_2"/></StgValue>
</operation>

<operation id="6380" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5203  %tmp_54_7_2 = zext i32 %sh_amt_7_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_2"/></StgValue>
</operation>

<operation id="6381" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5204  %tmp_55_7_2 = ashr i54 %man_V_2_7_2, %tmp_54_7_2

]]></Node>
<StgValue><ssdm name="tmp_55_7_2"/></StgValue>
</operation>

<operation id="6382" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5205  %tmp_1054 = trunc i54 %tmp_55_7_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="6383" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5206  %storemerge_7_2 = select i1 %tmp_1051, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_2"/></StgValue>
</operation>

<operation id="6384" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5207  %tmp_57_7_2 = sext i27 %tmp_1053 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_2"/></StgValue>
</operation>

<operation id="6385" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5208  %tmp_58_7_2 = shl i32 %tmp_57_7_2, %sh_amt_7_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_2"/></StgValue>
</operation>

<operation id="6386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5209  %tmp_1055 = trunc i32 %tmp_58_7_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="6387" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5210  %sel_tmp522 = xor i1 %tmp_44_7_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp522"/></StgValue>
</operation>

<operation id="6388" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5211  %sel_tmp523 = and i1 %tmp_49_7_2, %sel_tmp522

]]></Node>
<StgValue><ssdm name="sel_tmp523"/></StgValue>
</operation>

<operation id="6389" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5212  %sel_tmp1456_demorgan = or i1 %tmp_44_7_2, %tmp_49_7_2

]]></Node>
<StgValue><ssdm name="sel_tmp1456_demorgan"/></StgValue>
</operation>

<operation id="6390" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5213  %sel_tmp524 = xor i1 %sel_tmp1456_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp524"/></StgValue>
</operation>

<operation id="6391" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5214  %sel_tmp525 = and i1 %tmp_46_7_2, %sel_tmp524

]]></Node>
<StgValue><ssdm name="sel_tmp525"/></StgValue>
</operation>

<operation id="6392" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5215  %sel_tmp526 = xor i1 %tmp_51_7_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp526"/></StgValue>
</operation>

<operation id="6393" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5216  %sel_tmp527 = and i1 %sel_tmp525, %sel_tmp526

]]></Node>
<StgValue><ssdm name="sel_tmp527"/></StgValue>
</operation>

<operation id="6394" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5217  %sel_tmp528 = and i1 %sel_tmp525, %tmp_51_7_2

]]></Node>
<StgValue><ssdm name="sel_tmp528"/></StgValue>
</operation>

<operation id="6395" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5218  %sel_tmp1471_demorgan = or i1 %sel_tmp1456_demorgan, %tmp_46_7_2

]]></Node>
<StgValue><ssdm name="sel_tmp1471_demorgan"/></StgValue>
</operation>

<operation id="6396" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5219  %sel_tmp529 = xor i1 %sel_tmp1471_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp529"/></StgValue>
</operation>

<operation id="6397" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5220  %sel_tmp530 = and i1 %tmp_53_7_2, %sel_tmp529

]]></Node>
<StgValue><ssdm name="sel_tmp530"/></StgValue>
</operation>

<operation id="6398" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5221  %newSel232 = select i1 %sel_tmp530, i27 %tmp_1055, i27 %tmp_1054

]]></Node>
<StgValue><ssdm name="newSel232"/></StgValue>
</operation>

<operation id="6399" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5222  %or_cond174 = or i1 %sel_tmp530, %sel_tmp528

]]></Node>
<StgValue><ssdm name="or_cond174"/></StgValue>
</operation>

<operation id="6400" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5223  %newSel233 = select i1 %sel_tmp527, i27 %storemerge_7_2, i27 %tmp_1053

]]></Node>
<StgValue><ssdm name="newSel233"/></StgValue>
</operation>

<operation id="6401" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5224  %or_cond175 = or i1 %sel_tmp527, %sel_tmp523

]]></Node>
<StgValue><ssdm name="or_cond175"/></StgValue>
</operation>

<operation id="6402" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5225  %newSel234 = select i1 %or_cond174, i27 %newSel232, i27 %newSel233

]]></Node>
<StgValue><ssdm name="newSel234"/></StgValue>
</operation>

<operation id="6403" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5226  %or_cond176 = or i1 %or_cond174, %or_cond175

]]></Node>
<StgValue><ssdm name="or_cond176"/></StgValue>
</operation>

<operation id="6404" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5227  %newSel235 = select i1 %or_cond176, i27 %newSel234, i27 0

]]></Node>
<StgValue><ssdm name="newSel235"/></StgValue>
</operation>

<operation id="6405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5228  %tmp_483 = sext i27 %newSel235 to i41

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="6406" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5229  %tmp_484 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="6407" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5230  %tmp_61_7_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_484, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_2"/></StgValue>
</operation>

<operation id="6408" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5231  %tmp_6223_7_2_cast = mul i41 %tmp_483, %tmp_479

]]></Node>
<StgValue><ssdm name="tmp_6223_7_2_cast"/></StgValue>
</operation>

<operation id="6409" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5232  %p_Val2_30_7_2 = add i41 %tmp_61_7_2, %tmp_6223_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_2"/></StgValue>
</operation>

<operation id="6410" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5233  %tmp_485 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="6411" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5234  %tmp_66_7_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_485, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_2"/></StgValue>
</operation>

<operation id="6412" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5235  %tmp_6724_7_2_cast = mul i41 %tmp_483, %tmp_480

]]></Node>
<StgValue><ssdm name="tmp_6724_7_2_cast"/></StgValue>
</operation>

<operation id="6413" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5236  %p_Val2_33_7_2 = add i41 %tmp_66_7_2, %tmp_6724_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_2"/></StgValue>
</operation>

<operation id="6414" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5237  %tmp_486 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="6415" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5238  %tmp_71_7_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_486, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_2"/></StgValue>
</operation>

<operation id="6416" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5239  %tmp_7225_7_2_cast = mul i41 %tmp_483, %tmp_481

]]></Node>
<StgValue><ssdm name="tmp_7225_7_2_cast"/></StgValue>
</operation>

<operation id="6417" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5240  %p_Val2_36_7_2 = add i41 %tmp_71_7_2, %tmp_7225_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_2"/></StgValue>
</operation>

<operation id="6418" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5277  %tmp_175 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1060)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="6419" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5278  %p_Result_45_7_3 = zext i53 %tmp_175 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_3"/></StgValue>
</operation>

<operation id="6420" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3398">
<or_exp><and_exp><literal name="tmp_1059" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5334" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5279  %man_V_1_7_3 = sub i54 0, %p_Result_45_7_3

]]></Node>
<StgValue><ssdm name="man_V_1_7_3"/></StgValue>
</operation>

<operation id="6421" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5280  %man_V_2_7_3 = select i1 %tmp_1059, i54 %man_V_1_7_3, i54 %p_Result_45_7_3

]]></Node>
<StgValue><ssdm name="man_V_2_7_3"/></StgValue>
</operation>

<operation id="6422" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5283  %tmp_46_7_3 = icmp sgt i12 %F2_7_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_3"/></StgValue>
</operation>

<operation id="6423" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5284  %tmp_47_7_3 = add i12 -14, %F2_7_3

]]></Node>
<StgValue><ssdm name="tmp_47_7_3"/></StgValue>
</operation>

<operation id="6424" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5285  %tmp_48_7_3 = sub i12 14, %F2_7_3

]]></Node>
<StgValue><ssdm name="tmp_48_7_3"/></StgValue>
</operation>

<operation id="6425" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5286  %sh_amt_7_3 = select i1 %tmp_46_7_3, i12 %tmp_47_7_3, i12 %tmp_48_7_3

]]></Node>
<StgValue><ssdm name="sh_amt_7_3"/></StgValue>
</operation>

<operation id="6426" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5287  %sh_amt_7_3_cast = sext i12 %sh_amt_7_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_3_cast"/></StgValue>
</operation>

<operation id="6427" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5288  %tmp_49_7_3 = icmp eq i12 %F2_7_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_3"/></StgValue>
</operation>

<operation id="6428" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5289  %tmp_1061 = trunc i54 %man_V_2_7_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="6429" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5290  %tmp_51_7_3 = icmp ult i12 %sh_amt_7_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_3"/></StgValue>
</operation>

<operation id="6430" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5291  %tmp_53_7_3 = icmp ult i12 %sh_amt_7_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_3"/></StgValue>
</operation>

<operation id="6431" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5292  %tmp_54_7_3 = zext i32 %sh_amt_7_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_3"/></StgValue>
</operation>

<operation id="6432" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5293  %tmp_55_7_3 = ashr i54 %man_V_2_7_3, %tmp_54_7_3

]]></Node>
<StgValue><ssdm name="tmp_55_7_3"/></StgValue>
</operation>

<operation id="6433" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5294  %tmp_1062 = trunc i54 %tmp_55_7_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="6434" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5295  %storemerge_7_3 = select i1 %tmp_1059, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_3"/></StgValue>
</operation>

<operation id="6435" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5296  %tmp_57_7_3 = sext i27 %tmp_1061 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_3"/></StgValue>
</operation>

<operation id="6436" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5297  %tmp_58_7_3 = shl i32 %tmp_57_7_3, %sh_amt_7_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_3"/></StgValue>
</operation>

<operation id="6437" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5298  %tmp_1063 = trunc i32 %tmp_58_7_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="6438" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5299  %sel_tmp531 = xor i1 %tmp_44_7_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp531"/></StgValue>
</operation>

<operation id="6439" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5300  %sel_tmp532 = and i1 %tmp_49_7_3, %sel_tmp531

]]></Node>
<StgValue><ssdm name="sel_tmp532"/></StgValue>
</operation>

<operation id="6440" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5301  %sel_tmp1481_demorgan = or i1 %tmp_44_7_3, %tmp_49_7_3

]]></Node>
<StgValue><ssdm name="sel_tmp1481_demorgan"/></StgValue>
</operation>

<operation id="6441" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5302  %sel_tmp533 = xor i1 %sel_tmp1481_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp533"/></StgValue>
</operation>

<operation id="6442" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5303  %sel_tmp534 = and i1 %tmp_46_7_3, %sel_tmp533

]]></Node>
<StgValue><ssdm name="sel_tmp534"/></StgValue>
</operation>

<operation id="6443" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5304  %sel_tmp535 = xor i1 %tmp_51_7_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp535"/></StgValue>
</operation>

<operation id="6444" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5305  %sel_tmp536 = and i1 %sel_tmp534, %sel_tmp535

]]></Node>
<StgValue><ssdm name="sel_tmp536"/></StgValue>
</operation>

<operation id="6445" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5306  %sel_tmp537 = and i1 %sel_tmp534, %tmp_51_7_3

]]></Node>
<StgValue><ssdm name="sel_tmp537"/></StgValue>
</operation>

<operation id="6446" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5307  %sel_tmp1496_demorgan = or i1 %sel_tmp1481_demorgan, %tmp_46_7_3

]]></Node>
<StgValue><ssdm name="sel_tmp1496_demorgan"/></StgValue>
</operation>

<operation id="6447" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5308  %sel_tmp538 = xor i1 %sel_tmp1496_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp538"/></StgValue>
</operation>

<operation id="6448" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5309  %sel_tmp539 = and i1 %tmp_53_7_3, %sel_tmp538

]]></Node>
<StgValue><ssdm name="sel_tmp539"/></StgValue>
</operation>

<operation id="6449" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5310  %newSel236 = select i1 %sel_tmp539, i27 %tmp_1063, i27 %tmp_1062

]]></Node>
<StgValue><ssdm name="newSel236"/></StgValue>
</operation>

<operation id="6450" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5311  %or_cond177 = or i1 %sel_tmp539, %sel_tmp537

]]></Node>
<StgValue><ssdm name="or_cond177"/></StgValue>
</operation>

<operation id="6451" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5312  %newSel237 = select i1 %sel_tmp536, i27 %storemerge_7_3, i27 %tmp_1061

]]></Node>
<StgValue><ssdm name="newSel237"/></StgValue>
</operation>

<operation id="6452" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5313  %or_cond178 = or i1 %sel_tmp536, %sel_tmp532

]]></Node>
<StgValue><ssdm name="or_cond178"/></StgValue>
</operation>

<operation id="6453" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5314  %newSel238 = select i1 %or_cond177, i27 %newSel236, i27 %newSel237

]]></Node>
<StgValue><ssdm name="newSel238"/></StgValue>
</operation>

<operation id="6454" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5315  %or_cond179 = or i1 %or_cond177, %or_cond178

]]></Node>
<StgValue><ssdm name="or_cond179"/></StgValue>
</operation>

<operation id="6455" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5316  %newSel239 = select i1 %or_cond179, i27 %newSel238, i27 0

]]></Node>
<StgValue><ssdm name="newSel239"/></StgValue>
</operation>

<operation id="6456" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5317  %tmp_491 = sext i27 %newSel239 to i41

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="6457" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5318  %tmp_492 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="6458" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5320  %tmp_6223_7_3_cast = mul i41 %tmp_491, %tmp_487

]]></Node>
<StgValue><ssdm name="tmp_6223_7_3_cast"/></StgValue>
</operation>

<operation id="6459" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5322  %tmp_493 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="6460" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5324  %tmp_6724_7_3_cast = mul i41 %tmp_491, %tmp_488

]]></Node>
<StgValue><ssdm name="tmp_6724_7_3_cast"/></StgValue>
</operation>

<operation id="6461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5326  %tmp_494 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="6462" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5328  %tmp_7225_7_3_cast = mul i41 %tmp_491, %tmp_489

]]></Node>
<StgValue><ssdm name="tmp_7225_7_3_cast"/></StgValue>
</operation>

<operation id="6463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5366  %tmp_176 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1068)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="6464" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5367  %p_Result_45_7_4 = zext i53 %tmp_176 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_4"/></StgValue>
</operation>

<operation id="6465" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3399">
<or_exp><and_exp><literal name="tmp_1067" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5423" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5368  %man_V_1_7_4 = sub i54 0, %p_Result_45_7_4

]]></Node>
<StgValue><ssdm name="man_V_1_7_4"/></StgValue>
</operation>

<operation id="6466" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5369  %man_V_2_7_4 = select i1 %tmp_1067, i54 %man_V_1_7_4, i54 %p_Result_45_7_4

]]></Node>
<StgValue><ssdm name="man_V_2_7_4"/></StgValue>
</operation>

<operation id="6467" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5372  %tmp_46_7_4 = icmp sgt i12 %F2_7_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_4"/></StgValue>
</operation>

<operation id="6468" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5373  %tmp_47_7_4 = add i12 -14, %F2_7_4

]]></Node>
<StgValue><ssdm name="tmp_47_7_4"/></StgValue>
</operation>

<operation id="6469" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5374  %tmp_48_7_4 = sub i12 14, %F2_7_4

]]></Node>
<StgValue><ssdm name="tmp_48_7_4"/></StgValue>
</operation>

<operation id="6470" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5375  %sh_amt_7_4 = select i1 %tmp_46_7_4, i12 %tmp_47_7_4, i12 %tmp_48_7_4

]]></Node>
<StgValue><ssdm name="sh_amt_7_4"/></StgValue>
</operation>

<operation id="6471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5376  %sh_amt_7_4_cast = sext i12 %sh_amt_7_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_4_cast"/></StgValue>
</operation>

<operation id="6472" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5377  %tmp_49_7_4 = icmp eq i12 %F2_7_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_4"/></StgValue>
</operation>

<operation id="6473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5378  %tmp_1069 = trunc i54 %man_V_2_7_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="6474" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5379  %tmp_51_7_4 = icmp ult i12 %sh_amt_7_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_4"/></StgValue>
</operation>

<operation id="6475" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5380  %tmp_53_7_4 = icmp ult i12 %sh_amt_7_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_4"/></StgValue>
</operation>

<operation id="6476" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5381  %tmp_54_7_4 = zext i32 %sh_amt_7_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_4"/></StgValue>
</operation>

<operation id="6477" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5382  %tmp_55_7_4 = ashr i54 %man_V_2_7_4, %tmp_54_7_4

]]></Node>
<StgValue><ssdm name="tmp_55_7_4"/></StgValue>
</operation>

<operation id="6478" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5383  %tmp_1070 = trunc i54 %tmp_55_7_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="6479" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5384  %storemerge_7_4 = select i1 %tmp_1067, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_4"/></StgValue>
</operation>

<operation id="6480" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5385  %tmp_57_7_4 = sext i27 %tmp_1069 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_4"/></StgValue>
</operation>

<operation id="6481" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5386  %tmp_58_7_4 = shl i32 %tmp_57_7_4, %sh_amt_7_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_4"/></StgValue>
</operation>

<operation id="6482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5387  %tmp_1071 = trunc i32 %tmp_58_7_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="6483" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5388  %sel_tmp540 = xor i1 %tmp_44_7_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp540"/></StgValue>
</operation>

<operation id="6484" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5389  %sel_tmp541 = and i1 %tmp_49_7_4, %sel_tmp540

]]></Node>
<StgValue><ssdm name="sel_tmp541"/></StgValue>
</operation>

<operation id="6485" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5390  %sel_tmp1506_demorgan = or i1 %tmp_44_7_4, %tmp_49_7_4

]]></Node>
<StgValue><ssdm name="sel_tmp1506_demorgan"/></StgValue>
</operation>

<operation id="6486" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5391  %sel_tmp542 = xor i1 %sel_tmp1506_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp542"/></StgValue>
</operation>

<operation id="6487" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5392  %sel_tmp543 = and i1 %tmp_46_7_4, %sel_tmp542

]]></Node>
<StgValue><ssdm name="sel_tmp543"/></StgValue>
</operation>

<operation id="6488" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5393  %sel_tmp544 = xor i1 %tmp_51_7_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp544"/></StgValue>
</operation>

<operation id="6489" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5394  %sel_tmp545 = and i1 %sel_tmp543, %sel_tmp544

]]></Node>
<StgValue><ssdm name="sel_tmp545"/></StgValue>
</operation>

<operation id="6490" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5395  %sel_tmp546 = and i1 %sel_tmp543, %tmp_51_7_4

]]></Node>
<StgValue><ssdm name="sel_tmp546"/></StgValue>
</operation>

<operation id="6491" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5396  %sel_tmp1521_demorgan = or i1 %sel_tmp1506_demorgan, %tmp_46_7_4

]]></Node>
<StgValue><ssdm name="sel_tmp1521_demorgan"/></StgValue>
</operation>

<operation id="6492" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5397  %sel_tmp547 = xor i1 %sel_tmp1521_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp547"/></StgValue>
</operation>

<operation id="6493" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5398  %sel_tmp548 = and i1 %tmp_53_7_4, %sel_tmp547

]]></Node>
<StgValue><ssdm name="sel_tmp548"/></StgValue>
</operation>

<operation id="6494" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5399  %newSel240 = select i1 %sel_tmp548, i27 %tmp_1071, i27 %tmp_1070

]]></Node>
<StgValue><ssdm name="newSel240"/></StgValue>
</operation>

<operation id="6495" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5400  %or_cond180 = or i1 %sel_tmp548, %sel_tmp546

]]></Node>
<StgValue><ssdm name="or_cond180"/></StgValue>
</operation>

<operation id="6496" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5401  %newSel241 = select i1 %sel_tmp545, i27 %storemerge_7_4, i27 %tmp_1069

]]></Node>
<StgValue><ssdm name="newSel241"/></StgValue>
</operation>

<operation id="6497" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5402  %or_cond181 = or i1 %sel_tmp545, %sel_tmp541

]]></Node>
<StgValue><ssdm name="or_cond181"/></StgValue>
</operation>

<operation id="6498" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5403  %newSel242 = select i1 %or_cond180, i27 %newSel240, i27 %newSel241

]]></Node>
<StgValue><ssdm name="newSel242"/></StgValue>
</operation>

<operation id="6499" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5404  %or_cond182 = or i1 %or_cond180, %or_cond181

]]></Node>
<StgValue><ssdm name="or_cond182"/></StgValue>
</operation>

<operation id="6500" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5405  %newSel243 = select i1 %or_cond182, i27 %newSel242, i27 0

]]></Node>
<StgValue><ssdm name="newSel243"/></StgValue>
</operation>

<operation id="6501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5406  %tmp_499 = sext i27 %newSel243 to i41

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="6502" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5409  %tmp_6223_7_4_cast = mul i41 %tmp_499, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_6223_7_4_cast"/></StgValue>
</operation>

<operation id="6503" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5413  %tmp_6724_7_4_cast = mul i41 %tmp_499, %tmp_496

]]></Node>
<StgValue><ssdm name="tmp_6724_7_4_cast"/></StgValue>
</operation>

<operation id="6504" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5417  %tmp_7225_7_4_cast = mul i41 %tmp_499, %tmp_497

]]></Node>
<StgValue><ssdm name="tmp_7225_7_4_cast"/></StgValue>
</operation>

<operation id="6505" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5448  %prefact_7_5 = fmul double %tmp_39_7_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="6506" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5537  %prefact_7_6 = fmul double %tmp_39_7_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="6507" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5626  %prefact_7_8 = fmul double %tmp_39_7_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="6508" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5801  %ireg_V_8_1 = bitcast double %prefact_8_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_1"/></StgValue>
</operation>

<operation id="6509" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5802  %tmp_1106 = trunc i64 %ireg_V_8_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="6510" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5803  %tmp_1107 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="6511" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5804  %p_Result_40_8_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_1"/></StgValue>
</operation>

<operation id="6512" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5805  %tmp_42_8_1 = zext i11 %p_Result_40_8_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_1"/></StgValue>
</operation>

<operation id="6513" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5806  %tmp_1108 = trunc i64 %ireg_V_8_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="6514" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5807  %tmp_181 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1108)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="6515" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5808  %p_Result_45_8_1 = zext i53 %tmp_181 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_1"/></StgValue>
</operation>

<operation id="6516" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5809  %man_V_1_8_1 = sub i54 0, %p_Result_45_8_1

]]></Node>
<StgValue><ssdm name="man_V_1_8_1"/></StgValue>
</operation>

<operation id="6517" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5810  %man_V_2_8_1 = select i1 %tmp_1107, i54 %man_V_1_8_1, i54 %p_Result_45_8_1

]]></Node>
<StgValue><ssdm name="man_V_2_8_1"/></StgValue>
</operation>

<operation id="6518" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5811  %tmp_44_8_1 = icmp eq i63 %tmp_1106, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_1"/></StgValue>
</operation>

<operation id="6519" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5812  %F2_8_1 = sub i12 1075, %tmp_42_8_1

]]></Node>
<StgValue><ssdm name="F2_8_1"/></StgValue>
</operation>

<operation id="6520" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5813  %tmp_46_8_1 = icmp sgt i12 %F2_8_1, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_1"/></StgValue>
</operation>

<operation id="6521" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5814  %tmp_47_8_1 = add i12 -14, %F2_8_1

]]></Node>
<StgValue><ssdm name="tmp_47_8_1"/></StgValue>
</operation>

<operation id="6522" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5815  %tmp_48_8_1 = sub i12 14, %F2_8_1

]]></Node>
<StgValue><ssdm name="tmp_48_8_1"/></StgValue>
</operation>

<operation id="6523" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5816  %sh_amt_8_1 = select i1 %tmp_46_8_1, i12 %tmp_47_8_1, i12 %tmp_48_8_1

]]></Node>
<StgValue><ssdm name="sh_amt_8_1"/></StgValue>
</operation>

<operation id="6524" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5817  %sh_amt_8_1_cast = sext i12 %sh_amt_8_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_1_cast"/></StgValue>
</operation>

<operation id="6525" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5818  %tmp_49_8_1 = icmp eq i12 %F2_8_1, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_1"/></StgValue>
</operation>

<operation id="6526" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5819  %tmp_1109 = trunc i54 %man_V_2_8_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="6527" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5820  %tmp_51_8_1 = icmp ult i12 %sh_amt_8_1, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_1"/></StgValue>
</operation>

<operation id="6528" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5821  %tmp_53_8_1 = icmp ult i12 %sh_amt_8_1, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_1"/></StgValue>
</operation>

<operation id="6529" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5822  %tmp_54_8_1 = zext i32 %sh_amt_8_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_1"/></StgValue>
</operation>

<operation id="6530" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5823  %tmp_55_8_1 = ashr i54 %man_V_2_8_1, %tmp_54_8_1

]]></Node>
<StgValue><ssdm name="tmp_55_8_1"/></StgValue>
</operation>

<operation id="6531" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5824  %tmp_1110 = trunc i54 %tmp_55_8_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="6532" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5825  %storemerge_8_1 = select i1 %tmp_1107, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_1"/></StgValue>
</operation>

<operation id="6533" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5826  %tmp_57_8_1 = sext i27 %tmp_1109 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_1"/></StgValue>
</operation>

<operation id="6534" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5827  %tmp_58_8_1 = shl i32 %tmp_57_8_1, %sh_amt_8_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_1"/></StgValue>
</operation>

<operation id="6535" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5828  %tmp_1111 = trunc i32 %tmp_58_8_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="6536" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5829  %sel_tmp585 = xor i1 %tmp_44_8_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp585"/></StgValue>
</operation>

<operation id="6537" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5830  %sel_tmp586 = and i1 %tmp_49_8_1, %sel_tmp585

]]></Node>
<StgValue><ssdm name="sel_tmp586"/></StgValue>
</operation>

<operation id="6538" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5831  %sel_tmp1631_demorgan = or i1 %tmp_44_8_1, %tmp_49_8_1

]]></Node>
<StgValue><ssdm name="sel_tmp1631_demorgan"/></StgValue>
</operation>

<operation id="6539" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5832  %sel_tmp587 = xor i1 %sel_tmp1631_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp587"/></StgValue>
</operation>

<operation id="6540" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5833  %sel_tmp588 = and i1 %tmp_46_8_1, %sel_tmp587

]]></Node>
<StgValue><ssdm name="sel_tmp588"/></StgValue>
</operation>

<operation id="6541" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5834  %sel_tmp589 = xor i1 %tmp_51_8_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp589"/></StgValue>
</operation>

<operation id="6542" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5835  %sel_tmp590 = and i1 %sel_tmp588, %sel_tmp589

]]></Node>
<StgValue><ssdm name="sel_tmp590"/></StgValue>
</operation>

<operation id="6543" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5836  %sel_tmp591 = and i1 %sel_tmp588, %tmp_51_8_1

]]></Node>
<StgValue><ssdm name="sel_tmp591"/></StgValue>
</operation>

<operation id="6544" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5837  %sel_tmp1646_demorgan = or i1 %sel_tmp1631_demorgan, %tmp_46_8_1

]]></Node>
<StgValue><ssdm name="sel_tmp1646_demorgan"/></StgValue>
</operation>

<operation id="6545" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5838  %sel_tmp592 = xor i1 %sel_tmp1646_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp592"/></StgValue>
</operation>

<operation id="6546" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5839  %sel_tmp593 = and i1 %tmp_53_8_1, %sel_tmp592

]]></Node>
<StgValue><ssdm name="sel_tmp593"/></StgValue>
</operation>

<operation id="6547" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5840  %newSel260 = select i1 %sel_tmp593, i27 %tmp_1111, i27 %tmp_1110

]]></Node>
<StgValue><ssdm name="newSel260"/></StgValue>
</operation>

<operation id="6548" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5841  %or_cond195 = or i1 %sel_tmp593, %sel_tmp591

]]></Node>
<StgValue><ssdm name="or_cond195"/></StgValue>
</operation>

<operation id="6549" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5842  %newSel261 = select i1 %sel_tmp590, i27 %storemerge_8_1, i27 %tmp_1109

]]></Node>
<StgValue><ssdm name="newSel261"/></StgValue>
</operation>

<operation id="6550" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5843  %or_cond196 = or i1 %sel_tmp590, %sel_tmp586

]]></Node>
<StgValue><ssdm name="or_cond196"/></StgValue>
</operation>

<operation id="6551" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5844  %newSel262 = select i1 %or_cond195, i27 %newSel260, i27 %newSel261

]]></Node>
<StgValue><ssdm name="newSel262"/></StgValue>
</operation>

<operation id="6552" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5845  %or_cond197 = or i1 %or_cond195, %or_cond196

]]></Node>
<StgValue><ssdm name="or_cond197"/></StgValue>
</operation>

<operation id="6553" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5846  %newSel263 = select i1 %or_cond197, i27 %newSel262, i27 0

]]></Node>
<StgValue><ssdm name="newSel263"/></StgValue>
</operation>

<operation id="6554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5890  %ireg_V_8_2 = bitcast double %prefact_8_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_2"/></StgValue>
</operation>

<operation id="6555" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5891  %tmp_1114 = trunc i64 %ireg_V_8_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="6556" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5892  %tmp_1115 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="6557" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5893  %p_Result_40_8_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_2"/></StgValue>
</operation>

<operation id="6558" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5894  %tmp_42_8_2 = zext i11 %p_Result_40_8_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_2"/></StgValue>
</operation>

<operation id="6559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5895  %tmp_1116 = trunc i64 %ireg_V_8_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="6560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5896  %tmp_182 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1116)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="6561" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5897  %p_Result_45_8_2 = zext i53 %tmp_182 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_2"/></StgValue>
</operation>

<operation id="6562" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5898  %man_V_1_8_2 = sub i54 0, %p_Result_45_8_2

]]></Node>
<StgValue><ssdm name="man_V_1_8_2"/></StgValue>
</operation>

<operation id="6563" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5899  %man_V_2_8_2 = select i1 %tmp_1115, i54 %man_V_1_8_2, i54 %p_Result_45_8_2

]]></Node>
<StgValue><ssdm name="man_V_2_8_2"/></StgValue>
</operation>

<operation id="6564" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5900  %tmp_44_8_2 = icmp eq i63 %tmp_1114, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_2"/></StgValue>
</operation>

<operation id="6565" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5901  %F2_8_2 = sub i12 1075, %tmp_42_8_2

]]></Node>
<StgValue><ssdm name="F2_8_2"/></StgValue>
</operation>

<operation id="6566" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5902  %tmp_46_8_2 = icmp sgt i12 %F2_8_2, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_2"/></StgValue>
</operation>

<operation id="6567" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5903  %tmp_47_8_2 = add i12 -14, %F2_8_2

]]></Node>
<StgValue><ssdm name="tmp_47_8_2"/></StgValue>
</operation>

<operation id="6568" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5904  %tmp_48_8_2 = sub i12 14, %F2_8_2

]]></Node>
<StgValue><ssdm name="tmp_48_8_2"/></StgValue>
</operation>

<operation id="6569" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5905  %sh_amt_8_2 = select i1 %tmp_46_8_2, i12 %tmp_47_8_2, i12 %tmp_48_8_2

]]></Node>
<StgValue><ssdm name="sh_amt_8_2"/></StgValue>
</operation>

<operation id="6570" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5906  %sh_amt_8_2_cast = sext i12 %sh_amt_8_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_2_cast"/></StgValue>
</operation>

<operation id="6571" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5907  %tmp_49_8_2 = icmp eq i12 %F2_8_2, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_2"/></StgValue>
</operation>

<operation id="6572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5908  %tmp_1117 = trunc i54 %man_V_2_8_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="6573" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5909  %tmp_51_8_2 = icmp ult i12 %sh_amt_8_2, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_2"/></StgValue>
</operation>

<operation id="6574" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5910  %tmp_53_8_2 = icmp ult i12 %sh_amt_8_2, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_2"/></StgValue>
</operation>

<operation id="6575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5911  %tmp_54_8_2 = zext i32 %sh_amt_8_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_2"/></StgValue>
</operation>

<operation id="6576" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5912  %tmp_55_8_2 = ashr i54 %man_V_2_8_2, %tmp_54_8_2

]]></Node>
<StgValue><ssdm name="tmp_55_8_2"/></StgValue>
</operation>

<operation id="6577" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5913  %tmp_1118 = trunc i54 %tmp_55_8_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="6578" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5914  %storemerge_8_2 = select i1 %tmp_1115, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_2"/></StgValue>
</operation>

<operation id="6579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5915  %tmp_57_8_2 = sext i27 %tmp_1117 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_2"/></StgValue>
</operation>

<operation id="6580" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5916  %tmp_58_8_2 = shl i32 %tmp_57_8_2, %sh_amt_8_2_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_2"/></StgValue>
</operation>

<operation id="6581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5917  %tmp_1119 = trunc i32 %tmp_58_8_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="6582" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5918  %sel_tmp594 = xor i1 %tmp_44_8_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp594"/></StgValue>
</operation>

<operation id="6583" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5919  %sel_tmp595 = and i1 %tmp_49_8_2, %sel_tmp594

]]></Node>
<StgValue><ssdm name="sel_tmp595"/></StgValue>
</operation>

<operation id="6584" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5920  %sel_tmp1656_demorgan = or i1 %tmp_44_8_2, %tmp_49_8_2

]]></Node>
<StgValue><ssdm name="sel_tmp1656_demorgan"/></StgValue>
</operation>

<operation id="6585" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5921  %sel_tmp596 = xor i1 %sel_tmp1656_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp596"/></StgValue>
</operation>

<operation id="6586" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5922  %sel_tmp597 = and i1 %tmp_46_8_2, %sel_tmp596

]]></Node>
<StgValue><ssdm name="sel_tmp597"/></StgValue>
</operation>

<operation id="6587" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5923  %sel_tmp598 = xor i1 %tmp_51_8_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp598"/></StgValue>
</operation>

<operation id="6588" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5924  %sel_tmp599 = and i1 %sel_tmp597, %sel_tmp598

]]></Node>
<StgValue><ssdm name="sel_tmp599"/></StgValue>
</operation>

<operation id="6589" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5925  %sel_tmp600 = and i1 %sel_tmp597, %tmp_51_8_2

]]></Node>
<StgValue><ssdm name="sel_tmp600"/></StgValue>
</operation>

<operation id="6590" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5926  %sel_tmp1671_demorgan = or i1 %sel_tmp1656_demorgan, %tmp_46_8_2

]]></Node>
<StgValue><ssdm name="sel_tmp1671_demorgan"/></StgValue>
</operation>

<operation id="6591" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5927  %sel_tmp601 = xor i1 %sel_tmp1671_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp601"/></StgValue>
</operation>

<operation id="6592" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5928  %sel_tmp602 = and i1 %tmp_53_8_2, %sel_tmp601

]]></Node>
<StgValue><ssdm name="sel_tmp602"/></StgValue>
</operation>

<operation id="6593" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5929  %newSel264 = select i1 %sel_tmp602, i27 %tmp_1119, i27 %tmp_1118

]]></Node>
<StgValue><ssdm name="newSel264"/></StgValue>
</operation>

<operation id="6594" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5930  %or_cond198 = or i1 %sel_tmp602, %sel_tmp600

]]></Node>
<StgValue><ssdm name="or_cond198"/></StgValue>
</operation>

<operation id="6595" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5931  %newSel265 = select i1 %sel_tmp599, i27 %storemerge_8_2, i27 %tmp_1117

]]></Node>
<StgValue><ssdm name="newSel265"/></StgValue>
</operation>

<operation id="6596" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5932  %or_cond199 = or i1 %sel_tmp599, %sel_tmp595

]]></Node>
<StgValue><ssdm name="or_cond199"/></StgValue>
</operation>

<operation id="6597" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5933  %newSel266 = select i1 %or_cond198, i27 %newSel264, i27 %newSel265

]]></Node>
<StgValue><ssdm name="newSel266"/></StgValue>
</operation>

<operation id="6598" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5934  %or_cond200 = or i1 %or_cond198, %or_cond199

]]></Node>
<StgValue><ssdm name="or_cond200"/></StgValue>
</operation>

<operation id="6599" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5935  %newSel267 = select i1 %or_cond200, i27 %newSel266, i27 0

]]></Node>
<StgValue><ssdm name="newSel267"/></StgValue>
</operation>

<operation id="6600" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5979  %ireg_V_8_3 = bitcast double %prefact_8_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_3"/></StgValue>
</operation>

<operation id="6601" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5980  %tmp_1122 = trunc i64 %ireg_V_8_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="6602" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5981  %tmp_1123 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="6603" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5982  %p_Result_40_8_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_3"/></StgValue>
</operation>

<operation id="6604" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5983  %tmp_42_8_3 = zext i11 %p_Result_40_8_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_3"/></StgValue>
</operation>

<operation id="6605" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5984  %tmp_1124 = trunc i64 %ireg_V_8_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="6606" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5985  %tmp_183 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1124)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="6607" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5986  %p_Result_45_8_3 = zext i53 %tmp_183 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_3"/></StgValue>
</operation>

<operation id="6608" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5987  %man_V_1_8_3 = sub i54 0, %p_Result_45_8_3

]]></Node>
<StgValue><ssdm name="man_V_1_8_3"/></StgValue>
</operation>

<operation id="6609" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5988  %man_V_2_8_3 = select i1 %tmp_1123, i54 %man_V_1_8_3, i54 %p_Result_45_8_3

]]></Node>
<StgValue><ssdm name="man_V_2_8_3"/></StgValue>
</operation>

<operation id="6610" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5989  %tmp_44_8_3 = icmp eq i63 %tmp_1122, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_3"/></StgValue>
</operation>

<operation id="6611" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5990  %F2_8_3 = sub i12 1075, %tmp_42_8_3

]]></Node>
<StgValue><ssdm name="F2_8_3"/></StgValue>
</operation>

<operation id="6612" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5991  %tmp_46_8_3 = icmp sgt i12 %F2_8_3, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_3"/></StgValue>
</operation>

<operation id="6613" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5992  %tmp_47_8_3 = add i12 -14, %F2_8_3

]]></Node>
<StgValue><ssdm name="tmp_47_8_3"/></StgValue>
</operation>

<operation id="6614" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5993  %tmp_48_8_3 = sub i12 14, %F2_8_3

]]></Node>
<StgValue><ssdm name="tmp_48_8_3"/></StgValue>
</operation>

<operation id="6615" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5994  %sh_amt_8_3 = select i1 %tmp_46_8_3, i12 %tmp_47_8_3, i12 %tmp_48_8_3

]]></Node>
<StgValue><ssdm name="sh_amt_8_3"/></StgValue>
</operation>

<operation id="6616" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5995  %sh_amt_8_3_cast = sext i12 %sh_amt_8_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_3_cast"/></StgValue>
</operation>

<operation id="6617" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5996  %tmp_49_8_3 = icmp eq i12 %F2_8_3, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_3"/></StgValue>
</operation>

<operation id="6618" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5997  %tmp_1125 = trunc i54 %man_V_2_8_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="6619" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5998  %tmp_51_8_3 = icmp ult i12 %sh_amt_8_3, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_3"/></StgValue>
</operation>

<operation id="6620" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5999  %tmp_53_8_3 = icmp ult i12 %sh_amt_8_3, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_3"/></StgValue>
</operation>

<operation id="6621" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6055" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6000  %tmp_54_8_3 = zext i32 %sh_amt_8_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_3"/></StgValue>
</operation>

<operation id="6622" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6001  %tmp_55_8_3 = ashr i54 %man_V_2_8_3, %tmp_54_8_3

]]></Node>
<StgValue><ssdm name="tmp_55_8_3"/></StgValue>
</operation>

<operation id="6623" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6002  %tmp_1126 = trunc i54 %tmp_55_8_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="6624" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6058" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6003  %storemerge_8_3 = select i1 %tmp_1123, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_3"/></StgValue>
</operation>

<operation id="6625" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6059" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6004  %tmp_57_8_3 = sext i27 %tmp_1125 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_3"/></StgValue>
</operation>

<operation id="6626" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6005  %tmp_58_8_3 = shl i32 %tmp_57_8_3, %sh_amt_8_3_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_3"/></StgValue>
</operation>

<operation id="6627" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6006  %tmp_1127 = trunc i32 %tmp_58_8_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="6628" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6007  %sel_tmp603 = xor i1 %tmp_44_8_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp603"/></StgValue>
</operation>

<operation id="6629" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6008  %sel_tmp604 = and i1 %tmp_49_8_3, %sel_tmp603

]]></Node>
<StgValue><ssdm name="sel_tmp604"/></StgValue>
</operation>

<operation id="6630" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6009  %sel_tmp1681_demorgan = or i1 %tmp_44_8_3, %tmp_49_8_3

]]></Node>
<StgValue><ssdm name="sel_tmp1681_demorgan"/></StgValue>
</operation>

<operation id="6631" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6010  %sel_tmp605 = xor i1 %sel_tmp1681_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp605"/></StgValue>
</operation>

<operation id="6632" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6011  %sel_tmp606 = and i1 %tmp_46_8_3, %sel_tmp605

]]></Node>
<StgValue><ssdm name="sel_tmp606"/></StgValue>
</operation>

<operation id="6633" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6012  %sel_tmp607 = xor i1 %tmp_51_8_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp607"/></StgValue>
</operation>

<operation id="6634" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6013  %sel_tmp608 = and i1 %sel_tmp606, %sel_tmp607

]]></Node>
<StgValue><ssdm name="sel_tmp608"/></StgValue>
</operation>

<operation id="6635" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6014  %sel_tmp609 = and i1 %sel_tmp606, %tmp_51_8_3

]]></Node>
<StgValue><ssdm name="sel_tmp609"/></StgValue>
</operation>

<operation id="6636" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6015  %sel_tmp1696_demorgan = or i1 %sel_tmp1681_demorgan, %tmp_46_8_3

]]></Node>
<StgValue><ssdm name="sel_tmp1696_demorgan"/></StgValue>
</operation>

<operation id="6637" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6016  %sel_tmp610 = xor i1 %sel_tmp1696_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp610"/></StgValue>
</operation>

<operation id="6638" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6017  %sel_tmp611 = and i1 %tmp_53_8_3, %sel_tmp610

]]></Node>
<StgValue><ssdm name="sel_tmp611"/></StgValue>
</operation>

<operation id="6639" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6018  %newSel268 = select i1 %sel_tmp611, i27 %tmp_1127, i27 %tmp_1126

]]></Node>
<StgValue><ssdm name="newSel268"/></StgValue>
</operation>

<operation id="6640" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6019  %or_cond201 = or i1 %sel_tmp611, %sel_tmp609

]]></Node>
<StgValue><ssdm name="or_cond201"/></StgValue>
</operation>

<operation id="6641" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6020  %newSel269 = select i1 %sel_tmp608, i27 %storemerge_8_3, i27 %tmp_1125

]]></Node>
<StgValue><ssdm name="newSel269"/></StgValue>
</operation>

<operation id="6642" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6021  %or_cond202 = or i1 %sel_tmp608, %sel_tmp604

]]></Node>
<StgValue><ssdm name="or_cond202"/></StgValue>
</operation>

<operation id="6643" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6022  %newSel270 = select i1 %or_cond201, i27 %newSel268, i27 %newSel269

]]></Node>
<StgValue><ssdm name="newSel270"/></StgValue>
</operation>

<operation id="6644" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6023  %or_cond203 = or i1 %or_cond201, %or_cond202

]]></Node>
<StgValue><ssdm name="or_cond203"/></StgValue>
</operation>

<operation id="6645" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6024  %newSel271 = select i1 %or_cond203, i27 %newSel270, i27 0

]]></Node>
<StgValue><ssdm name="newSel271"/></StgValue>
</operation>

<operation id="6646" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6068  %ireg_V_8_4 = bitcast double %prefact_8_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_4"/></StgValue>
</operation>

<operation id="6647" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6069  %tmp_1130 = trunc i64 %ireg_V_8_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="6648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6070  %tmp_1131 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="6649" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6071  %p_Result_40_8_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_4"/></StgValue>
</operation>

<operation id="6650" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6072  %tmp_42_8_4 = zext i11 %p_Result_40_8_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_4"/></StgValue>
</operation>

<operation id="6651" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6073  %tmp_1132 = trunc i64 %ireg_V_8_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="6652" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:6078  %tmp_44_8_4 = icmp eq i63 %tmp_1130, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_4"/></StgValue>
</operation>

<operation id="6653" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6079  %F2_8_4 = sub i12 1075, %tmp_42_8_4

]]></Node>
<StgValue><ssdm name="F2_8_4"/></StgValue>
</operation>

<operation id="6654" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6156  %prefact_8_5 = fmul double %tmp_39_8_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="6655" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6245  %prefact_8_6 = fmul double %tmp_39_8_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="6656" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6334  %prefact_8_7 = fmul double %tmp_39_8_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="6657" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:533  %tmp_42 = sext i27 %newSel23 to i41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6658" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:535  %tmp_61_0_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_43, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_6"/></StgValue>
</operation>

<operation id="6659" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:536  %tmp_6223_0_6_cast = mul i41 %tmp_42, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_6223_0_6_cast"/></StgValue>
</operation>

<operation id="6660" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:537  %p_Val2_30_0_6 = add i41 %tmp_61_0_6, %tmp_6223_0_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_6"/></StgValue>
</operation>

<operation id="6661" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:539  %tmp_66_0_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_44, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_6"/></StgValue>
</operation>

<operation id="6662" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:540  %tmp_6724_0_6_cast = mul i41 %tmp_42, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_6724_0_6_cast"/></StgValue>
</operation>

<operation id="6663" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:541  %p_Val2_33_0_6 = add i41 %tmp_66_0_6, %tmp_6724_0_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_6"/></StgValue>
</operation>

<operation id="6664" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:543  %tmp_71_0_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_45, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_6"/></StgValue>
</operation>

<operation id="6665" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:544  %tmp_7225_0_6_cast = mul i41 %tmp_42, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_7225_0_6_cast"/></StgValue>
</operation>

<operation id="6666" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:545  %p_Val2_36_0_6 = add i41 %tmp_71_0_6, %tmp_7225_0_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_6"/></StgValue>
</operation>

<operation id="6667" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:595  %sh_amt_0_7_cast = sext i12 %sh_amt_0_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_7_cast"/></StgValue>
</operation>

<operation id="6668" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:598  %tmp_51_0_7 = icmp ult i12 %sh_amt_0_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_7"/></StgValue>
</operation>

<operation id="6669" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:600  %tmp_54_0_7 = zext i32 %sh_amt_0_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_7"/></StgValue>
</operation>

<operation id="6670" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:601  %tmp_55_0_7 = ashr i54 %man_V_2_0_7, %tmp_54_0_7

]]></Node>
<StgValue><ssdm name="tmp_55_0_7"/></StgValue>
</operation>

<operation id="6671" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:602  %tmp_638 = trunc i54 %tmp_55_0_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="6672" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:603  %storemerge_0_7 = select i1 %tmp_635, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_7"/></StgValue>
</operation>

<operation id="6673" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:604  %tmp_57_0_7 = sext i27 %tmp_637 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_7"/></StgValue>
</operation>

<operation id="6674" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:605  %tmp_58_0_7 = shl i32 %tmp_57_0_7, %sh_amt_0_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_7"/></StgValue>
</operation>

<operation id="6675" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:606  %tmp_639 = trunc i32 %tmp_58_0_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="6676" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:607  %sel_tmp54 = xor i1 %tmp_44_0_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="6677" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:608  %sel_tmp55 = and i1 %tmp_49_0_7, %sel_tmp54

]]></Node>
<StgValue><ssdm name="sel_tmp55"/></StgValue>
</operation>

<operation id="6678" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:609  %sel_tmp156_demorgan = or i1 %tmp_44_0_7, %tmp_49_0_7

]]></Node>
<StgValue><ssdm name="sel_tmp156_demorgan"/></StgValue>
</operation>

<operation id="6679" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:610  %sel_tmp56 = xor i1 %sel_tmp156_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp56"/></StgValue>
</operation>

<operation id="6680" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:611  %sel_tmp57 = and i1 %tmp_46_0_7, %sel_tmp56

]]></Node>
<StgValue><ssdm name="sel_tmp57"/></StgValue>
</operation>

<operation id="6681" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:612  %sel_tmp58 = xor i1 %tmp_51_0_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="6682" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:613  %sel_tmp59 = and i1 %sel_tmp57, %sel_tmp58

]]></Node>
<StgValue><ssdm name="sel_tmp59"/></StgValue>
</operation>

<operation id="6683" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:614  %sel_tmp60 = and i1 %sel_tmp57, %tmp_51_0_7

]]></Node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="6684" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:615  %sel_tmp171_demorgan = or i1 %sel_tmp156_demorgan, %tmp_46_0_7

]]></Node>
<StgValue><ssdm name="sel_tmp171_demorgan"/></StgValue>
</operation>

<operation id="6685" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:616  %sel_tmp61 = xor i1 %sel_tmp171_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="6686" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:617  %sel_tmp62 = and i1 %tmp_53_0_7, %sel_tmp61

]]></Node>
<StgValue><ssdm name="sel_tmp62"/></StgValue>
</operation>

<operation id="6687" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:618  %newSel24 = select i1 %sel_tmp62, i27 %tmp_639, i27 %tmp_638

]]></Node>
<StgValue><ssdm name="newSel24"/></StgValue>
</operation>

<operation id="6688" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:619  %or_cond18 = or i1 %sel_tmp62, %sel_tmp60

]]></Node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="6689" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:620  %newSel25 = select i1 %sel_tmp59, i27 %storemerge_0_7, i27 %tmp_637

]]></Node>
<StgValue><ssdm name="newSel25"/></StgValue>
</operation>

<operation id="6690" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:621  %or_cond19 = or i1 %sel_tmp59, %sel_tmp55

]]></Node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="6691" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:622  %newSel26 = select i1 %or_cond18, i27 %newSel24, i27 %newSel25

]]></Node>
<StgValue><ssdm name="newSel26"/></StgValue>
</operation>

<operation id="6692" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:623  %or_cond20 = or i1 %or_cond18, %or_cond19

]]></Node>
<StgValue><ssdm name="or_cond20"/></StgValue>
</operation>

<operation id="6693" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:624  %newSel27 = select i1 %or_cond20, i27 %newSel26, i27 0

]]></Node>
<StgValue><ssdm name="newSel27"/></StgValue>
</operation>

<operation id="6694" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:625  %tmp_51 = sext i27 %newSel27 to i41

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="6695" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:626  %tmp_52 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="6696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:627  %tmp_61_0_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_52, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_7"/></StgValue>
</operation>

<operation id="6697" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:628  %tmp_6223_0_7_cast = mul i41 %tmp_51, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_6223_0_7_cast"/></StgValue>
</operation>

<operation id="6698" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:629  %p_Val2_30_0_7 = add i41 %tmp_61_0_7, %tmp_6223_0_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_7"/></StgValue>
</operation>

<operation id="6699" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:630  %tmp_53 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="6700" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:631  %tmp_66_0_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_53, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_7"/></StgValue>
</operation>

<operation id="6701" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:632  %tmp_6724_0_7_cast = mul i41 %tmp_51, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_6724_0_7_cast"/></StgValue>
</operation>

<operation id="6702" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:633  %p_Val2_33_0_7 = add i41 %tmp_66_0_7, %tmp_6724_0_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_7"/></StgValue>
</operation>

<operation id="6703" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:634  %tmp_54 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="6704" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:635  %tmp_71_0_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_54, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_7"/></StgValue>
</operation>

<operation id="6705" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:636  %tmp_7225_0_7_cast = mul i41 %tmp_51, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_7225_0_7_cast"/></StgValue>
</operation>

<operation id="6706" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:637  %p_Val2_36_0_7 = add i41 %tmp_71_0_7, %tmp_7225_0_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_7"/></StgValue>
</operation>

<operation id="6707" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:677  %tmp_59 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_644)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="6708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:678  %p_Result_45_0_8 = zext i53 %tmp_59 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_0_8"/></StgValue>
</operation>

<operation id="6709" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3400">
<or_exp><and_exp><literal name="tmp_643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:679  %man_V_1_0_8 = sub i54 0, %p_Result_45_0_8

]]></Node>
<StgValue><ssdm name="man_V_1_0_8"/></StgValue>
</operation>

<operation id="6710" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:680  %man_V_2_0_8 = select i1 %tmp_643, i54 %man_V_1_0_8, i54 %p_Result_45_0_8

]]></Node>
<StgValue><ssdm name="man_V_2_0_8"/></StgValue>
</operation>

<operation id="6711" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:687  %sh_amt_0_8_cast = sext i12 %sh_amt_0_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_0_8_cast"/></StgValue>
</operation>

<operation id="6712" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:689  %tmp_645 = trunc i54 %man_V_2_0_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="6713" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:690  %tmp_51_0_8 = icmp ult i12 %sh_amt_0_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_0_8"/></StgValue>
</operation>

<operation id="6714" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:691  %tmp_53_0_8 = icmp ult i12 %sh_amt_0_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_0_8"/></StgValue>
</operation>

<operation id="6715" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:692  %tmp_54_0_8 = zext i32 %sh_amt_0_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_0_8"/></StgValue>
</operation>

<operation id="6716" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:693  %tmp_55_0_8 = ashr i54 %man_V_2_0_8, %tmp_54_0_8

]]></Node>
<StgValue><ssdm name="tmp_55_0_8"/></StgValue>
</operation>

<operation id="6717" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:694  %tmp_646 = trunc i54 %tmp_55_0_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="6718" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:695  %storemerge_0_8 = select i1 %tmp_643, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_0_8"/></StgValue>
</operation>

<operation id="6719" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:696  %tmp_57_0_8 = sext i27 %tmp_645 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_0_8"/></StgValue>
</operation>

<operation id="6720" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:697  %tmp_58_0_8 = shl i32 %tmp_57_0_8, %sh_amt_0_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_0_8"/></StgValue>
</operation>

<operation id="6721" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:698  %tmp_647 = trunc i32 %tmp_58_0_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="6722" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:699  %sel_tmp63 = xor i1 %tmp_44_0_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp63"/></StgValue>
</operation>

<operation id="6723" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:700  %sel_tmp64 = and i1 %tmp_49_0_8, %sel_tmp63

]]></Node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="6724" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:701  %sel_tmp181_demorgan = or i1 %tmp_44_0_8, %tmp_49_0_8

]]></Node>
<StgValue><ssdm name="sel_tmp181_demorgan"/></StgValue>
</operation>

<operation id="6725" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:702  %sel_tmp65 = xor i1 %sel_tmp181_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="6726" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:703  %sel_tmp66 = and i1 %tmp_46_0_8, %sel_tmp65

]]></Node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="6727" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:704  %sel_tmp67 = xor i1 %tmp_51_0_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="6728" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:705  %sel_tmp68 = and i1 %sel_tmp66, %sel_tmp67

]]></Node>
<StgValue><ssdm name="sel_tmp68"/></StgValue>
</operation>

<operation id="6729" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:706  %sel_tmp69 = and i1 %sel_tmp66, %tmp_51_0_8

]]></Node>
<StgValue><ssdm name="sel_tmp69"/></StgValue>
</operation>

<operation id="6730" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:707  %sel_tmp196_demorgan = or i1 %sel_tmp181_demorgan, %tmp_46_0_8

]]></Node>
<StgValue><ssdm name="sel_tmp196_demorgan"/></StgValue>
</operation>

<operation id="6731" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:708  %sel_tmp70 = xor i1 %sel_tmp196_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp70"/></StgValue>
</operation>

<operation id="6732" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:709  %sel_tmp71 = and i1 %tmp_53_0_8, %sel_tmp70

]]></Node>
<StgValue><ssdm name="sel_tmp71"/></StgValue>
</operation>

<operation id="6733" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:710  %newSel28 = select i1 %sel_tmp71, i27 %tmp_647, i27 %tmp_646

]]></Node>
<StgValue><ssdm name="newSel28"/></StgValue>
</operation>

<operation id="6734" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:711  %or_cond21 = or i1 %sel_tmp71, %sel_tmp69

]]></Node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="6735" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:712  %newSel29 = select i1 %sel_tmp68, i27 %storemerge_0_8, i27 %tmp_645

]]></Node>
<StgValue><ssdm name="newSel29"/></StgValue>
</operation>

<operation id="6736" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:713  %or_cond22 = or i1 %sel_tmp68, %sel_tmp64

]]></Node>
<StgValue><ssdm name="or_cond22"/></StgValue>
</operation>

<operation id="6737" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:714  %newSel30 = select i1 %or_cond21, i27 %newSel28, i27 %newSel29

]]></Node>
<StgValue><ssdm name="newSel30"/></StgValue>
</operation>

<operation id="6738" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:715  %or_cond23 = or i1 %or_cond21, %or_cond22

]]></Node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="6739" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:716  %newSel31 = select i1 %or_cond23, i27 %newSel30, i27 0

]]></Node>
<StgValue><ssdm name="newSel31"/></StgValue>
</operation>

<operation id="6740" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:717  %tmp_60 = sext i27 %newSel31 to i41

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="6741" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:718  %tmp_61 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="6742" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:719  %tmp_61_0_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_61, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_0_8"/></StgValue>
</operation>

<operation id="6743" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:720  %tmp_6223_0_8_cast = mul i41 %tmp_60, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_6223_0_8_cast"/></StgValue>
</operation>

<operation id="6744" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:721  %p_Val2_30_0_8 = add i41 %tmp_61_0_8, %tmp_6223_0_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_0_8"/></StgValue>
</operation>

<operation id="6745" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:722  %tmp_64_0_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_0_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_0_8"/></StgValue>
</operation>

<operation id="6746" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:723  store i27 %tmp_64_0_8, i27* @p_ax_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6747" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:724  %tmp_62 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="6748" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:725  %tmp_66_0_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_62, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_0_8"/></StgValue>
</operation>

<operation id="6749" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:726  %tmp_6724_0_8_cast = mul i41 %tmp_60, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_6724_0_8_cast"/></StgValue>
</operation>

<operation id="6750" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:727  %p_Val2_33_0_8 = add i41 %tmp_66_0_8, %tmp_6724_0_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_0_8"/></StgValue>
</operation>

<operation id="6751" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:728  %tmp_69_0_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_0_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_0_8"/></StgValue>
</operation>

<operation id="6752" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:729  store i27 %tmp_69_0_8, i27* @p_ay_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6753" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:730  %tmp_63 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="6754" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:731  %tmp_71_0_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_63, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_0_8"/></StgValue>
</operation>

<operation id="6755" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:732  %tmp_7225_0_8_cast = mul i41 %tmp_60, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_7225_0_8_cast"/></StgValue>
</operation>

<operation id="6756" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:733  %p_Val2_36_0_8 = add i41 %tmp_71_0_8, %tmp_7225_0_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_0_8"/></StgValue>
</operation>

<operation id="6757" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:734  %tmp_74_0_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_0_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_0_8"/></StgValue>
</operation>

<operation id="6758" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:735  store i27 %tmp_74_0_8, i27* @p_az_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6759" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1247  %tmp_107 = sext i27 %newSel55 to i41

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="6760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1249  %tmp_61_1_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_108, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_6"/></StgValue>
</operation>

<operation id="6761" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1250  %tmp_6223_1_6_cast = mul i41 %tmp_107, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_6223_1_6_cast"/></StgValue>
</operation>

<operation id="6762" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1251  %p_Val2_30_1_6 = add i41 %tmp_61_1_6, %tmp_6223_1_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_6"/></StgValue>
</operation>

<operation id="6763" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1253  %tmp_66_1_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_109, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_6"/></StgValue>
</operation>

<operation id="6764" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1254  %tmp_6724_1_6_cast = mul i41 %tmp_107, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_6724_1_6_cast"/></StgValue>
</operation>

<operation id="6765" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1255  %p_Val2_33_1_6 = add i41 %tmp_66_1_6, %tmp_6724_1_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_6"/></StgValue>
</operation>

<operation id="6766" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1257  %tmp_71_1_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_110, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_6"/></StgValue>
</operation>

<operation id="6767" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1258  %tmp_7225_1_6_cast = mul i41 %tmp_107, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_7225_1_6_cast"/></StgValue>
</operation>

<operation id="6768" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1259  %p_Val2_36_1_6 = add i41 %tmp_71_1_6, %tmp_7225_1_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_6"/></StgValue>
</operation>

<operation id="6769" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1306  %sh_amt_1_7_cast = sext i12 %sh_amt_1_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_7_cast"/></StgValue>
</operation>

<operation id="6770" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1309  %tmp_51_1_7 = icmp ult i12 %sh_amt_1_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_7"/></StgValue>
</operation>

<operation id="6771" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1311  %tmp_54_1_7 = zext i32 %sh_amt_1_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_7"/></StgValue>
</operation>

<operation id="6772" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1312  %tmp_55_1_7 = ashr i54 %man_V_2_1_7, %tmp_54_1_7

]]></Node>
<StgValue><ssdm name="tmp_55_1_7"/></StgValue>
</operation>

<operation id="6773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1313  %tmp_702 = trunc i54 %tmp_55_1_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="6774" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1314  %storemerge_1_7 = select i1 %tmp_699, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_7"/></StgValue>
</operation>

<operation id="6775" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1315  %tmp_57_1_7 = sext i27 %tmp_701 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_7"/></StgValue>
</operation>

<operation id="6776" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1316  %tmp_58_1_7 = shl i32 %tmp_57_1_7, %sh_amt_1_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_7"/></StgValue>
</operation>

<operation id="6777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1317  %tmp_703 = trunc i32 %tmp_58_1_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="6778" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1318  %sel_tmp126 = xor i1 %tmp_44_1_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp126"/></StgValue>
</operation>

<operation id="6779" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1319  %sel_tmp127 = and i1 %tmp_49_1_7, %sel_tmp126

]]></Node>
<StgValue><ssdm name="sel_tmp127"/></StgValue>
</operation>

<operation id="6780" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1320  %sel_tmp356_demorgan = or i1 %tmp_44_1_7, %tmp_49_1_7

]]></Node>
<StgValue><ssdm name="sel_tmp356_demorgan"/></StgValue>
</operation>

<operation id="6781" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1321  %sel_tmp128 = xor i1 %sel_tmp356_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp128"/></StgValue>
</operation>

<operation id="6782" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1322  %sel_tmp129 = and i1 %tmp_46_1_7, %sel_tmp128

]]></Node>
<StgValue><ssdm name="sel_tmp129"/></StgValue>
</operation>

<operation id="6783" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1323  %sel_tmp130 = xor i1 %tmp_51_1_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp130"/></StgValue>
</operation>

<operation id="6784" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1324  %sel_tmp131 = and i1 %sel_tmp129, %sel_tmp130

]]></Node>
<StgValue><ssdm name="sel_tmp131"/></StgValue>
</operation>

<operation id="6785" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1325  %sel_tmp132 = and i1 %sel_tmp129, %tmp_51_1_7

]]></Node>
<StgValue><ssdm name="sel_tmp132"/></StgValue>
</operation>

<operation id="6786" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1326  %sel_tmp371_demorgan = or i1 %sel_tmp356_demorgan, %tmp_46_1_7

]]></Node>
<StgValue><ssdm name="sel_tmp371_demorgan"/></StgValue>
</operation>

<operation id="6787" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1327  %sel_tmp133 = xor i1 %sel_tmp371_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp133"/></StgValue>
</operation>

<operation id="6788" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1328  %sel_tmp134 = and i1 %tmp_53_1_7, %sel_tmp133

]]></Node>
<StgValue><ssdm name="sel_tmp134"/></StgValue>
</operation>

<operation id="6789" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1329  %newSel56 = select i1 %sel_tmp134, i27 %tmp_703, i27 %tmp_702

]]></Node>
<StgValue><ssdm name="newSel56"/></StgValue>
</operation>

<operation id="6790" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1330  %or_cond42 = or i1 %sel_tmp134, %sel_tmp132

]]></Node>
<StgValue><ssdm name="or_cond42"/></StgValue>
</operation>

<operation id="6791" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1331  %newSel57 = select i1 %sel_tmp131, i27 %storemerge_1_7, i27 %tmp_701

]]></Node>
<StgValue><ssdm name="newSel57"/></StgValue>
</operation>

<operation id="6792" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1332  %or_cond43 = or i1 %sel_tmp131, %sel_tmp127

]]></Node>
<StgValue><ssdm name="or_cond43"/></StgValue>
</operation>

<operation id="6793" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1333  %newSel58 = select i1 %or_cond42, i27 %newSel56, i27 %newSel57

]]></Node>
<StgValue><ssdm name="newSel58"/></StgValue>
</operation>

<operation id="6794" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1334  %or_cond44 = or i1 %or_cond42, %or_cond43

]]></Node>
<StgValue><ssdm name="or_cond44"/></StgValue>
</operation>

<operation id="6795" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1335  %newSel59 = select i1 %or_cond44, i27 %newSel58, i27 0

]]></Node>
<StgValue><ssdm name="newSel59"/></StgValue>
</operation>

<operation id="6796" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1336  %tmp_116 = sext i27 %newSel59 to i41

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="6797" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1337  %tmp_117 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="6798" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1338  %tmp_61_1_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_117, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_7"/></StgValue>
</operation>

<operation id="6799" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1339  %tmp_6223_1_7_cast = mul i41 %tmp_116, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_6223_1_7_cast"/></StgValue>
</operation>

<operation id="6800" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1340  %p_Val2_30_1_7 = add i41 %tmp_61_1_7, %tmp_6223_1_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_7"/></StgValue>
</operation>

<operation id="6801" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1341  %tmp_118 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="6802" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1342  %tmp_66_1_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_118, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_7"/></StgValue>
</operation>

<operation id="6803" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1343  %tmp_6724_1_7_cast = mul i41 %tmp_116, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_6724_1_7_cast"/></StgValue>
</operation>

<operation id="6804" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1344  %p_Val2_33_1_7 = add i41 %tmp_66_1_7, %tmp_6724_1_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_7"/></StgValue>
</operation>

<operation id="6805" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1345  %tmp_119 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="6806" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1346  %tmp_71_1_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_119, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_7"/></StgValue>
</operation>

<operation id="6807" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1347  %tmp_7225_1_7_cast = mul i41 %tmp_116, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_7225_1_7_cast"/></StgValue>
</operation>

<operation id="6808" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1348  %p_Val2_36_1_7 = add i41 %tmp_71_1_7, %tmp_7225_1_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_7"/></StgValue>
</operation>

<operation id="6809" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:1385  %tmp_124 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_708)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="6810" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:1386  %p_Result_45_1_8 = zext i53 %tmp_124 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_1_8"/></StgValue>
</operation>

<operation id="6811" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3401">
<or_exp><and_exp><literal name="tmp_707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1387  %man_V_1_1_8 = sub i54 0, %p_Result_45_1_8

]]></Node>
<StgValue><ssdm name="man_V_1_1_8"/></StgValue>
</operation>

<operation id="6812" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1388  %man_V_2_1_8 = select i1 %tmp_707, i54 %man_V_1_1_8, i54 %p_Result_45_1_8

]]></Node>
<StgValue><ssdm name="man_V_2_1_8"/></StgValue>
</operation>

<operation id="6813" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1395  %sh_amt_1_8_cast = sext i12 %sh_amt_1_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_8_cast"/></StgValue>
</operation>

<operation id="6814" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1397  %tmp_709 = trunc i54 %man_V_2_1_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="6815" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1398  %tmp_51_1_8 = icmp ult i12 %sh_amt_1_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_1_8"/></StgValue>
</operation>

<operation id="6816" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:1399  %tmp_53_1_8 = icmp ult i12 %sh_amt_1_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_1_8"/></StgValue>
</operation>

<operation id="6817" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1400  %tmp_54_1_8 = zext i32 %sh_amt_1_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_1_8"/></StgValue>
</operation>

<operation id="6818" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1401  %tmp_55_1_8 = ashr i54 %man_V_2_1_8, %tmp_54_1_8

]]></Node>
<StgValue><ssdm name="tmp_55_1_8"/></StgValue>
</operation>

<operation id="6819" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:1402  %tmp_710 = trunc i54 %tmp_55_1_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="6820" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1403  %storemerge_1_8 = select i1 %tmp_707, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_1_8"/></StgValue>
</operation>

<operation id="6821" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1404  %tmp_57_1_8 = sext i27 %tmp_709 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_1_8"/></StgValue>
</operation>

<operation id="6822" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1405  %tmp_58_1_8 = shl i32 %tmp_57_1_8, %sh_amt_1_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1_8"/></StgValue>
</operation>

<operation id="6823" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1406  %tmp_711 = trunc i32 %tmp_58_1_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="6824" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1407  %sel_tmp135 = xor i1 %tmp_44_1_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp135"/></StgValue>
</operation>

<operation id="6825" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1408  %sel_tmp136 = and i1 %tmp_49_1_8, %sel_tmp135

]]></Node>
<StgValue><ssdm name="sel_tmp136"/></StgValue>
</operation>

<operation id="6826" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1409  %sel_tmp381_demorgan = or i1 %tmp_44_1_8, %tmp_49_1_8

]]></Node>
<StgValue><ssdm name="sel_tmp381_demorgan"/></StgValue>
</operation>

<operation id="6827" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1410  %sel_tmp137 = xor i1 %sel_tmp381_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp137"/></StgValue>
</operation>

<operation id="6828" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1411  %sel_tmp138 = and i1 %tmp_46_1_8, %sel_tmp137

]]></Node>
<StgValue><ssdm name="sel_tmp138"/></StgValue>
</operation>

<operation id="6829" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1412  %sel_tmp139 = xor i1 %tmp_51_1_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp139"/></StgValue>
</operation>

<operation id="6830" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1413  %sel_tmp140 = and i1 %sel_tmp138, %sel_tmp139

]]></Node>
<StgValue><ssdm name="sel_tmp140"/></StgValue>
</operation>

<operation id="6831" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1414  %sel_tmp141 = and i1 %sel_tmp138, %tmp_51_1_8

]]></Node>
<StgValue><ssdm name="sel_tmp141"/></StgValue>
</operation>

<operation id="6832" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1415  %sel_tmp396_demorgan = or i1 %sel_tmp381_demorgan, %tmp_46_1_8

]]></Node>
<StgValue><ssdm name="sel_tmp396_demorgan"/></StgValue>
</operation>

<operation id="6833" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1416  %sel_tmp142 = xor i1 %sel_tmp396_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp142"/></StgValue>
</operation>

<operation id="6834" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1417  %sel_tmp143 = and i1 %tmp_53_1_8, %sel_tmp142

]]></Node>
<StgValue><ssdm name="sel_tmp143"/></StgValue>
</operation>

<operation id="6835" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1418  %newSel60 = select i1 %sel_tmp143, i27 %tmp_711, i27 %tmp_710

]]></Node>
<StgValue><ssdm name="newSel60"/></StgValue>
</operation>

<operation id="6836" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1419  %or_cond45 = or i1 %sel_tmp143, %sel_tmp141

]]></Node>
<StgValue><ssdm name="or_cond45"/></StgValue>
</operation>

<operation id="6837" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1420  %newSel61 = select i1 %sel_tmp140, i27 %storemerge_1_8, i27 %tmp_709

]]></Node>
<StgValue><ssdm name="newSel61"/></StgValue>
</operation>

<operation id="6838" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1421  %or_cond46 = or i1 %sel_tmp140, %sel_tmp136

]]></Node>
<StgValue><ssdm name="or_cond46"/></StgValue>
</operation>

<operation id="6839" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1422  %newSel62 = select i1 %or_cond45, i27 %newSel60, i27 %newSel61

]]></Node>
<StgValue><ssdm name="newSel62"/></StgValue>
</operation>

<operation id="6840" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:1423  %or_cond47 = or i1 %or_cond45, %or_cond46

]]></Node>
<StgValue><ssdm name="or_cond47"/></StgValue>
</operation>

<operation id="6841" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1424  %newSel63 = select i1 %or_cond47, i27 %newSel62, i27 0

]]></Node>
<StgValue><ssdm name="newSel63"/></StgValue>
</operation>

<operation id="6842" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1425  %tmp_125 = sext i27 %newSel63 to i41

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="6843" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1426  %tmp_126 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="6844" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1427  %tmp_61_1_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_126, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_1_8"/></StgValue>
</operation>

<operation id="6845" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1428  %tmp_6223_1_8_cast = mul i41 %tmp_125, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_6223_1_8_cast"/></StgValue>
</operation>

<operation id="6846" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1429  %p_Val2_30_1_8 = add i41 %tmp_61_1_8, %tmp_6223_1_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_1_8"/></StgValue>
</operation>

<operation id="6847" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1430  %tmp_64_1_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_1_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_1_8"/></StgValue>
</operation>

<operation id="6848" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1431  store i27 %tmp_64_1_8, i27* @p_ax_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6849" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1432  %tmp_127 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="6850" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1433  %tmp_66_1_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_127, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_1_8"/></StgValue>
</operation>

<operation id="6851" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1434  %tmp_6724_1_8_cast = mul i41 %tmp_125, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_6724_1_8_cast"/></StgValue>
</operation>

<operation id="6852" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1435  %p_Val2_33_1_8 = add i41 %tmp_66_1_8, %tmp_6724_1_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_1_8"/></StgValue>
</operation>

<operation id="6853" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1436  %tmp_69_1_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_1_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_1_8"/></StgValue>
</operation>

<operation id="6854" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1437  store i27 %tmp_69_1_8, i27* @p_ay_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6855" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1438  %tmp_128 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="6856" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1439  %tmp_71_1_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_128, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_1_8"/></StgValue>
</operation>

<operation id="6857" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1440  %tmp_7225_1_8_cast = mul i41 %tmp_125, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_7225_1_8_cast"/></StgValue>
</operation>

<operation id="6858" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1441  %p_Val2_36_1_8 = add i41 %tmp_71_1_8, %tmp_7225_1_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_1_8"/></StgValue>
</operation>

<operation id="6859" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:1442  %tmp_74_1_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_1_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_1_8"/></StgValue>
</operation>

<operation id="6860" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1443  store i27 %tmp_74_1_8, i27* @p_az_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6861" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:1955  %tmp_222 = sext i27 %newSel87 to i41

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="6862" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1957  %tmp_61_2_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_223, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_6"/></StgValue>
</operation>

<operation id="6863" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1958  %tmp_6223_2_6_cast = mul i41 %tmp_222, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_6223_2_6_cast"/></StgValue>
</operation>

<operation id="6864" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1959  %p_Val2_30_2_6 = add i41 %tmp_61_2_6, %tmp_6223_2_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_6"/></StgValue>
</operation>

<operation id="6865" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1961  %tmp_66_2_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_224, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_6"/></StgValue>
</operation>

<operation id="6866" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1962  %tmp_6724_2_6_cast = mul i41 %tmp_222, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_6724_2_6_cast"/></StgValue>
</operation>

<operation id="6867" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1963  %p_Val2_33_2_6 = add i41 %tmp_66_2_6, %tmp_6724_2_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_6"/></StgValue>
</operation>

<operation id="6868" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:1965  %tmp_71_2_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_225, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_6"/></StgValue>
</operation>

<operation id="6869" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1966  %tmp_7225_2_6_cast = mul i41 %tmp_222, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_7225_2_6_cast"/></StgValue>
</operation>

<operation id="6870" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:1967  %p_Val2_36_2_6 = add i41 %tmp_71_2_6, %tmp_7225_2_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_6"/></StgValue>
</operation>

<operation id="6871" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1998  %ireg_V_2_7 = bitcast double %prefact_2_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_7"/></StgValue>
</operation>

<operation id="6872" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:1999  %tmp_762 = trunc i64 %ireg_V_2_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="6873" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2000  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="6874" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2001  %p_Result_40_2_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_7"/></StgValue>
</operation>

<operation id="6875" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2002  %tmp_42_2_7 = zext i11 %p_Result_40_2_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_7"/></StgValue>
</operation>

<operation id="6876" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2003  %tmp_764 = trunc i64 %ireg_V_2_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="6877" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2004  %tmp_138 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_764)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="6878" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2005  %p_Result_45_2_7 = zext i53 %tmp_138 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_7"/></StgValue>
</operation>

<operation id="6879" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2006  %man_V_1_2_7 = sub i54 0, %p_Result_45_2_7

]]></Node>
<StgValue><ssdm name="man_V_1_2_7"/></StgValue>
</operation>

<operation id="6880" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2007  %man_V_2_2_7 = select i1 %tmp_763, i54 %man_V_1_2_7, i54 %p_Result_45_2_7

]]></Node>
<StgValue><ssdm name="man_V_2_2_7"/></StgValue>
</operation>

<operation id="6881" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2008  %tmp_44_2_7 = icmp eq i63 %tmp_762, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="6882" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2009  %F2_2_7 = sub i12 1075, %tmp_42_2_7

]]></Node>
<StgValue><ssdm name="F2_2_7"/></StgValue>
</operation>

<operation id="6883" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2010  %tmp_46_2_7 = icmp sgt i12 %F2_2_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_7"/></StgValue>
</operation>

<operation id="6884" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2011  %tmp_47_2_7 = add i12 -14, %F2_2_7

]]></Node>
<StgValue><ssdm name="tmp_47_2_7"/></StgValue>
</operation>

<operation id="6885" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2012  %tmp_48_2_7 = sub i12 14, %F2_2_7

]]></Node>
<StgValue><ssdm name="tmp_48_2_7"/></StgValue>
</operation>

<operation id="6886" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2013  %sh_amt_2_7 = select i1 %tmp_46_2_7, i12 %tmp_47_2_7, i12 %tmp_48_2_7

]]></Node>
<StgValue><ssdm name="sh_amt_2_7"/></StgValue>
</operation>

<operation id="6887" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2014  %sh_amt_2_7_cast = sext i12 %sh_amt_2_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_7_cast"/></StgValue>
</operation>

<operation id="6888" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2015  %tmp_49_2_7 = icmp eq i12 %F2_2_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_7"/></StgValue>
</operation>

<operation id="6889" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2016  %tmp_765 = trunc i54 %man_V_2_2_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="6890" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2017  %tmp_51_2_7 = icmp ult i12 %sh_amt_2_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_7"/></StgValue>
</operation>

<operation id="6891" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2018  %tmp_53_2_7 = icmp ult i12 %sh_amt_2_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_7"/></StgValue>
</operation>

<operation id="6892" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2019  %tmp_54_2_7 = zext i32 %sh_amt_2_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_7"/></StgValue>
</operation>

<operation id="6893" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2020  %tmp_55_2_7 = ashr i54 %man_V_2_2_7, %tmp_54_2_7

]]></Node>
<StgValue><ssdm name="tmp_55_2_7"/></StgValue>
</operation>

<operation id="6894" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2021  %tmp_766 = trunc i54 %tmp_55_2_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="6895" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2022  %storemerge_2_7 = select i1 %tmp_763, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_7"/></StgValue>
</operation>

<operation id="6896" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2023  %tmp_57_2_7 = sext i27 %tmp_765 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_7"/></StgValue>
</operation>

<operation id="6897" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2024  %tmp_58_2_7 = shl i32 %tmp_57_2_7, %sh_amt_2_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_7"/></StgValue>
</operation>

<operation id="6898" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2025  %tmp_767 = trunc i32 %tmp_58_2_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="6899" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2026  %sel_tmp198 = xor i1 %tmp_44_2_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp198"/></StgValue>
</operation>

<operation id="6900" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2027  %sel_tmp199 = and i1 %tmp_49_2_7, %sel_tmp198

]]></Node>
<StgValue><ssdm name="sel_tmp199"/></StgValue>
</operation>

<operation id="6901" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2028  %sel_tmp556_demorgan = or i1 %tmp_44_2_7, %tmp_49_2_7

]]></Node>
<StgValue><ssdm name="sel_tmp556_demorgan"/></StgValue>
</operation>

<operation id="6902" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2029  %sel_tmp200 = xor i1 %sel_tmp556_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp200"/></StgValue>
</operation>

<operation id="6903" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2030  %sel_tmp201 = and i1 %tmp_46_2_7, %sel_tmp200

]]></Node>
<StgValue><ssdm name="sel_tmp201"/></StgValue>
</operation>

<operation id="6904" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2031  %sel_tmp202 = xor i1 %tmp_51_2_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp202"/></StgValue>
</operation>

<operation id="6905" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2032  %sel_tmp203 = and i1 %sel_tmp201, %sel_tmp202

]]></Node>
<StgValue><ssdm name="sel_tmp203"/></StgValue>
</operation>

<operation id="6906" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2033  %sel_tmp204 = and i1 %sel_tmp201, %tmp_51_2_7

]]></Node>
<StgValue><ssdm name="sel_tmp204"/></StgValue>
</operation>

<operation id="6907" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2034  %sel_tmp571_demorgan = or i1 %sel_tmp556_demorgan, %tmp_46_2_7

]]></Node>
<StgValue><ssdm name="sel_tmp571_demorgan"/></StgValue>
</operation>

<operation id="6908" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2035  %sel_tmp205 = xor i1 %sel_tmp571_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp205"/></StgValue>
</operation>

<operation id="6909" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2036  %sel_tmp206 = and i1 %tmp_53_2_7, %sel_tmp205

]]></Node>
<StgValue><ssdm name="sel_tmp206"/></StgValue>
</operation>

<operation id="6910" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2037  %newSel88 = select i1 %sel_tmp206, i27 %tmp_767, i27 %tmp_766

]]></Node>
<StgValue><ssdm name="newSel88"/></StgValue>
</operation>

<operation id="6911" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2038  %or_cond66 = or i1 %sel_tmp206, %sel_tmp204

]]></Node>
<StgValue><ssdm name="or_cond66"/></StgValue>
</operation>

<operation id="6912" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2039  %newSel89 = select i1 %sel_tmp203, i27 %storemerge_2_7, i27 %tmp_765

]]></Node>
<StgValue><ssdm name="newSel89"/></StgValue>
</operation>

<operation id="6913" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2040  %or_cond67 = or i1 %sel_tmp203, %sel_tmp199

]]></Node>
<StgValue><ssdm name="or_cond67"/></StgValue>
</operation>

<operation id="6914" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2041  %newSel90 = select i1 %or_cond66, i27 %newSel88, i27 %newSel89

]]></Node>
<StgValue><ssdm name="newSel90"/></StgValue>
</operation>

<operation id="6915" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2042  %or_cond68 = or i1 %or_cond66, %or_cond67

]]></Node>
<StgValue><ssdm name="or_cond68"/></StgValue>
</operation>

<operation id="6916" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2043  %newSel91 = select i1 %or_cond68, i27 %newSel90, i27 0

]]></Node>
<StgValue><ssdm name="newSel91"/></StgValue>
</operation>

<operation id="6917" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2045  %tmp_231 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="6918" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2049  %tmp_232 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="6919" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2053  %tmp_233 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="6920" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2087  %ireg_V_2_8 = bitcast double %prefact_2_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2_8"/></StgValue>
</operation>

<operation id="6921" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2088  %tmp_770 = trunc i64 %ireg_V_2_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="6922" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2089  %tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="6923" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2090  %p_Result_40_2_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_2_8"/></StgValue>
</operation>

<operation id="6924" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2091  %tmp_42_2_8 = zext i11 %p_Result_40_2_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_2_8"/></StgValue>
</operation>

<operation id="6925" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2092  %tmp_772 = trunc i64 %ireg_V_2_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="6926" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2093  %tmp_139 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_772)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="6927" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2094  %p_Result_45_2_8 = zext i53 %tmp_139 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_2_8"/></StgValue>
</operation>

<operation id="6928" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2095  %man_V_1_2_8 = sub i54 0, %p_Result_45_2_8

]]></Node>
<StgValue><ssdm name="man_V_1_2_8"/></StgValue>
</operation>

<operation id="6929" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2096  %man_V_2_2_8 = select i1 %tmp_771, i54 %man_V_1_2_8, i54 %p_Result_45_2_8

]]></Node>
<StgValue><ssdm name="man_V_2_2_8"/></StgValue>
</operation>

<operation id="6930" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2097  %tmp_44_2_8 = icmp eq i63 %tmp_770, 0

]]></Node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="6931" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2098  %F2_2_8 = sub i12 1075, %tmp_42_2_8

]]></Node>
<StgValue><ssdm name="F2_2_8"/></StgValue>
</operation>

<operation id="6932" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2099  %tmp_46_2_8 = icmp sgt i12 %F2_2_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_2_8"/></StgValue>
</operation>

<operation id="6933" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2100  %tmp_47_2_8 = add i12 -14, %F2_2_8

]]></Node>
<StgValue><ssdm name="tmp_47_2_8"/></StgValue>
</operation>

<operation id="6934" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2101  %tmp_48_2_8 = sub i12 14, %F2_2_8

]]></Node>
<StgValue><ssdm name="tmp_48_2_8"/></StgValue>
</operation>

<operation id="6935" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2102  %sh_amt_2_8 = select i1 %tmp_46_2_8, i12 %tmp_47_2_8, i12 %tmp_48_2_8

]]></Node>
<StgValue><ssdm name="sh_amt_2_8"/></StgValue>
</operation>

<operation id="6936" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2103  %sh_amt_2_8_cast = sext i12 %sh_amt_2_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_8_cast"/></StgValue>
</operation>

<operation id="6937" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2104  %tmp_49_2_8 = icmp eq i12 %F2_2_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_2_8"/></StgValue>
</operation>

<operation id="6938" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2105  %tmp_773 = trunc i54 %man_V_2_2_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="6939" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2106  %tmp_51_2_8 = icmp ult i12 %sh_amt_2_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_2_8"/></StgValue>
</operation>

<operation id="6940" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2107  %tmp_53_2_8 = icmp ult i12 %sh_amt_2_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_2_8"/></StgValue>
</operation>

<operation id="6941" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2108  %tmp_54_2_8 = zext i32 %sh_amt_2_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_2_8"/></StgValue>
</operation>

<operation id="6942" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2109  %tmp_55_2_8 = ashr i54 %man_V_2_2_8, %tmp_54_2_8

]]></Node>
<StgValue><ssdm name="tmp_55_2_8"/></StgValue>
</operation>

<operation id="6943" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2110  %tmp_774 = trunc i54 %tmp_55_2_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="6944" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2111  %storemerge_2_8 = select i1 %tmp_771, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_2_8"/></StgValue>
</operation>

<operation id="6945" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2112  %tmp_57_2_8 = sext i27 %tmp_773 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_2_8"/></StgValue>
</operation>

<operation id="6946" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2113  %tmp_58_2_8 = shl i32 %tmp_57_2_8, %sh_amt_2_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_2_8"/></StgValue>
</operation>

<operation id="6947" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2114  %tmp_775 = trunc i32 %tmp_58_2_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="6948" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2115  %sel_tmp207 = xor i1 %tmp_44_2_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp207"/></StgValue>
</operation>

<operation id="6949" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2116  %sel_tmp208 = and i1 %tmp_49_2_8, %sel_tmp207

]]></Node>
<StgValue><ssdm name="sel_tmp208"/></StgValue>
</operation>

<operation id="6950" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2117  %sel_tmp581_demorgan = or i1 %tmp_44_2_8, %tmp_49_2_8

]]></Node>
<StgValue><ssdm name="sel_tmp581_demorgan"/></StgValue>
</operation>

<operation id="6951" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2118  %sel_tmp209 = xor i1 %sel_tmp581_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp209"/></StgValue>
</operation>

<operation id="6952" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2119  %sel_tmp210 = and i1 %tmp_46_2_8, %sel_tmp209

]]></Node>
<StgValue><ssdm name="sel_tmp210"/></StgValue>
</operation>

<operation id="6953" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2120  %sel_tmp211 = xor i1 %tmp_51_2_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp211"/></StgValue>
</operation>

<operation id="6954" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2121  %sel_tmp212 = and i1 %sel_tmp210, %sel_tmp211

]]></Node>
<StgValue><ssdm name="sel_tmp212"/></StgValue>
</operation>

<operation id="6955" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2122  %sel_tmp213 = and i1 %sel_tmp210, %tmp_51_2_8

]]></Node>
<StgValue><ssdm name="sel_tmp213"/></StgValue>
</operation>

<operation id="6956" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2123  %sel_tmp596_demorgan = or i1 %sel_tmp581_demorgan, %tmp_46_2_8

]]></Node>
<StgValue><ssdm name="sel_tmp596_demorgan"/></StgValue>
</operation>

<operation id="6957" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2124  %sel_tmp214 = xor i1 %sel_tmp596_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp214"/></StgValue>
</operation>

<operation id="6958" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2125  %sel_tmp215 = and i1 %tmp_53_2_8, %sel_tmp214

]]></Node>
<StgValue><ssdm name="sel_tmp215"/></StgValue>
</operation>

<operation id="6959" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2126  %newSel92 = select i1 %sel_tmp215, i27 %tmp_775, i27 %tmp_774

]]></Node>
<StgValue><ssdm name="newSel92"/></StgValue>
</operation>

<operation id="6960" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2127  %or_cond69 = or i1 %sel_tmp215, %sel_tmp213

]]></Node>
<StgValue><ssdm name="or_cond69"/></StgValue>
</operation>

<operation id="6961" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2128  %newSel93 = select i1 %sel_tmp212, i27 %storemerge_2_8, i27 %tmp_773

]]></Node>
<StgValue><ssdm name="newSel93"/></StgValue>
</operation>

<operation id="6962" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2129  %or_cond70 = or i1 %sel_tmp212, %sel_tmp208

]]></Node>
<StgValue><ssdm name="or_cond70"/></StgValue>
</operation>

<operation id="6963" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2130  %newSel94 = select i1 %or_cond69, i27 %newSel92, i27 %newSel93

]]></Node>
<StgValue><ssdm name="newSel94"/></StgValue>
</operation>

<operation id="6964" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2131  %or_cond71 = or i1 %or_cond69, %or_cond70

]]></Node>
<StgValue><ssdm name="or_cond71"/></StgValue>
</operation>

<operation id="6965" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2132  %newSel95 = select i1 %or_cond71, i27 %newSel94, i27 0

]]></Node>
<StgValue><ssdm name="newSel95"/></StgValue>
</operation>

<operation id="6966" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2617  %ireg_V_3_6 = bitcast double %prefact_3_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_6"/></StgValue>
</operation>

<operation id="6967" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2618  %tmp_818 = trunc i64 %ireg_V_3_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="6968" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2619  %tmp_819 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="6969" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2620  %p_Result_40_3_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_6"/></StgValue>
</operation>

<operation id="6970" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2621  %tmp_42_3_6 = zext i11 %p_Result_40_3_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_6"/></StgValue>
</operation>

<operation id="6971" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2622  %tmp_820 = trunc i64 %ireg_V_3_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="6972" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2623  %tmp_145 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_820)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="6973" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2624  %p_Result_45_3_6 = zext i53 %tmp_145 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_6"/></StgValue>
</operation>

<operation id="6974" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2625  %man_V_1_3_6 = sub i54 0, %p_Result_45_3_6

]]></Node>
<StgValue><ssdm name="man_V_1_3_6"/></StgValue>
</operation>

<operation id="6975" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2626  %man_V_2_3_6 = select i1 %tmp_819, i54 %man_V_1_3_6, i54 %p_Result_45_3_6

]]></Node>
<StgValue><ssdm name="man_V_2_3_6"/></StgValue>
</operation>

<operation id="6976" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2627  %tmp_44_3_6 = icmp eq i63 %tmp_818, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="6977" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2628  %F2_3_6 = sub i12 1075, %tmp_42_3_6

]]></Node>
<StgValue><ssdm name="F2_3_6"/></StgValue>
</operation>

<operation id="6978" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2629  %tmp_46_3_6 = icmp sgt i12 %F2_3_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_6"/></StgValue>
</operation>

<operation id="6979" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2630  %tmp_47_3_6 = add i12 -14, %F2_3_6

]]></Node>
<StgValue><ssdm name="tmp_47_3_6"/></StgValue>
</operation>

<operation id="6980" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2631  %tmp_48_3_6 = sub i12 14, %F2_3_6

]]></Node>
<StgValue><ssdm name="tmp_48_3_6"/></StgValue>
</operation>

<operation id="6981" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2632  %sh_amt_3_6 = select i1 %tmp_46_3_6, i12 %tmp_47_3_6, i12 %tmp_48_3_6

]]></Node>
<StgValue><ssdm name="sh_amt_3_6"/></StgValue>
</operation>

<operation id="6982" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2633  %sh_amt_3_6_cast = sext i12 %sh_amt_3_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_6_cast"/></StgValue>
</operation>

<operation id="6983" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2634  %tmp_49_3_6 = icmp eq i12 %F2_3_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_6"/></StgValue>
</operation>

<operation id="6984" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2635  %tmp_821 = trunc i54 %man_V_2_3_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="6985" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2636  %tmp_51_3_6 = icmp ult i12 %sh_amt_3_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_6"/></StgValue>
</operation>

<operation id="6986" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2637  %tmp_53_3_6 = icmp ult i12 %sh_amt_3_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_6"/></StgValue>
</operation>

<operation id="6987" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2638  %tmp_54_3_6 = zext i32 %sh_amt_3_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_6"/></StgValue>
</operation>

<operation id="6988" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2639  %tmp_55_3_6 = ashr i54 %man_V_2_3_6, %tmp_54_3_6

]]></Node>
<StgValue><ssdm name="tmp_55_3_6"/></StgValue>
</operation>

<operation id="6989" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2640  %tmp_822 = trunc i54 %tmp_55_3_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="6990" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2641  %storemerge_3_6 = select i1 %tmp_819, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_6"/></StgValue>
</operation>

<operation id="6991" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2642  %tmp_57_3_6 = sext i27 %tmp_821 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_6"/></StgValue>
</operation>

<operation id="6992" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2643  %tmp_58_3_6 = shl i32 %tmp_57_3_6, %sh_amt_3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_6"/></StgValue>
</operation>

<operation id="6993" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2644  %tmp_823 = trunc i32 %tmp_58_3_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="6994" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2645  %sel_tmp261 = xor i1 %tmp_44_3_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp261"/></StgValue>
</operation>

<operation id="6995" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2646  %sel_tmp262 = and i1 %tmp_49_3_6, %sel_tmp261

]]></Node>
<StgValue><ssdm name="sel_tmp262"/></StgValue>
</operation>

<operation id="6996" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2647  %sel_tmp731_demorgan = or i1 %tmp_44_3_6, %tmp_49_3_6

]]></Node>
<StgValue><ssdm name="sel_tmp731_demorgan"/></StgValue>
</operation>

<operation id="6997" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2648  %sel_tmp263 = xor i1 %sel_tmp731_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp263"/></StgValue>
</operation>

<operation id="6998" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2649  %sel_tmp264 = and i1 %tmp_46_3_6, %sel_tmp263

]]></Node>
<StgValue><ssdm name="sel_tmp264"/></StgValue>
</operation>

<operation id="6999" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2650  %sel_tmp265 = xor i1 %tmp_51_3_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp265"/></StgValue>
</operation>

<operation id="7000" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2651  %sel_tmp266 = and i1 %sel_tmp264, %sel_tmp265

]]></Node>
<StgValue><ssdm name="sel_tmp266"/></StgValue>
</operation>

<operation id="7001" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2652  %sel_tmp267 = and i1 %sel_tmp264, %tmp_51_3_6

]]></Node>
<StgValue><ssdm name="sel_tmp267"/></StgValue>
</operation>

<operation id="7002" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2653  %sel_tmp746_demorgan = or i1 %sel_tmp731_demorgan, %tmp_46_3_6

]]></Node>
<StgValue><ssdm name="sel_tmp746_demorgan"/></StgValue>
</operation>

<operation id="7003" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2654  %sel_tmp268 = xor i1 %sel_tmp746_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp268"/></StgValue>
</operation>

<operation id="7004" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2655  %sel_tmp269 = and i1 %tmp_53_3_6, %sel_tmp268

]]></Node>
<StgValue><ssdm name="sel_tmp269"/></StgValue>
</operation>

<operation id="7005" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2656  %newSel116 = select i1 %sel_tmp269, i27 %tmp_823, i27 %tmp_822

]]></Node>
<StgValue><ssdm name="newSel116"/></StgValue>
</operation>

<operation id="7006" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2657  %or_cond87 = or i1 %sel_tmp269, %sel_tmp267

]]></Node>
<StgValue><ssdm name="or_cond87"/></StgValue>
</operation>

<operation id="7007" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2658  %newSel117 = select i1 %sel_tmp266, i27 %storemerge_3_6, i27 %tmp_821

]]></Node>
<StgValue><ssdm name="newSel117"/></StgValue>
</operation>

<operation id="7008" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2659  %or_cond88 = or i1 %sel_tmp266, %sel_tmp262

]]></Node>
<StgValue><ssdm name="or_cond88"/></StgValue>
</operation>

<operation id="7009" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2660  %newSel118 = select i1 %or_cond87, i27 %newSel116, i27 %newSel117

]]></Node>
<StgValue><ssdm name="newSel118"/></StgValue>
</operation>

<operation id="7010" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2661  %or_cond89 = or i1 %or_cond87, %or_cond88

]]></Node>
<StgValue><ssdm name="or_cond89"/></StgValue>
</operation>

<operation id="7011" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2662  %newSel119 = select i1 %or_cond89, i27 %newSel118, i27 0

]]></Node>
<StgValue><ssdm name="newSel119"/></StgValue>
</operation>

<operation id="7012" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2706  %ireg_V_3_7 = bitcast double %prefact_3_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_7"/></StgValue>
</operation>

<operation id="7013" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2707  %tmp_826 = trunc i64 %ireg_V_3_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="7014" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2708  %tmp_827 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="7015" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2709  %p_Result_40_3_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_7"/></StgValue>
</operation>

<operation id="7016" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2710  %tmp_42_3_7 = zext i11 %p_Result_40_3_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_7"/></StgValue>
</operation>

<operation id="7017" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2711  %tmp_828 = trunc i64 %ireg_V_3_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="7018" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2712  %tmp_146 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_828)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="7019" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2713  %p_Result_45_3_7 = zext i53 %tmp_146 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_7"/></StgValue>
</operation>

<operation id="7020" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2714  %man_V_1_3_7 = sub i54 0, %p_Result_45_3_7

]]></Node>
<StgValue><ssdm name="man_V_1_3_7"/></StgValue>
</operation>

<operation id="7021" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2715  %man_V_2_3_7 = select i1 %tmp_827, i54 %man_V_1_3_7, i54 %p_Result_45_3_7

]]></Node>
<StgValue><ssdm name="man_V_2_3_7"/></StgValue>
</operation>

<operation id="7022" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2716  %tmp_44_3_7 = icmp eq i63 %tmp_826, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="7023" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2717  %F2_3_7 = sub i12 1075, %tmp_42_3_7

]]></Node>
<StgValue><ssdm name="F2_3_7"/></StgValue>
</operation>

<operation id="7024" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2718  %tmp_46_3_7 = icmp sgt i12 %F2_3_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_7"/></StgValue>
</operation>

<operation id="7025" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2719  %tmp_47_3_7 = add i12 -14, %F2_3_7

]]></Node>
<StgValue><ssdm name="tmp_47_3_7"/></StgValue>
</operation>

<operation id="7026" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2720  %tmp_48_3_7 = sub i12 14, %F2_3_7

]]></Node>
<StgValue><ssdm name="tmp_48_3_7"/></StgValue>
</operation>

<operation id="7027" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2721  %sh_amt_3_7 = select i1 %tmp_46_3_7, i12 %tmp_47_3_7, i12 %tmp_48_3_7

]]></Node>
<StgValue><ssdm name="sh_amt_3_7"/></StgValue>
</operation>

<operation id="7028" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2722  %sh_amt_3_7_cast = sext i12 %sh_amt_3_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_7_cast"/></StgValue>
</operation>

<operation id="7029" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2723  %tmp_49_3_7 = icmp eq i12 %F2_3_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_7"/></StgValue>
</operation>

<operation id="7030" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2724  %tmp_829 = trunc i54 %man_V_2_3_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="7031" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2725  %tmp_51_3_7 = icmp ult i12 %sh_amt_3_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_7"/></StgValue>
</operation>

<operation id="7032" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2726  %tmp_53_3_7 = icmp ult i12 %sh_amt_3_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_7"/></StgValue>
</operation>

<operation id="7033" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2727  %tmp_54_3_7 = zext i32 %sh_amt_3_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_7"/></StgValue>
</operation>

<operation id="7034" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2728  %tmp_55_3_7 = ashr i54 %man_V_2_3_7, %tmp_54_3_7

]]></Node>
<StgValue><ssdm name="tmp_55_3_7"/></StgValue>
</operation>

<operation id="7035" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2729  %tmp_830 = trunc i54 %tmp_55_3_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="7036" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2730  %storemerge_3_7 = select i1 %tmp_827, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_7"/></StgValue>
</operation>

<operation id="7037" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2731  %tmp_57_3_7 = sext i27 %tmp_829 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_7"/></StgValue>
</operation>

<operation id="7038" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2732  %tmp_58_3_7 = shl i32 %tmp_57_3_7, %sh_amt_3_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_7"/></StgValue>
</operation>

<operation id="7039" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2733  %tmp_831 = trunc i32 %tmp_58_3_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="7040" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2734  %sel_tmp270 = xor i1 %tmp_44_3_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp270"/></StgValue>
</operation>

<operation id="7041" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2735  %sel_tmp271 = and i1 %tmp_49_3_7, %sel_tmp270

]]></Node>
<StgValue><ssdm name="sel_tmp271"/></StgValue>
</operation>

<operation id="7042" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2736  %sel_tmp756_demorgan = or i1 %tmp_44_3_7, %tmp_49_3_7

]]></Node>
<StgValue><ssdm name="sel_tmp756_demorgan"/></StgValue>
</operation>

<operation id="7043" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2737  %sel_tmp272 = xor i1 %sel_tmp756_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp272"/></StgValue>
</operation>

<operation id="7044" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2738  %sel_tmp273 = and i1 %tmp_46_3_7, %sel_tmp272

]]></Node>
<StgValue><ssdm name="sel_tmp273"/></StgValue>
</operation>

<operation id="7045" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2739  %sel_tmp274 = xor i1 %tmp_51_3_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp274"/></StgValue>
</operation>

<operation id="7046" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2740  %sel_tmp275 = and i1 %sel_tmp273, %sel_tmp274

]]></Node>
<StgValue><ssdm name="sel_tmp275"/></StgValue>
</operation>

<operation id="7047" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2741  %sel_tmp276 = and i1 %sel_tmp273, %tmp_51_3_7

]]></Node>
<StgValue><ssdm name="sel_tmp276"/></StgValue>
</operation>

<operation id="7048" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2742  %sel_tmp771_demorgan = or i1 %sel_tmp756_demorgan, %tmp_46_3_7

]]></Node>
<StgValue><ssdm name="sel_tmp771_demorgan"/></StgValue>
</operation>

<operation id="7049" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2743  %sel_tmp277 = xor i1 %sel_tmp771_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp277"/></StgValue>
</operation>

<operation id="7050" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2744  %sel_tmp278 = and i1 %tmp_53_3_7, %sel_tmp277

]]></Node>
<StgValue><ssdm name="sel_tmp278"/></StgValue>
</operation>

<operation id="7051" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2745  %newSel120 = select i1 %sel_tmp278, i27 %tmp_831, i27 %tmp_830

]]></Node>
<StgValue><ssdm name="newSel120"/></StgValue>
</operation>

<operation id="7052" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2746  %or_cond90 = or i1 %sel_tmp278, %sel_tmp276

]]></Node>
<StgValue><ssdm name="or_cond90"/></StgValue>
</operation>

<operation id="7053" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2747  %newSel121 = select i1 %sel_tmp275, i27 %storemerge_3_7, i27 %tmp_829

]]></Node>
<StgValue><ssdm name="newSel121"/></StgValue>
</operation>

<operation id="7054" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2748  %or_cond91 = or i1 %sel_tmp275, %sel_tmp271

]]></Node>
<StgValue><ssdm name="or_cond91"/></StgValue>
</operation>

<operation id="7055" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2749  %newSel122 = select i1 %or_cond90, i27 %newSel120, i27 %newSel121

]]></Node>
<StgValue><ssdm name="newSel122"/></StgValue>
</operation>

<operation id="7056" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2750  %or_cond92 = or i1 %or_cond90, %or_cond91

]]></Node>
<StgValue><ssdm name="or_cond92"/></StgValue>
</operation>

<operation id="7057" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2751  %newSel123 = select i1 %or_cond92, i27 %newSel122, i27 0

]]></Node>
<StgValue><ssdm name="newSel123"/></StgValue>
</operation>

<operation id="7058" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2795  %ireg_V_3_8 = bitcast double %prefact_3_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3_8"/></StgValue>
</operation>

<operation id="7059" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2796  %tmp_834 = trunc i64 %ireg_V_3_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="7060" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2797  %tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="7061" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2798  %p_Result_40_3_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_3_8"/></StgValue>
</operation>

<operation id="7062" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:2799  %tmp_42_3_8 = zext i11 %p_Result_40_3_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_3_8"/></StgValue>
</operation>

<operation id="7063" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:2800  %tmp_836 = trunc i64 %ireg_V_3_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="7064" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:2801  %tmp_147 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_836)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="7065" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:2802  %p_Result_45_3_8 = zext i53 %tmp_147 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_3_8"/></StgValue>
</operation>

<operation id="7066" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2803  %man_V_1_3_8 = sub i54 0, %p_Result_45_3_8

]]></Node>
<StgValue><ssdm name="man_V_1_3_8"/></StgValue>
</operation>

<operation id="7067" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2804  %man_V_2_3_8 = select i1 %tmp_835, i54 %man_V_1_3_8, i54 %p_Result_45_3_8

]]></Node>
<StgValue><ssdm name="man_V_2_3_8"/></StgValue>
</operation>

<operation id="7068" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:2805  %tmp_44_3_8 = icmp eq i63 %tmp_834, 0

]]></Node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="7069" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2806  %F2_3_8 = sub i12 1075, %tmp_42_3_8

]]></Node>
<StgValue><ssdm name="F2_3_8"/></StgValue>
</operation>

<operation id="7070" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2807  %tmp_46_3_8 = icmp sgt i12 %F2_3_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_3_8"/></StgValue>
</operation>

<operation id="7071" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2808  %tmp_47_3_8 = add i12 -14, %F2_3_8

]]></Node>
<StgValue><ssdm name="tmp_47_3_8"/></StgValue>
</operation>

<operation id="7072" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2809  %tmp_48_3_8 = sub i12 14, %F2_3_8

]]></Node>
<StgValue><ssdm name="tmp_48_3_8"/></StgValue>
</operation>

<operation id="7073" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2810  %sh_amt_3_8 = select i1 %tmp_46_3_8, i12 %tmp_47_3_8, i12 %tmp_48_3_8

]]></Node>
<StgValue><ssdm name="sh_amt_3_8"/></StgValue>
</operation>

<operation id="7074" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2811  %sh_amt_3_8_cast = sext i12 %sh_amt_3_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_8_cast"/></StgValue>
</operation>

<operation id="7075" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2812  %tmp_49_3_8 = icmp eq i12 %F2_3_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_3_8"/></StgValue>
</operation>

<operation id="7076" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2813  %tmp_837 = trunc i54 %man_V_2_3_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="7077" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2814  %tmp_51_3_8 = icmp ult i12 %sh_amt_3_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_3_8"/></StgValue>
</operation>

<operation id="7078" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:2815  %tmp_53_3_8 = icmp ult i12 %sh_amt_3_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_3_8"/></StgValue>
</operation>

<operation id="7079" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2816  %tmp_54_3_8 = zext i32 %sh_amt_3_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_3_8"/></StgValue>
</operation>

<operation id="7080" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2817  %tmp_55_3_8 = ashr i54 %man_V_2_3_8, %tmp_54_3_8

]]></Node>
<StgValue><ssdm name="tmp_55_3_8"/></StgValue>
</operation>

<operation id="7081" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:2818  %tmp_838 = trunc i54 %tmp_55_3_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="7082" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2819  %storemerge_3_8 = select i1 %tmp_835, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_3_8"/></StgValue>
</operation>

<operation id="7083" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2820  %tmp_57_3_8 = sext i27 %tmp_837 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_3_8"/></StgValue>
</operation>

<operation id="7084" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2821  %tmp_58_3_8 = shl i32 %tmp_57_3_8, %sh_amt_3_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_3_8"/></StgValue>
</operation>

<operation id="7085" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2822  %tmp_839 = trunc i32 %tmp_58_3_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="7086" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2823  %sel_tmp279 = xor i1 %tmp_44_3_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp279"/></StgValue>
</operation>

<operation id="7087" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2824  %sel_tmp280 = and i1 %tmp_49_3_8, %sel_tmp279

]]></Node>
<StgValue><ssdm name="sel_tmp280"/></StgValue>
</operation>

<operation id="7088" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2825  %sel_tmp781_demorgan = or i1 %tmp_44_3_8, %tmp_49_3_8

]]></Node>
<StgValue><ssdm name="sel_tmp781_demorgan"/></StgValue>
</operation>

<operation id="7089" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2826  %sel_tmp281 = xor i1 %sel_tmp781_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp281"/></StgValue>
</operation>

<operation id="7090" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2827  %sel_tmp282 = and i1 %tmp_46_3_8, %sel_tmp281

]]></Node>
<StgValue><ssdm name="sel_tmp282"/></StgValue>
</operation>

<operation id="7091" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2828  %sel_tmp283 = xor i1 %tmp_51_3_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp283"/></StgValue>
</operation>

<operation id="7092" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2829  %sel_tmp284 = and i1 %sel_tmp282, %sel_tmp283

]]></Node>
<StgValue><ssdm name="sel_tmp284"/></StgValue>
</operation>

<operation id="7093" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2830  %sel_tmp285 = and i1 %sel_tmp282, %tmp_51_3_8

]]></Node>
<StgValue><ssdm name="sel_tmp285"/></StgValue>
</operation>

<operation id="7094" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2831  %sel_tmp796_demorgan = or i1 %sel_tmp781_demorgan, %tmp_46_3_8

]]></Node>
<StgValue><ssdm name="sel_tmp796_demorgan"/></StgValue>
</operation>

<operation id="7095" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2832  %sel_tmp286 = xor i1 %sel_tmp796_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp286"/></StgValue>
</operation>

<operation id="7096" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2833  %sel_tmp287 = and i1 %tmp_53_3_8, %sel_tmp286

]]></Node>
<StgValue><ssdm name="sel_tmp287"/></StgValue>
</operation>

<operation id="7097" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2834  %newSel124 = select i1 %sel_tmp287, i27 %tmp_839, i27 %tmp_838

]]></Node>
<StgValue><ssdm name="newSel124"/></StgValue>
</operation>

<operation id="7098" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2835  %or_cond93 = or i1 %sel_tmp287, %sel_tmp285

]]></Node>
<StgValue><ssdm name="or_cond93"/></StgValue>
</operation>

<operation id="7099" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2836  %newSel125 = select i1 %sel_tmp284, i27 %storemerge_3_8, i27 %tmp_837

]]></Node>
<StgValue><ssdm name="newSel125"/></StgValue>
</operation>

<operation id="7100" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2837  %or_cond94 = or i1 %sel_tmp284, %sel_tmp280

]]></Node>
<StgValue><ssdm name="or_cond94"/></StgValue>
</operation>

<operation id="7101" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2838  %newSel126 = select i1 %or_cond93, i27 %newSel124, i27 %newSel125

]]></Node>
<StgValue><ssdm name="newSel126"/></StgValue>
</operation>

<operation id="7102" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:2839  %or_cond95 = or i1 %or_cond93, %or_cond94

]]></Node>
<StgValue><ssdm name="or_cond95"/></StgValue>
</operation>

<operation id="7103" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2840  %newSel127 = select i1 %or_cond95, i27 %newSel126, i27 0

]]></Node>
<StgValue><ssdm name="newSel127"/></StgValue>
</operation>

<operation id="7104" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3284  %tmp_61_4_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_329, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_5"/></StgValue>
</operation>

<operation id="7105" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3286  %p_Val2_30_4_5 = add i41 %tmp_61_4_5, %tmp_6223_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_5"/></StgValue>
</operation>

<operation id="7106" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3288  %tmp_66_4_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_330, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_5"/></StgValue>
</operation>

<operation id="7107" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3290  %p_Val2_33_4_5 = add i41 %tmp_66_4_5, %tmp_6724_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_5"/></StgValue>
</operation>

<operation id="7108" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3292  %tmp_71_4_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_331, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_5"/></StgValue>
</operation>

<operation id="7109" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3294  %p_Val2_36_4_5 = add i41 %tmp_71_4_5, %tmp_7225_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_5"/></StgValue>
</operation>

<operation id="7110" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3325  %ireg_V_4_6 = bitcast double %prefact_4_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_6"/></StgValue>
</operation>

<operation id="7111" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3326  %tmp_882 = trunc i64 %ireg_V_4_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="7112" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3327  %tmp_883 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="7113" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3328  %p_Result_40_4_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_6"/></StgValue>
</operation>

<operation id="7114" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3329  %tmp_42_4_6 = zext i11 %p_Result_40_4_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_6"/></StgValue>
</operation>

<operation id="7115" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3330  %tmp_884 = trunc i64 %ireg_V_4_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="7116" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3331  %tmp_153 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_884)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="7117" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3332  %p_Result_45_4_6 = zext i53 %tmp_153 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_6"/></StgValue>
</operation>

<operation id="7118" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3333  %man_V_1_4_6 = sub i54 0, %p_Result_45_4_6

]]></Node>
<StgValue><ssdm name="man_V_1_4_6"/></StgValue>
</operation>

<operation id="7119" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3334  %man_V_2_4_6 = select i1 %tmp_883, i54 %man_V_1_4_6, i54 %p_Result_45_4_6

]]></Node>
<StgValue><ssdm name="man_V_2_4_6"/></StgValue>
</operation>

<operation id="7120" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3335  %tmp_44_4_6 = icmp eq i63 %tmp_882, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="7121" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3336  %F2_4_6 = sub i12 1075, %tmp_42_4_6

]]></Node>
<StgValue><ssdm name="F2_4_6"/></StgValue>
</operation>

<operation id="7122" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3337  %tmp_46_4_6 = icmp sgt i12 %F2_4_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_6"/></StgValue>
</operation>

<operation id="7123" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3338  %tmp_47_4_6 = add i12 -14, %F2_4_6

]]></Node>
<StgValue><ssdm name="tmp_47_4_6"/></StgValue>
</operation>

<operation id="7124" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3339  %tmp_48_4_6 = sub i12 14, %F2_4_6

]]></Node>
<StgValue><ssdm name="tmp_48_4_6"/></StgValue>
</operation>

<operation id="7125" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3340  %sh_amt_4_6 = select i1 %tmp_46_4_6, i12 %tmp_47_4_6, i12 %tmp_48_4_6

]]></Node>
<StgValue><ssdm name="sh_amt_4_6"/></StgValue>
</operation>

<operation id="7126" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3341  %sh_amt_4_6_cast = sext i12 %sh_amt_4_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_6_cast"/></StgValue>
</operation>

<operation id="7127" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3342  %tmp_49_4_6 = icmp eq i12 %F2_4_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_6"/></StgValue>
</operation>

<operation id="7128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3343  %tmp_885 = trunc i54 %man_V_2_4_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="7129" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3344  %tmp_51_4_6 = icmp ult i12 %sh_amt_4_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_6"/></StgValue>
</operation>

<operation id="7130" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3345  %tmp_53_4_6 = icmp ult i12 %sh_amt_4_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_6"/></StgValue>
</operation>

<operation id="7131" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3346  %tmp_54_4_6 = zext i32 %sh_amt_4_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_6"/></StgValue>
</operation>

<operation id="7132" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3347  %tmp_55_4_6 = ashr i54 %man_V_2_4_6, %tmp_54_4_6

]]></Node>
<StgValue><ssdm name="tmp_55_4_6"/></StgValue>
</operation>

<operation id="7133" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3348  %tmp_886 = trunc i54 %tmp_55_4_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="7134" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3349  %storemerge_4_6 = select i1 %tmp_883, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_6"/></StgValue>
</operation>

<operation id="7135" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3350  %tmp_57_4_6 = sext i27 %tmp_885 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_6"/></StgValue>
</operation>

<operation id="7136" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3351  %tmp_58_4_6 = shl i32 %tmp_57_4_6, %sh_amt_4_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_6"/></StgValue>
</operation>

<operation id="7137" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3352  %tmp_887 = trunc i32 %tmp_58_4_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="7138" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3353  %sel_tmp333 = xor i1 %tmp_44_4_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp333"/></StgValue>
</operation>

<operation id="7139" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3354  %sel_tmp334 = and i1 %tmp_49_4_6, %sel_tmp333

]]></Node>
<StgValue><ssdm name="sel_tmp334"/></StgValue>
</operation>

<operation id="7140" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3355  %sel_tmp931_demorgan = or i1 %tmp_44_4_6, %tmp_49_4_6

]]></Node>
<StgValue><ssdm name="sel_tmp931_demorgan"/></StgValue>
</operation>

<operation id="7141" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3356  %sel_tmp335 = xor i1 %sel_tmp931_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp335"/></StgValue>
</operation>

<operation id="7142" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3357  %sel_tmp336 = and i1 %tmp_46_4_6, %sel_tmp335

]]></Node>
<StgValue><ssdm name="sel_tmp336"/></StgValue>
</operation>

<operation id="7143" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3358  %sel_tmp337 = xor i1 %tmp_51_4_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp337"/></StgValue>
</operation>

<operation id="7144" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3359  %sel_tmp338 = and i1 %sel_tmp336, %sel_tmp337

]]></Node>
<StgValue><ssdm name="sel_tmp338"/></StgValue>
</operation>

<operation id="7145" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3360  %sel_tmp339 = and i1 %sel_tmp336, %tmp_51_4_6

]]></Node>
<StgValue><ssdm name="sel_tmp339"/></StgValue>
</operation>

<operation id="7146" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3361  %sel_tmp946_demorgan = or i1 %sel_tmp931_demorgan, %tmp_46_4_6

]]></Node>
<StgValue><ssdm name="sel_tmp946_demorgan"/></StgValue>
</operation>

<operation id="7147" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3362  %sel_tmp340 = xor i1 %sel_tmp946_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp340"/></StgValue>
</operation>

<operation id="7148" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3363  %sel_tmp341 = and i1 %tmp_53_4_6, %sel_tmp340

]]></Node>
<StgValue><ssdm name="sel_tmp341"/></StgValue>
</operation>

<operation id="7149" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3364  %newSel148 = select i1 %sel_tmp341, i27 %tmp_887, i27 %tmp_886

]]></Node>
<StgValue><ssdm name="newSel148"/></StgValue>
</operation>

<operation id="7150" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3365  %or_cond111 = or i1 %sel_tmp341, %sel_tmp339

]]></Node>
<StgValue><ssdm name="or_cond111"/></StgValue>
</operation>

<operation id="7151" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3366  %newSel149 = select i1 %sel_tmp338, i27 %storemerge_4_6, i27 %tmp_885

]]></Node>
<StgValue><ssdm name="newSel149"/></StgValue>
</operation>

<operation id="7152" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3367  %or_cond112 = or i1 %sel_tmp338, %sel_tmp334

]]></Node>
<StgValue><ssdm name="or_cond112"/></StgValue>
</operation>

<operation id="7153" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3368  %newSel150 = select i1 %or_cond111, i27 %newSel148, i27 %newSel149

]]></Node>
<StgValue><ssdm name="newSel150"/></StgValue>
</operation>

<operation id="7154" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3369  %or_cond113 = or i1 %or_cond111, %or_cond112

]]></Node>
<StgValue><ssdm name="or_cond113"/></StgValue>
</operation>

<operation id="7155" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3370  %newSel151 = select i1 %or_cond113, i27 %newSel150, i27 0

]]></Node>
<StgValue><ssdm name="newSel151"/></StgValue>
</operation>

<operation id="7156" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3372  %tmp_337 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="7157" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3376  %tmp_338 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="7158" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3380  %tmp_339 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="7159" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3992  %tmp_61_5_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_386, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_4"/></StgValue>
</operation>

<operation id="7160" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3994  %p_Val2_30_5_4 = add i41 %tmp_61_5_4, %tmp_6223_5_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_4"/></StgValue>
</operation>

<operation id="7161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3996  %tmp_66_5_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_387, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_4"/></StgValue>
</operation>

<operation id="7162" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3998  %p_Val2_33_5_4 = add i41 %tmp_66_5_4, %tmp_6724_5_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_4"/></StgValue>
</operation>

<operation id="7163" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4000  %tmp_71_5_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_388, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_4"/></StgValue>
</operation>

<operation id="7164" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4002  %p_Val2_36_5_4 = add i41 %tmp_71_5_4, %tmp_7225_5_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_4"/></StgValue>
</operation>

<operation id="7165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4033  %ireg_V_5_6 = bitcast double %prefact_5_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_6"/></StgValue>
</operation>

<operation id="7166" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4034  %tmp_946 = trunc i64 %ireg_V_5_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="7167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4035  %tmp_947 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="7168" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4036  %p_Result_40_5_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_6"/></StgValue>
</operation>

<operation id="7169" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4037  %tmp_42_5_6 = zext i11 %p_Result_40_5_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_6"/></StgValue>
</operation>

<operation id="7170" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4038  %tmp_948 = trunc i64 %ireg_V_5_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="7171" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4039  %tmp_161 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_948)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="7172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4040  %p_Result_45_5_6 = zext i53 %tmp_161 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_6"/></StgValue>
</operation>

<operation id="7173" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4041  %man_V_1_5_6 = sub i54 0, %p_Result_45_5_6

]]></Node>
<StgValue><ssdm name="man_V_1_5_6"/></StgValue>
</operation>

<operation id="7174" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4042  %man_V_2_5_6 = select i1 %tmp_947, i54 %man_V_1_5_6, i54 %p_Result_45_5_6

]]></Node>
<StgValue><ssdm name="man_V_2_5_6"/></StgValue>
</operation>

<operation id="7175" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4043  %tmp_44_5_6 = icmp eq i63 %tmp_946, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="7176" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4044  %F2_5_6 = sub i12 1075, %tmp_42_5_6

]]></Node>
<StgValue><ssdm name="F2_5_6"/></StgValue>
</operation>

<operation id="7177" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4045  %tmp_46_5_6 = icmp sgt i12 %F2_5_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_6"/></StgValue>
</operation>

<operation id="7178" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4046  %tmp_47_5_6 = add i12 -14, %F2_5_6

]]></Node>
<StgValue><ssdm name="tmp_47_5_6"/></StgValue>
</operation>

<operation id="7179" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4047  %tmp_48_5_6 = sub i12 14, %F2_5_6

]]></Node>
<StgValue><ssdm name="tmp_48_5_6"/></StgValue>
</operation>

<operation id="7180" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4048  %sh_amt_5_6 = select i1 %tmp_46_5_6, i12 %tmp_47_5_6, i12 %tmp_48_5_6

]]></Node>
<StgValue><ssdm name="sh_amt_5_6"/></StgValue>
</operation>

<operation id="7181" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4049  %sh_amt_5_6_cast = sext i12 %sh_amt_5_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_6_cast"/></StgValue>
</operation>

<operation id="7182" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4050  %tmp_49_5_6 = icmp eq i12 %F2_5_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_6"/></StgValue>
</operation>

<operation id="7183" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4051  %tmp_949 = trunc i54 %man_V_2_5_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="7184" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4052  %tmp_51_5_6 = icmp ult i12 %sh_amt_5_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_6"/></StgValue>
</operation>

<operation id="7185" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4053  %tmp_53_5_6 = icmp ult i12 %sh_amt_5_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_6"/></StgValue>
</operation>

<operation id="7186" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4054  %tmp_54_5_6 = zext i32 %sh_amt_5_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_6"/></StgValue>
</operation>

<operation id="7187" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4055  %tmp_55_5_6 = ashr i54 %man_V_2_5_6, %tmp_54_5_6

]]></Node>
<StgValue><ssdm name="tmp_55_5_6"/></StgValue>
</operation>

<operation id="7188" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4056  %tmp_950 = trunc i54 %tmp_55_5_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="7189" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4057  %storemerge_5_6 = select i1 %tmp_947, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_6"/></StgValue>
</operation>

<operation id="7190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4058  %tmp_57_5_6 = sext i27 %tmp_949 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_6"/></StgValue>
</operation>

<operation id="7191" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4059  %tmp_58_5_6 = shl i32 %tmp_57_5_6, %sh_amt_5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_6"/></StgValue>
</operation>

<operation id="7192" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4060  %tmp_951 = trunc i32 %tmp_58_5_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="7193" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4061  %sel_tmp405 = xor i1 %tmp_44_5_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp405"/></StgValue>
</operation>

<operation id="7194" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4062  %sel_tmp406 = and i1 %tmp_49_5_6, %sel_tmp405

]]></Node>
<StgValue><ssdm name="sel_tmp406"/></StgValue>
</operation>

<operation id="7195" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4063  %sel_tmp1131_demorgan = or i1 %tmp_44_5_6, %tmp_49_5_6

]]></Node>
<StgValue><ssdm name="sel_tmp1131_demorgan"/></StgValue>
</operation>

<operation id="7196" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4064  %sel_tmp407 = xor i1 %sel_tmp1131_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp407"/></StgValue>
</operation>

<operation id="7197" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4065  %sel_tmp408 = and i1 %tmp_46_5_6, %sel_tmp407

]]></Node>
<StgValue><ssdm name="sel_tmp408"/></StgValue>
</operation>

<operation id="7198" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4066  %sel_tmp409 = xor i1 %tmp_51_5_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp409"/></StgValue>
</operation>

<operation id="7199" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4067  %sel_tmp410 = and i1 %sel_tmp408, %sel_tmp409

]]></Node>
<StgValue><ssdm name="sel_tmp410"/></StgValue>
</operation>

<operation id="7200" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4068  %sel_tmp411 = and i1 %sel_tmp408, %tmp_51_5_6

]]></Node>
<StgValue><ssdm name="sel_tmp411"/></StgValue>
</operation>

<operation id="7201" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4069  %sel_tmp1146_demorgan = or i1 %sel_tmp1131_demorgan, %tmp_46_5_6

]]></Node>
<StgValue><ssdm name="sel_tmp1146_demorgan"/></StgValue>
</operation>

<operation id="7202" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4070  %sel_tmp412 = xor i1 %sel_tmp1146_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp412"/></StgValue>
</operation>

<operation id="7203" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4071  %sel_tmp413 = and i1 %tmp_53_5_6, %sel_tmp412

]]></Node>
<StgValue><ssdm name="sel_tmp413"/></StgValue>
</operation>

<operation id="7204" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4072  %newSel180 = select i1 %sel_tmp413, i27 %tmp_951, i27 %tmp_950

]]></Node>
<StgValue><ssdm name="newSel180"/></StgValue>
</operation>

<operation id="7205" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4073  %or_cond135 = or i1 %sel_tmp413, %sel_tmp411

]]></Node>
<StgValue><ssdm name="or_cond135"/></StgValue>
</operation>

<operation id="7206" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4074  %newSel181 = select i1 %sel_tmp410, i27 %storemerge_5_6, i27 %tmp_949

]]></Node>
<StgValue><ssdm name="newSel181"/></StgValue>
</operation>

<operation id="7207" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4075  %or_cond136 = or i1 %sel_tmp410, %sel_tmp406

]]></Node>
<StgValue><ssdm name="or_cond136"/></StgValue>
</operation>

<operation id="7208" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4076  %newSel182 = select i1 %or_cond135, i27 %newSel180, i27 %newSel181

]]></Node>
<StgValue><ssdm name="newSel182"/></StgValue>
</operation>

<operation id="7209" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4077  %or_cond137 = or i1 %or_cond135, %or_cond136

]]></Node>
<StgValue><ssdm name="or_cond137"/></StgValue>
</operation>

<operation id="7210" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4078  %newSel183 = select i1 %or_cond137, i27 %newSel182, i27 0

]]></Node>
<StgValue><ssdm name="newSel183"/></StgValue>
</operation>

<operation id="7211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4080  %tmp_394 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="7212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4084  %tmp_395 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="7213" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4088  %tmp_396 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="7214" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4700  %tmp_61_6_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_443, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_4"/></StgValue>
</operation>

<operation id="7215" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4702  %p_Val2_30_6_4 = add i41 %tmp_61_6_4, %tmp_6223_6_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_4"/></StgValue>
</operation>

<operation id="7216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4704  %tmp_66_6_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_444, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_4"/></StgValue>
</operation>

<operation id="7217" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4706  %p_Val2_33_6_4 = add i41 %tmp_66_6_4, %tmp_6724_6_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_4"/></StgValue>
</operation>

<operation id="7218" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4708  %tmp_71_6_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_445, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_4"/></StgValue>
</operation>

<operation id="7219" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4710  %p_Val2_36_6_4 = add i41 %tmp_71_6_4, %tmp_7225_6_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_4"/></StgValue>
</operation>

<operation id="7220" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4740  %prefact_6_5 = fmul double %tmp_39_6_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="7221" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4788  %tmp_451 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="7222" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4792  %tmp_452 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="7223" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4796  %tmp_453 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="7224" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4829  %prefact_6_7 = fmul double %tmp_39_6_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="7225" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4918  %prefact_6_8 = fmul double %tmp_39_6_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="7226" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5319  %tmp_61_7_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_492, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_3"/></StgValue>
</operation>

<operation id="7227" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5321  %p_Val2_30_7_3 = add i41 %tmp_61_7_3, %tmp_6223_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_3"/></StgValue>
</operation>

<operation id="7228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5323  %tmp_66_7_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_493, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_3"/></StgValue>
</operation>

<operation id="7229" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5325  %p_Val2_33_7_3 = add i41 %tmp_66_7_3, %tmp_6724_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_3"/></StgValue>
</operation>

<operation id="7230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5327  %tmp_71_7_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_494, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_3"/></StgValue>
</operation>

<operation id="7231" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5329  %p_Val2_36_7_3 = add i41 %tmp_71_7_3, %tmp_7225_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_3"/></StgValue>
</operation>

<operation id="7232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5407  %tmp_500 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="7233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5408  %tmp_61_7_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_500, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_4"/></StgValue>
</operation>

<operation id="7234" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5410  %p_Val2_30_7_4 = add i41 %tmp_61_7_4, %tmp_6223_7_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_4"/></StgValue>
</operation>

<operation id="7235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5411  %tmp_501 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="7236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5412  %tmp_66_7_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_501, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_4"/></StgValue>
</operation>

<operation id="7237" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5414  %p_Val2_33_7_4 = add i41 %tmp_66_7_4, %tmp_6724_7_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_4"/></StgValue>
</operation>

<operation id="7238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5415  %tmp_502 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="7239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5416  %tmp_71_7_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_502, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_4"/></StgValue>
</operation>

<operation id="7240" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5418  %p_Val2_36_7_4 = add i41 %tmp_71_7_4, %tmp_7225_7_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_4"/></StgValue>
</operation>

<operation id="7241" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5448  %prefact_7_5 = fmul double %tmp_39_7_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="7242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5496  %tmp_508 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="7243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5500  %tmp_509 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="7244" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5504  %tmp_510 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="7245" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5537  %prefact_7_6 = fmul double %tmp_39_7_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="7246" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5626  %prefact_7_8 = fmul double %tmp_39_7_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="7247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5847  %tmp_532 = sext i27 %newSel263 to i41

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="7248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5849  %tmp_61_8_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_533, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_1"/></StgValue>
</operation>

<operation id="7249" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5850  %tmp_6223_8_1_cast = mul i41 %tmp_532, %tmp_528

]]></Node>
<StgValue><ssdm name="tmp_6223_8_1_cast"/></StgValue>
</operation>

<operation id="7250" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5851  %p_Val2_30_8_1 = add i41 %tmp_61_8_1, %tmp_6223_8_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_1"/></StgValue>
</operation>

<operation id="7251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5853  %tmp_66_8_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_534, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_1"/></StgValue>
</operation>

<operation id="7252" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5854  %tmp_6724_8_1_cast = mul i41 %tmp_532, %tmp_529

]]></Node>
<StgValue><ssdm name="tmp_6724_8_1_cast"/></StgValue>
</operation>

<operation id="7253" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5855  %p_Val2_33_8_1 = add i41 %tmp_66_8_1, %tmp_6724_8_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_1"/></StgValue>
</operation>

<operation id="7254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5857  %tmp_71_8_1 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_535, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_1"/></StgValue>
</operation>

<operation id="7255" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5858  %tmp_7225_8_1_cast = mul i41 %tmp_532, %tmp_530

]]></Node>
<StgValue><ssdm name="tmp_7225_8_1_cast"/></StgValue>
</operation>

<operation id="7256" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5859  %p_Val2_36_8_1 = add i41 %tmp_71_8_1, %tmp_7225_8_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_1"/></StgValue>
</operation>

<operation id="7257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5936  %tmp_540 = sext i27 %newSel267 to i41

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="7258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5937  %tmp_541 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="7259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5938  %tmp_61_8_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_541, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_2"/></StgValue>
</operation>

<operation id="7260" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5939  %tmp_6223_8_2_cast = mul i41 %tmp_540, %tmp_536

]]></Node>
<StgValue><ssdm name="tmp_6223_8_2_cast"/></StgValue>
</operation>

<operation id="7261" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5940  %p_Val2_30_8_2 = add i41 %tmp_61_8_2, %tmp_6223_8_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_2"/></StgValue>
</operation>

<operation id="7262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5941  %tmp_542 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="7263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5942  %tmp_66_8_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_542, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_2"/></StgValue>
</operation>

<operation id="7264" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5943  %tmp_6724_8_2_cast = mul i41 %tmp_540, %tmp_537

]]></Node>
<StgValue><ssdm name="tmp_6724_8_2_cast"/></StgValue>
</operation>

<operation id="7265" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5944  %p_Val2_33_8_2 = add i41 %tmp_66_8_2, %tmp_6724_8_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_2"/></StgValue>
</operation>

<operation id="7266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5945  %tmp_543 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_1, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="7267" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5946  %tmp_71_8_2 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_543, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_2"/></StgValue>
</operation>

<operation id="7268" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5947  %tmp_7225_8_2_cast = mul i41 %tmp_540, %tmp_538

]]></Node>
<StgValue><ssdm name="tmp_7225_8_2_cast"/></StgValue>
</operation>

<operation id="7269" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5948  %p_Val2_36_8_2 = add i41 %tmp_71_8_2, %tmp_7225_8_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_2"/></StgValue>
</operation>

<operation id="7270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6025  %tmp_548 = sext i27 %newSel271 to i41

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="7271" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6026  %tmp_549 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="7272" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6027  %tmp_61_8_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_549, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_3"/></StgValue>
</operation>

<operation id="7273" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6028  %tmp_6223_8_3_cast = mul i41 %tmp_548, %tmp_544

]]></Node>
<StgValue><ssdm name="tmp_6223_8_3_cast"/></StgValue>
</operation>

<operation id="7274" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6029  %p_Val2_30_8_3 = add i41 %tmp_61_8_3, %tmp_6223_8_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_3"/></StgValue>
</operation>

<operation id="7275" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6085" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6030  %tmp_550 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="7276" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6031  %tmp_66_8_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_550, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_3"/></StgValue>
</operation>

<operation id="7277" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6087" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6032  %tmp_6724_8_3_cast = mul i41 %tmp_548, %tmp_545

]]></Node>
<StgValue><ssdm name="tmp_6724_8_3_cast"/></StgValue>
</operation>

<operation id="7278" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6033  %p_Val2_33_8_3 = add i41 %tmp_66_8_3, %tmp_6724_8_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_3"/></StgValue>
</operation>

<operation id="7279" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6034  %tmp_551 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_2, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="7280" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6035  %tmp_71_8_3 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_551, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_3"/></StgValue>
</operation>

<operation id="7281" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6036  %tmp_7225_8_3_cast = mul i41 %tmp_548, %tmp_546

]]></Node>
<StgValue><ssdm name="tmp_7225_8_3_cast"/></StgValue>
</operation>

<operation id="7282" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6092" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6037  %p_Val2_36_8_3 = add i41 %tmp_71_8_3, %tmp_7225_8_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_3"/></StgValue>
</operation>

<operation id="7283" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:6074  %tmp_184 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1132)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="7284" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:6075  %p_Result_45_8_4 = zext i53 %tmp_184 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_4"/></StgValue>
</operation>

<operation id="7285" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3402">
<or_exp><and_exp><literal name="tmp_1131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6131" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6076  %man_V_1_8_4 = sub i54 0, %p_Result_45_8_4

]]></Node>
<StgValue><ssdm name="man_V_1_8_4"/></StgValue>
</operation>

<operation id="7286" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6077  %man_V_2_8_4 = select i1 %tmp_1131, i54 %man_V_1_8_4, i54 %p_Result_45_8_4

]]></Node>
<StgValue><ssdm name="man_V_2_8_4"/></StgValue>
</operation>

<operation id="7287" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6080  %tmp_46_8_4 = icmp sgt i12 %F2_8_4, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_4"/></StgValue>
</operation>

<operation id="7288" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6081  %tmp_47_8_4 = add i12 -14, %F2_8_4

]]></Node>
<StgValue><ssdm name="tmp_47_8_4"/></StgValue>
</operation>

<operation id="7289" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6082  %tmp_48_8_4 = sub i12 14, %F2_8_4

]]></Node>
<StgValue><ssdm name="tmp_48_8_4"/></StgValue>
</operation>

<operation id="7290" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6083  %sh_amt_8_4 = select i1 %tmp_46_8_4, i12 %tmp_47_8_4, i12 %tmp_48_8_4

]]></Node>
<StgValue><ssdm name="sh_amt_8_4"/></StgValue>
</operation>

<operation id="7291" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6139" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6084  %sh_amt_8_4_cast = sext i12 %sh_amt_8_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_4_cast"/></StgValue>
</operation>

<operation id="7292" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6085  %tmp_49_8_4 = icmp eq i12 %F2_8_4, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_4"/></StgValue>
</operation>

<operation id="7293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6086  %tmp_1133 = trunc i54 %man_V_2_8_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="7294" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6087  %tmp_51_8_4 = icmp ult i12 %sh_amt_8_4, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_4"/></StgValue>
</operation>

<operation id="7295" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6088  %tmp_53_8_4 = icmp ult i12 %sh_amt_8_4, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_4"/></StgValue>
</operation>

<operation id="7296" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6144" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6089  %tmp_54_8_4 = zext i32 %sh_amt_8_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_4"/></StgValue>
</operation>

<operation id="7297" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6145" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6090  %tmp_55_8_4 = ashr i54 %man_V_2_8_4, %tmp_54_8_4

]]></Node>
<StgValue><ssdm name="tmp_55_8_4"/></StgValue>
</operation>

<operation id="7298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6146" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6091  %tmp_1134 = trunc i54 %tmp_55_8_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="7299" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6092  %storemerge_8_4 = select i1 %tmp_1131, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_4"/></StgValue>
</operation>

<operation id="7300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6093  %tmp_57_8_4 = sext i27 %tmp_1133 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_4"/></StgValue>
</operation>

<operation id="7301" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6094  %tmp_58_8_4 = shl i32 %tmp_57_8_4, %sh_amt_8_4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_4"/></StgValue>
</operation>

<operation id="7302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6095  %tmp_1135 = trunc i32 %tmp_58_8_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="7303" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6096  %sel_tmp612 = xor i1 %tmp_44_8_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp612"/></StgValue>
</operation>

<operation id="7304" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6097  %sel_tmp613 = and i1 %tmp_49_8_4, %sel_tmp612

]]></Node>
<StgValue><ssdm name="sel_tmp613"/></StgValue>
</operation>

<operation id="7305" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6098  %sel_tmp1706_demorgan = or i1 %tmp_44_8_4, %tmp_49_8_4

]]></Node>
<StgValue><ssdm name="sel_tmp1706_demorgan"/></StgValue>
</operation>

<operation id="7306" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6099  %sel_tmp614 = xor i1 %sel_tmp1706_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp614"/></StgValue>
</operation>

<operation id="7307" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6100  %sel_tmp615 = and i1 %tmp_46_8_4, %sel_tmp614

]]></Node>
<StgValue><ssdm name="sel_tmp615"/></StgValue>
</operation>

<operation id="7308" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6101  %sel_tmp616 = xor i1 %tmp_51_8_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp616"/></StgValue>
</operation>

<operation id="7309" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6102  %sel_tmp617 = and i1 %sel_tmp615, %sel_tmp616

]]></Node>
<StgValue><ssdm name="sel_tmp617"/></StgValue>
</operation>

<operation id="7310" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6103  %sel_tmp618 = and i1 %sel_tmp615, %tmp_51_8_4

]]></Node>
<StgValue><ssdm name="sel_tmp618"/></StgValue>
</operation>

<operation id="7311" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6104  %sel_tmp1721_demorgan = or i1 %sel_tmp1706_demorgan, %tmp_46_8_4

]]></Node>
<StgValue><ssdm name="sel_tmp1721_demorgan"/></StgValue>
</operation>

<operation id="7312" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6105  %sel_tmp619 = xor i1 %sel_tmp1721_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp619"/></StgValue>
</operation>

<operation id="7313" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6106  %sel_tmp620 = and i1 %tmp_53_8_4, %sel_tmp619

]]></Node>
<StgValue><ssdm name="sel_tmp620"/></StgValue>
</operation>

<operation id="7314" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6162" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6107  %newSel272 = select i1 %sel_tmp620, i27 %tmp_1135, i27 %tmp_1134

]]></Node>
<StgValue><ssdm name="newSel272"/></StgValue>
</operation>

<operation id="7315" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6108  %or_cond204 = or i1 %sel_tmp620, %sel_tmp618

]]></Node>
<StgValue><ssdm name="or_cond204"/></StgValue>
</operation>

<operation id="7316" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6164" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6109  %newSel273 = select i1 %sel_tmp617, i27 %storemerge_8_4, i27 %tmp_1133

]]></Node>
<StgValue><ssdm name="newSel273"/></StgValue>
</operation>

<operation id="7317" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6110  %or_cond205 = or i1 %sel_tmp617, %sel_tmp613

]]></Node>
<StgValue><ssdm name="or_cond205"/></StgValue>
</operation>

<operation id="7318" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6166" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6111  %newSel274 = select i1 %or_cond204, i27 %newSel272, i27 %newSel273

]]></Node>
<StgValue><ssdm name="newSel274"/></StgValue>
</operation>

<operation id="7319" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6112  %or_cond206 = or i1 %or_cond204, %or_cond205

]]></Node>
<StgValue><ssdm name="or_cond206"/></StgValue>
</operation>

<operation id="7320" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6168" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6113  %newSel275 = select i1 %or_cond206, i27 %newSel274, i27 0

]]></Node>
<StgValue><ssdm name="newSel275"/></StgValue>
</operation>

<operation id="7321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6114  %tmp_556 = sext i27 %newSel275 to i41

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="7322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6115  %tmp_557 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="7323" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6117  %tmp_6223_8_4_cast = mul i41 %tmp_556, %tmp_552

]]></Node>
<StgValue><ssdm name="tmp_6223_8_4_cast"/></StgValue>
</operation>

<operation id="7324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6174" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6119  %tmp_558 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="7325" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6121  %tmp_6724_8_4_cast = mul i41 %tmp_556, %tmp_553

]]></Node>
<StgValue><ssdm name="tmp_6724_8_4_cast"/></StgValue>
</operation>

<operation id="7326" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6123  %tmp_559 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_3, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="7327" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6125  %tmp_7225_8_4_cast = mul i41 %tmp_556, %tmp_554

]]></Node>
<StgValue><ssdm name="tmp_7225_8_4_cast"/></StgValue>
</operation>

<operation id="7328" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6156  %prefact_8_5 = fmul double %tmp_39_8_5, 0x3F4E000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="7329" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6245  %prefact_8_6 = fmul double %tmp_39_8_6, 0x3F30000000000000

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="7330" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6334  %prefact_8_7 = fmul double %tmp_39_8_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="7331" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3414  %ireg_V_4_7 = bitcast double %prefact_4_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_7"/></StgValue>
</operation>

<operation id="7332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3415  %tmp_890 = trunc i64 %ireg_V_4_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="7333" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3416  %tmp_891 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="7334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3417  %p_Result_40_4_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_7"/></StgValue>
</operation>

<operation id="7335" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3418  %tmp_42_4_7 = zext i11 %p_Result_40_4_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_7"/></StgValue>
</operation>

<operation id="7336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3419  %tmp_892 = trunc i64 %ireg_V_4_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="7337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3420  %tmp_154 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_892)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="7338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3421  %p_Result_45_4_7 = zext i53 %tmp_154 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_7"/></StgValue>
</operation>

<operation id="7339" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3422  %man_V_1_4_7 = sub i54 0, %p_Result_45_4_7

]]></Node>
<StgValue><ssdm name="man_V_1_4_7"/></StgValue>
</operation>

<operation id="7340" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3423  %man_V_2_4_7 = select i1 %tmp_891, i54 %man_V_1_4_7, i54 %p_Result_45_4_7

]]></Node>
<StgValue><ssdm name="man_V_2_4_7"/></StgValue>
</operation>

<operation id="7341" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3424  %tmp_44_4_7 = icmp eq i63 %tmp_890, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="7342" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3425  %F2_4_7 = sub i12 1075, %tmp_42_4_7

]]></Node>
<StgValue><ssdm name="F2_4_7"/></StgValue>
</operation>

<operation id="7343" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3426  %tmp_46_4_7 = icmp sgt i12 %F2_4_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_7"/></StgValue>
</operation>

<operation id="7344" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3427  %tmp_47_4_7 = add i12 -14, %F2_4_7

]]></Node>
<StgValue><ssdm name="tmp_47_4_7"/></StgValue>
</operation>

<operation id="7345" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3428  %tmp_48_4_7 = sub i12 14, %F2_4_7

]]></Node>
<StgValue><ssdm name="tmp_48_4_7"/></StgValue>
</operation>

<operation id="7346" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3429  %sh_amt_4_7 = select i1 %tmp_46_4_7, i12 %tmp_47_4_7, i12 %tmp_48_4_7

]]></Node>
<StgValue><ssdm name="sh_amt_4_7"/></StgValue>
</operation>

<operation id="7347" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3430  %sh_amt_4_7_cast = sext i12 %sh_amt_4_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_7_cast"/></StgValue>
</operation>

<operation id="7348" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3431  %tmp_49_4_7 = icmp eq i12 %F2_4_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_7"/></StgValue>
</operation>

<operation id="7349" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3432  %tmp_893 = trunc i54 %man_V_2_4_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="7350" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3433  %tmp_51_4_7 = icmp ult i12 %sh_amt_4_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_7"/></StgValue>
</operation>

<operation id="7351" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3434  %tmp_53_4_7 = icmp ult i12 %sh_amt_4_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_7"/></StgValue>
</operation>

<operation id="7352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3435  %tmp_54_4_7 = zext i32 %sh_amt_4_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_7"/></StgValue>
</operation>

<operation id="7353" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3436  %tmp_55_4_7 = ashr i54 %man_V_2_4_7, %tmp_54_4_7

]]></Node>
<StgValue><ssdm name="tmp_55_4_7"/></StgValue>
</operation>

<operation id="7354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3437  %tmp_894 = trunc i54 %tmp_55_4_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="7355" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3438  %storemerge_4_7 = select i1 %tmp_891, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_7"/></StgValue>
</operation>

<operation id="7356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3439  %tmp_57_4_7 = sext i27 %tmp_893 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_7"/></StgValue>
</operation>

<operation id="7357" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3440  %tmp_58_4_7 = shl i32 %tmp_57_4_7, %sh_amt_4_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_7"/></StgValue>
</operation>

<operation id="7358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3441  %tmp_895 = trunc i32 %tmp_58_4_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="7359" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3442  %sel_tmp342 = xor i1 %tmp_44_4_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp342"/></StgValue>
</operation>

<operation id="7360" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3443  %sel_tmp343 = and i1 %tmp_49_4_7, %sel_tmp342

]]></Node>
<StgValue><ssdm name="sel_tmp343"/></StgValue>
</operation>

<operation id="7361" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3444  %sel_tmp956_demorgan = or i1 %tmp_44_4_7, %tmp_49_4_7

]]></Node>
<StgValue><ssdm name="sel_tmp956_demorgan"/></StgValue>
</operation>

<operation id="7362" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3445  %sel_tmp344 = xor i1 %sel_tmp956_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp344"/></StgValue>
</operation>

<operation id="7363" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3446  %sel_tmp345 = and i1 %tmp_46_4_7, %sel_tmp344

]]></Node>
<StgValue><ssdm name="sel_tmp345"/></StgValue>
</operation>

<operation id="7364" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3447  %sel_tmp346 = xor i1 %tmp_51_4_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp346"/></StgValue>
</operation>

<operation id="7365" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3448  %sel_tmp347 = and i1 %sel_tmp345, %sel_tmp346

]]></Node>
<StgValue><ssdm name="sel_tmp347"/></StgValue>
</operation>

<operation id="7366" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3449  %sel_tmp348 = and i1 %sel_tmp345, %tmp_51_4_7

]]></Node>
<StgValue><ssdm name="sel_tmp348"/></StgValue>
</operation>

<operation id="7367" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3450  %sel_tmp971_demorgan = or i1 %sel_tmp956_demorgan, %tmp_46_4_7

]]></Node>
<StgValue><ssdm name="sel_tmp971_demorgan"/></StgValue>
</operation>

<operation id="7368" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3451  %sel_tmp349 = xor i1 %sel_tmp971_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp349"/></StgValue>
</operation>

<operation id="7369" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3452  %sel_tmp350 = and i1 %tmp_53_4_7, %sel_tmp349

]]></Node>
<StgValue><ssdm name="sel_tmp350"/></StgValue>
</operation>

<operation id="7370" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3453  %newSel152 = select i1 %sel_tmp350, i27 %tmp_895, i27 %tmp_894

]]></Node>
<StgValue><ssdm name="newSel152"/></StgValue>
</operation>

<operation id="7371" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3454  %or_cond114 = or i1 %sel_tmp350, %sel_tmp348

]]></Node>
<StgValue><ssdm name="or_cond114"/></StgValue>
</operation>

<operation id="7372" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3455  %newSel153 = select i1 %sel_tmp347, i27 %storemerge_4_7, i27 %tmp_893

]]></Node>
<StgValue><ssdm name="newSel153"/></StgValue>
</operation>

<operation id="7373" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3456  %or_cond115 = or i1 %sel_tmp347, %sel_tmp343

]]></Node>
<StgValue><ssdm name="or_cond115"/></StgValue>
</operation>

<operation id="7374" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3457  %newSel154 = select i1 %or_cond114, i27 %newSel152, i27 %newSel153

]]></Node>
<StgValue><ssdm name="newSel154"/></StgValue>
</operation>

<operation id="7375" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3458  %or_cond116 = or i1 %or_cond114, %or_cond115

]]></Node>
<StgValue><ssdm name="or_cond116"/></StgValue>
</operation>

<operation id="7376" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3459  %newSel155 = select i1 %or_cond116, i27 %newSel154, i27 0

]]></Node>
<StgValue><ssdm name="newSel155"/></StgValue>
</operation>

<operation id="7377" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3503  %ireg_V_4_8 = bitcast double %prefact_4_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4_8"/></StgValue>
</operation>

<operation id="7378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3504  %tmp_898 = trunc i64 %ireg_V_4_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="7379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3505  %tmp_899 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="7380" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3506  %p_Result_40_4_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_4_8"/></StgValue>
</operation>

<operation id="7381" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:3507  %tmp_42_4_8 = zext i11 %p_Result_40_4_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_4_8"/></StgValue>
</operation>

<operation id="7382" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:3508  %tmp_900 = trunc i64 %ireg_V_4_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="7383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:3509  %tmp_155 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_900)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="7384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:3510  %p_Result_45_4_8 = zext i53 %tmp_155 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_4_8"/></StgValue>
</operation>

<operation id="7385" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3511  %man_V_1_4_8 = sub i54 0, %p_Result_45_4_8

]]></Node>
<StgValue><ssdm name="man_V_1_4_8"/></StgValue>
</operation>

<operation id="7386" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3512  %man_V_2_4_8 = select i1 %tmp_899, i54 %man_V_1_4_8, i54 %p_Result_45_4_8

]]></Node>
<StgValue><ssdm name="man_V_2_4_8"/></StgValue>
</operation>

<operation id="7387" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:3513  %tmp_44_4_8 = icmp eq i63 %tmp_898, 0

]]></Node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="7388" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3514  %F2_4_8 = sub i12 1075, %tmp_42_4_8

]]></Node>
<StgValue><ssdm name="F2_4_8"/></StgValue>
</operation>

<operation id="7389" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3515  %tmp_46_4_8 = icmp sgt i12 %F2_4_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_4_8"/></StgValue>
</operation>

<operation id="7390" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3516  %tmp_47_4_8 = add i12 -14, %F2_4_8

]]></Node>
<StgValue><ssdm name="tmp_47_4_8"/></StgValue>
</operation>

<operation id="7391" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3517  %tmp_48_4_8 = sub i12 14, %F2_4_8

]]></Node>
<StgValue><ssdm name="tmp_48_4_8"/></StgValue>
</operation>

<operation id="7392" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3518  %sh_amt_4_8 = select i1 %tmp_46_4_8, i12 %tmp_47_4_8, i12 %tmp_48_4_8

]]></Node>
<StgValue><ssdm name="sh_amt_4_8"/></StgValue>
</operation>

<operation id="7393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3519  %sh_amt_4_8_cast = sext i12 %sh_amt_4_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_8_cast"/></StgValue>
</operation>

<operation id="7394" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3520  %tmp_49_4_8 = icmp eq i12 %F2_4_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_4_8"/></StgValue>
</operation>

<operation id="7395" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3521  %tmp_901 = trunc i54 %man_V_2_4_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="7396" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3522  %tmp_51_4_8 = icmp ult i12 %sh_amt_4_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_4_8"/></StgValue>
</operation>

<operation id="7397" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:3523  %tmp_53_4_8 = icmp ult i12 %sh_amt_4_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_4_8"/></StgValue>
</operation>

<operation id="7398" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3524  %tmp_54_4_8 = zext i32 %sh_amt_4_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_4_8"/></StgValue>
</operation>

<operation id="7399" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3525  %tmp_55_4_8 = ashr i54 %man_V_2_4_8, %tmp_54_4_8

]]></Node>
<StgValue><ssdm name="tmp_55_4_8"/></StgValue>
</operation>

<operation id="7400" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:3526  %tmp_902 = trunc i54 %tmp_55_4_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="7401" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3527  %storemerge_4_8 = select i1 %tmp_899, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_4_8"/></StgValue>
</operation>

<operation id="7402" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3528  %tmp_57_4_8 = sext i27 %tmp_901 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_4_8"/></StgValue>
</operation>

<operation id="7403" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3529  %tmp_58_4_8 = shl i32 %tmp_57_4_8, %sh_amt_4_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_4_8"/></StgValue>
</operation>

<operation id="7404" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3530  %tmp_903 = trunc i32 %tmp_58_4_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="7405" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3531  %sel_tmp351 = xor i1 %tmp_44_4_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp351"/></StgValue>
</operation>

<operation id="7406" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3532  %sel_tmp352 = and i1 %tmp_49_4_8, %sel_tmp351

]]></Node>
<StgValue><ssdm name="sel_tmp352"/></StgValue>
</operation>

<operation id="7407" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3533  %sel_tmp981_demorgan = or i1 %tmp_44_4_8, %tmp_49_4_8

]]></Node>
<StgValue><ssdm name="sel_tmp981_demorgan"/></StgValue>
</operation>

<operation id="7408" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3534  %sel_tmp353 = xor i1 %sel_tmp981_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp353"/></StgValue>
</operation>

<operation id="7409" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3535  %sel_tmp354 = and i1 %tmp_46_4_8, %sel_tmp353

]]></Node>
<StgValue><ssdm name="sel_tmp354"/></StgValue>
</operation>

<operation id="7410" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3536  %sel_tmp355 = xor i1 %tmp_51_4_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp355"/></StgValue>
</operation>

<operation id="7411" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3537  %sel_tmp356 = and i1 %sel_tmp354, %sel_tmp355

]]></Node>
<StgValue><ssdm name="sel_tmp356"/></StgValue>
</operation>

<operation id="7412" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3538  %sel_tmp357 = and i1 %sel_tmp354, %tmp_51_4_8

]]></Node>
<StgValue><ssdm name="sel_tmp357"/></StgValue>
</operation>

<operation id="7413" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3539  %sel_tmp996_demorgan = or i1 %sel_tmp981_demorgan, %tmp_46_4_8

]]></Node>
<StgValue><ssdm name="sel_tmp996_demorgan"/></StgValue>
</operation>

<operation id="7414" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3540  %sel_tmp358 = xor i1 %sel_tmp996_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp358"/></StgValue>
</operation>

<operation id="7415" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3541  %sel_tmp359 = and i1 %tmp_53_4_8, %sel_tmp358

]]></Node>
<StgValue><ssdm name="sel_tmp359"/></StgValue>
</operation>

<operation id="7416" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3542  %newSel156 = select i1 %sel_tmp359, i27 %tmp_903, i27 %tmp_902

]]></Node>
<StgValue><ssdm name="newSel156"/></StgValue>
</operation>

<operation id="7417" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3543  %or_cond117 = or i1 %sel_tmp359, %sel_tmp357

]]></Node>
<StgValue><ssdm name="or_cond117"/></StgValue>
</operation>

<operation id="7418" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3544  %newSel157 = select i1 %sel_tmp356, i27 %storemerge_4_8, i27 %tmp_901

]]></Node>
<StgValue><ssdm name="newSel157"/></StgValue>
</operation>

<operation id="7419" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3545  %or_cond118 = or i1 %sel_tmp356, %sel_tmp352

]]></Node>
<StgValue><ssdm name="or_cond118"/></StgValue>
</operation>

<operation id="7420" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3546  %newSel158 = select i1 %or_cond117, i27 %newSel156, i27 %newSel157

]]></Node>
<StgValue><ssdm name="newSel158"/></StgValue>
</operation>

<operation id="7421" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:3547  %or_cond119 = or i1 %or_cond117, %or_cond118

]]></Node>
<StgValue><ssdm name="or_cond119"/></StgValue>
</operation>

<operation id="7422" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3548  %newSel159 = select i1 %or_cond119, i27 %newSel158, i27 0

]]></Node>
<StgValue><ssdm name="newSel159"/></StgValue>
</operation>

<operation id="7423" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4122  %ireg_V_5_7 = bitcast double %prefact_5_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_7"/></StgValue>
</operation>

<operation id="7424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4123  %tmp_954 = trunc i64 %ireg_V_5_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="7425" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4124  %tmp_955 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="7426" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4125  %p_Result_40_5_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_7"/></StgValue>
</operation>

<operation id="7427" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4126  %tmp_42_5_7 = zext i11 %p_Result_40_5_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_7"/></StgValue>
</operation>

<operation id="7428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4127  %tmp_956 = trunc i64 %ireg_V_5_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="7429" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4128  %tmp_162 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_956)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="7430" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4129  %p_Result_45_5_7 = zext i53 %tmp_162 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_7"/></StgValue>
</operation>

<operation id="7431" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4130  %man_V_1_5_7 = sub i54 0, %p_Result_45_5_7

]]></Node>
<StgValue><ssdm name="man_V_1_5_7"/></StgValue>
</operation>

<operation id="7432" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4131  %man_V_2_5_7 = select i1 %tmp_955, i54 %man_V_1_5_7, i54 %p_Result_45_5_7

]]></Node>
<StgValue><ssdm name="man_V_2_5_7"/></StgValue>
</operation>

<operation id="7433" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4132  %tmp_44_5_7 = icmp eq i63 %tmp_954, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="7434" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4133  %F2_5_7 = sub i12 1075, %tmp_42_5_7

]]></Node>
<StgValue><ssdm name="F2_5_7"/></StgValue>
</operation>

<operation id="7435" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4134  %tmp_46_5_7 = icmp sgt i12 %F2_5_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_7"/></StgValue>
</operation>

<operation id="7436" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4135  %tmp_47_5_7 = add i12 -14, %F2_5_7

]]></Node>
<StgValue><ssdm name="tmp_47_5_7"/></StgValue>
</operation>

<operation id="7437" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4136  %tmp_48_5_7 = sub i12 14, %F2_5_7

]]></Node>
<StgValue><ssdm name="tmp_48_5_7"/></StgValue>
</operation>

<operation id="7438" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4137  %sh_amt_5_7 = select i1 %tmp_46_5_7, i12 %tmp_47_5_7, i12 %tmp_48_5_7

]]></Node>
<StgValue><ssdm name="sh_amt_5_7"/></StgValue>
</operation>

<operation id="7439" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4138  %sh_amt_5_7_cast = sext i12 %sh_amt_5_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_7_cast"/></StgValue>
</operation>

<operation id="7440" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4139  %tmp_49_5_7 = icmp eq i12 %F2_5_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_7"/></StgValue>
</operation>

<operation id="7441" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4140  %tmp_957 = trunc i54 %man_V_2_5_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="7442" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4141  %tmp_51_5_7 = icmp ult i12 %sh_amt_5_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_7"/></StgValue>
</operation>

<operation id="7443" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4142  %tmp_53_5_7 = icmp ult i12 %sh_amt_5_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_7"/></StgValue>
</operation>

<operation id="7444" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4143  %tmp_54_5_7 = zext i32 %sh_amt_5_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_7"/></StgValue>
</operation>

<operation id="7445" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4144  %tmp_55_5_7 = ashr i54 %man_V_2_5_7, %tmp_54_5_7

]]></Node>
<StgValue><ssdm name="tmp_55_5_7"/></StgValue>
</operation>

<operation id="7446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4145  %tmp_958 = trunc i54 %tmp_55_5_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="7447" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4146  %storemerge_5_7 = select i1 %tmp_955, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_7"/></StgValue>
</operation>

<operation id="7448" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4147  %tmp_57_5_7 = sext i27 %tmp_957 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_7"/></StgValue>
</operation>

<operation id="7449" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4148  %tmp_58_5_7 = shl i32 %tmp_57_5_7, %sh_amt_5_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_7"/></StgValue>
</operation>

<operation id="7450" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4149  %tmp_959 = trunc i32 %tmp_58_5_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="7451" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4150  %sel_tmp414 = xor i1 %tmp_44_5_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp414"/></StgValue>
</operation>

<operation id="7452" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4151  %sel_tmp415 = and i1 %tmp_49_5_7, %sel_tmp414

]]></Node>
<StgValue><ssdm name="sel_tmp415"/></StgValue>
</operation>

<operation id="7453" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4152  %sel_tmp1156_demorgan = or i1 %tmp_44_5_7, %tmp_49_5_7

]]></Node>
<StgValue><ssdm name="sel_tmp1156_demorgan"/></StgValue>
</operation>

<operation id="7454" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4153  %sel_tmp416 = xor i1 %sel_tmp1156_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp416"/></StgValue>
</operation>

<operation id="7455" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4154  %sel_tmp417 = and i1 %tmp_46_5_7, %sel_tmp416

]]></Node>
<StgValue><ssdm name="sel_tmp417"/></StgValue>
</operation>

<operation id="7456" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4155  %sel_tmp418 = xor i1 %tmp_51_5_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp418"/></StgValue>
</operation>

<operation id="7457" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4156  %sel_tmp419 = and i1 %sel_tmp417, %sel_tmp418

]]></Node>
<StgValue><ssdm name="sel_tmp419"/></StgValue>
</operation>

<operation id="7458" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4157  %sel_tmp420 = and i1 %sel_tmp417, %tmp_51_5_7

]]></Node>
<StgValue><ssdm name="sel_tmp420"/></StgValue>
</operation>

<operation id="7459" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4158  %sel_tmp1171_demorgan = or i1 %sel_tmp1156_demorgan, %tmp_46_5_7

]]></Node>
<StgValue><ssdm name="sel_tmp1171_demorgan"/></StgValue>
</operation>

<operation id="7460" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4159  %sel_tmp421 = xor i1 %sel_tmp1171_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp421"/></StgValue>
</operation>

<operation id="7461" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4160  %sel_tmp422 = and i1 %tmp_53_5_7, %sel_tmp421

]]></Node>
<StgValue><ssdm name="sel_tmp422"/></StgValue>
</operation>

<operation id="7462" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4161  %newSel184 = select i1 %sel_tmp422, i27 %tmp_959, i27 %tmp_958

]]></Node>
<StgValue><ssdm name="newSel184"/></StgValue>
</operation>

<operation id="7463" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4162  %or_cond138 = or i1 %sel_tmp422, %sel_tmp420

]]></Node>
<StgValue><ssdm name="or_cond138"/></StgValue>
</operation>

<operation id="7464" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4163  %newSel185 = select i1 %sel_tmp419, i27 %storemerge_5_7, i27 %tmp_957

]]></Node>
<StgValue><ssdm name="newSel185"/></StgValue>
</operation>

<operation id="7465" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4164  %or_cond139 = or i1 %sel_tmp419, %sel_tmp415

]]></Node>
<StgValue><ssdm name="or_cond139"/></StgValue>
</operation>

<operation id="7466" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4165  %newSel186 = select i1 %or_cond138, i27 %newSel184, i27 %newSel185

]]></Node>
<StgValue><ssdm name="newSel186"/></StgValue>
</operation>

<operation id="7467" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4166  %or_cond140 = or i1 %or_cond138, %or_cond139

]]></Node>
<StgValue><ssdm name="or_cond140"/></StgValue>
</operation>

<operation id="7468" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4167  %newSel187 = select i1 %or_cond140, i27 %newSel186, i27 0

]]></Node>
<StgValue><ssdm name="newSel187"/></StgValue>
</operation>

<operation id="7469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4211  %ireg_V_5_8 = bitcast double %prefact_5_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5_8"/></StgValue>
</operation>

<operation id="7470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4212  %tmp_962 = trunc i64 %ireg_V_5_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="7471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4213  %tmp_963 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="7472" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4214  %p_Result_40_5_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_5_8"/></StgValue>
</operation>

<operation id="7473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4215  %tmp_42_5_8 = zext i11 %p_Result_40_5_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_5_8"/></StgValue>
</operation>

<operation id="7474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4216  %tmp_964 = trunc i64 %ireg_V_5_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="7475" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4217  %tmp_163 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_964)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="7476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4218  %p_Result_45_5_8 = zext i53 %tmp_163 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_5_8"/></StgValue>
</operation>

<operation id="7477" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4219  %man_V_1_5_8 = sub i54 0, %p_Result_45_5_8

]]></Node>
<StgValue><ssdm name="man_V_1_5_8"/></StgValue>
</operation>

<operation id="7478" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4220  %man_V_2_5_8 = select i1 %tmp_963, i54 %man_V_1_5_8, i54 %p_Result_45_5_8

]]></Node>
<StgValue><ssdm name="man_V_2_5_8"/></StgValue>
</operation>

<operation id="7479" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4221  %tmp_44_5_8 = icmp eq i63 %tmp_962, 0

]]></Node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="7480" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4222  %F2_5_8 = sub i12 1075, %tmp_42_5_8

]]></Node>
<StgValue><ssdm name="F2_5_8"/></StgValue>
</operation>

<operation id="7481" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4223  %tmp_46_5_8 = icmp sgt i12 %F2_5_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_5_8"/></StgValue>
</operation>

<operation id="7482" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4224  %tmp_47_5_8 = add i12 -14, %F2_5_8

]]></Node>
<StgValue><ssdm name="tmp_47_5_8"/></StgValue>
</operation>

<operation id="7483" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4225  %tmp_48_5_8 = sub i12 14, %F2_5_8

]]></Node>
<StgValue><ssdm name="tmp_48_5_8"/></StgValue>
</operation>

<operation id="7484" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4226  %sh_amt_5_8 = select i1 %tmp_46_5_8, i12 %tmp_47_5_8, i12 %tmp_48_5_8

]]></Node>
<StgValue><ssdm name="sh_amt_5_8"/></StgValue>
</operation>

<operation id="7485" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4227  %sh_amt_5_8_cast = sext i12 %sh_amt_5_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_8_cast"/></StgValue>
</operation>

<operation id="7486" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4228  %tmp_49_5_8 = icmp eq i12 %F2_5_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_5_8"/></StgValue>
</operation>

<operation id="7487" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4229  %tmp_965 = trunc i54 %man_V_2_5_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="7488" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4230  %tmp_51_5_8 = icmp ult i12 %sh_amt_5_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_5_8"/></StgValue>
</operation>

<operation id="7489" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4231  %tmp_53_5_8 = icmp ult i12 %sh_amt_5_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_5_8"/></StgValue>
</operation>

<operation id="7490" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4232  %tmp_54_5_8 = zext i32 %sh_amt_5_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_5_8"/></StgValue>
</operation>

<operation id="7491" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4233  %tmp_55_5_8 = ashr i54 %man_V_2_5_8, %tmp_54_5_8

]]></Node>
<StgValue><ssdm name="tmp_55_5_8"/></StgValue>
</operation>

<operation id="7492" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4234  %tmp_966 = trunc i54 %tmp_55_5_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="7493" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4235  %storemerge_5_8 = select i1 %tmp_963, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_5_8"/></StgValue>
</operation>

<operation id="7494" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4236  %tmp_57_5_8 = sext i27 %tmp_965 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_5_8"/></StgValue>
</operation>

<operation id="7495" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4237  %tmp_58_5_8 = shl i32 %tmp_57_5_8, %sh_amt_5_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_5_8"/></StgValue>
</operation>

<operation id="7496" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4238  %tmp_967 = trunc i32 %tmp_58_5_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="7497" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4239  %sel_tmp423 = xor i1 %tmp_44_5_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp423"/></StgValue>
</operation>

<operation id="7498" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4240  %sel_tmp424 = and i1 %tmp_49_5_8, %sel_tmp423

]]></Node>
<StgValue><ssdm name="sel_tmp424"/></StgValue>
</operation>

<operation id="7499" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4241  %sel_tmp1181_demorgan = or i1 %tmp_44_5_8, %tmp_49_5_8

]]></Node>
<StgValue><ssdm name="sel_tmp1181_demorgan"/></StgValue>
</operation>

<operation id="7500" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4242  %sel_tmp425 = xor i1 %sel_tmp1181_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp425"/></StgValue>
</operation>

<operation id="7501" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4243  %sel_tmp426 = and i1 %tmp_46_5_8, %sel_tmp425

]]></Node>
<StgValue><ssdm name="sel_tmp426"/></StgValue>
</operation>

<operation id="7502" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4244  %sel_tmp427 = xor i1 %tmp_51_5_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp427"/></StgValue>
</operation>

<operation id="7503" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4245  %sel_tmp428 = and i1 %sel_tmp426, %sel_tmp427

]]></Node>
<StgValue><ssdm name="sel_tmp428"/></StgValue>
</operation>

<operation id="7504" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4246  %sel_tmp429 = and i1 %sel_tmp426, %tmp_51_5_8

]]></Node>
<StgValue><ssdm name="sel_tmp429"/></StgValue>
</operation>

<operation id="7505" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4247  %sel_tmp1196_demorgan = or i1 %sel_tmp1181_demorgan, %tmp_46_5_8

]]></Node>
<StgValue><ssdm name="sel_tmp1196_demorgan"/></StgValue>
</operation>

<operation id="7506" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4248  %sel_tmp430 = xor i1 %sel_tmp1196_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp430"/></StgValue>
</operation>

<operation id="7507" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4249  %sel_tmp431 = and i1 %tmp_53_5_8, %sel_tmp430

]]></Node>
<StgValue><ssdm name="sel_tmp431"/></StgValue>
</operation>

<operation id="7508" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4250  %newSel188 = select i1 %sel_tmp431, i27 %tmp_967, i27 %tmp_966

]]></Node>
<StgValue><ssdm name="newSel188"/></StgValue>
</operation>

<operation id="7509" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4251  %or_cond141 = or i1 %sel_tmp431, %sel_tmp429

]]></Node>
<StgValue><ssdm name="or_cond141"/></StgValue>
</operation>

<operation id="7510" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4252  %newSel189 = select i1 %sel_tmp428, i27 %storemerge_5_8, i27 %tmp_965

]]></Node>
<StgValue><ssdm name="newSel189"/></StgValue>
</operation>

<operation id="7511" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4253  %or_cond142 = or i1 %sel_tmp428, %sel_tmp424

]]></Node>
<StgValue><ssdm name="or_cond142"/></StgValue>
</operation>

<operation id="7512" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4254  %newSel190 = select i1 %or_cond141, i27 %newSel188, i27 %newSel189

]]></Node>
<StgValue><ssdm name="newSel190"/></StgValue>
</operation>

<operation id="7513" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4255  %or_cond143 = or i1 %or_cond141, %or_cond142

]]></Node>
<StgValue><ssdm name="or_cond143"/></StgValue>
</operation>

<operation id="7514" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4256  %newSel191 = select i1 %or_cond143, i27 %newSel190, i27 0

]]></Node>
<StgValue><ssdm name="newSel191"/></StgValue>
</operation>

<operation id="7515" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4741  %ireg_V_6_5 = bitcast double %prefact_6_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_5"/></StgValue>
</operation>

<operation id="7516" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4742  %tmp_1010 = trunc i64 %ireg_V_6_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="7517" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4743  %tmp_1011 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="7518" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4744  %p_Result_40_6_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_5"/></StgValue>
</operation>

<operation id="7519" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4745  %tmp_42_6_5 = zext i11 %p_Result_40_6_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_5"/></StgValue>
</operation>

<operation id="7520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4746  %tmp_1012 = trunc i64 %ireg_V_6_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="7521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4747  %tmp_169 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1012)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="7522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4748  %p_Result_45_6_5 = zext i53 %tmp_169 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_5"/></StgValue>
</operation>

<operation id="7523" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4749  %man_V_1_6_5 = sub i54 0, %p_Result_45_6_5

]]></Node>
<StgValue><ssdm name="man_V_1_6_5"/></StgValue>
</operation>

<operation id="7524" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4750  %man_V_2_6_5 = select i1 %tmp_1011, i54 %man_V_1_6_5, i54 %p_Result_45_6_5

]]></Node>
<StgValue><ssdm name="man_V_2_6_5"/></StgValue>
</operation>

<operation id="7525" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4751  %tmp_44_6_5 = icmp eq i63 %tmp_1010, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="7526" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4752  %F2_6_5 = sub i12 1075, %tmp_42_6_5

]]></Node>
<StgValue><ssdm name="F2_6_5"/></StgValue>
</operation>

<operation id="7527" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4753  %tmp_46_6_5 = icmp sgt i12 %F2_6_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_5"/></StgValue>
</operation>

<operation id="7528" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4754  %tmp_47_6_5 = add i12 -14, %F2_6_5

]]></Node>
<StgValue><ssdm name="tmp_47_6_5"/></StgValue>
</operation>

<operation id="7529" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4755  %tmp_48_6_5 = sub i12 14, %F2_6_5

]]></Node>
<StgValue><ssdm name="tmp_48_6_5"/></StgValue>
</operation>

<operation id="7530" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4756  %sh_amt_6_5 = select i1 %tmp_46_6_5, i12 %tmp_47_6_5, i12 %tmp_48_6_5

]]></Node>
<StgValue><ssdm name="sh_amt_6_5"/></StgValue>
</operation>

<operation id="7531" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4757  %sh_amt_6_5_cast = sext i12 %sh_amt_6_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_5_cast"/></StgValue>
</operation>

<operation id="7532" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4758  %tmp_49_6_5 = icmp eq i12 %F2_6_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_5"/></StgValue>
</operation>

<operation id="7533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4759  %tmp_1013 = trunc i54 %man_V_2_6_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="7534" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4760  %tmp_51_6_5 = icmp ult i12 %sh_amt_6_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_5"/></StgValue>
</operation>

<operation id="7535" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4761  %tmp_53_6_5 = icmp ult i12 %sh_amt_6_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_5"/></StgValue>
</operation>

<operation id="7536" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4762  %tmp_54_6_5 = zext i32 %sh_amt_6_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_5"/></StgValue>
</operation>

<operation id="7537" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4763  %tmp_55_6_5 = ashr i54 %man_V_2_6_5, %tmp_54_6_5

]]></Node>
<StgValue><ssdm name="tmp_55_6_5"/></StgValue>
</operation>

<operation id="7538" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4764  %tmp_1014 = trunc i54 %tmp_55_6_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="7539" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4765  %storemerge_6_5 = select i1 %tmp_1011, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_5"/></StgValue>
</operation>

<operation id="7540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4766  %tmp_57_6_5 = sext i27 %tmp_1013 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_5"/></StgValue>
</operation>

<operation id="7541" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4767  %tmp_58_6_5 = shl i32 %tmp_57_6_5, %sh_amt_6_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_5"/></StgValue>
</operation>

<operation id="7542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4768  %tmp_1015 = trunc i32 %tmp_58_6_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="7543" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4769  %sel_tmp477 = xor i1 %tmp_44_6_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp477"/></StgValue>
</operation>

<operation id="7544" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4770  %sel_tmp478 = and i1 %tmp_49_6_5, %sel_tmp477

]]></Node>
<StgValue><ssdm name="sel_tmp478"/></StgValue>
</operation>

<operation id="7545" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4771  %sel_tmp1331_demorgan = or i1 %tmp_44_6_5, %tmp_49_6_5

]]></Node>
<StgValue><ssdm name="sel_tmp1331_demorgan"/></StgValue>
</operation>

<operation id="7546" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4772  %sel_tmp479 = xor i1 %sel_tmp1331_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp479"/></StgValue>
</operation>

<operation id="7547" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4773  %sel_tmp480 = and i1 %tmp_46_6_5, %sel_tmp479

]]></Node>
<StgValue><ssdm name="sel_tmp480"/></StgValue>
</operation>

<operation id="7548" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4774  %sel_tmp481 = xor i1 %tmp_51_6_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp481"/></StgValue>
</operation>

<operation id="7549" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4775  %sel_tmp482 = and i1 %sel_tmp480, %sel_tmp481

]]></Node>
<StgValue><ssdm name="sel_tmp482"/></StgValue>
</operation>

<operation id="7550" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4776  %sel_tmp483 = and i1 %sel_tmp480, %tmp_51_6_5

]]></Node>
<StgValue><ssdm name="sel_tmp483"/></StgValue>
</operation>

<operation id="7551" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4777  %sel_tmp1346_demorgan = or i1 %sel_tmp1331_demorgan, %tmp_46_6_5

]]></Node>
<StgValue><ssdm name="sel_tmp1346_demorgan"/></StgValue>
</operation>

<operation id="7552" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4778  %sel_tmp484 = xor i1 %sel_tmp1346_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp484"/></StgValue>
</operation>

<operation id="7553" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4779  %sel_tmp485 = and i1 %tmp_53_6_5, %sel_tmp484

]]></Node>
<StgValue><ssdm name="sel_tmp485"/></StgValue>
</operation>

<operation id="7554" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4780  %newSel212 = select i1 %sel_tmp485, i27 %tmp_1015, i27 %tmp_1014

]]></Node>
<StgValue><ssdm name="newSel212"/></StgValue>
</operation>

<operation id="7555" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4781  %or_cond159 = or i1 %sel_tmp485, %sel_tmp483

]]></Node>
<StgValue><ssdm name="or_cond159"/></StgValue>
</operation>

<operation id="7556" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4782  %newSel213 = select i1 %sel_tmp482, i27 %storemerge_6_5, i27 %tmp_1013

]]></Node>
<StgValue><ssdm name="newSel213"/></StgValue>
</operation>

<operation id="7557" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4783  %or_cond160 = or i1 %sel_tmp482, %sel_tmp478

]]></Node>
<StgValue><ssdm name="or_cond160"/></StgValue>
</operation>

<operation id="7558" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4784  %newSel214 = select i1 %or_cond159, i27 %newSel212, i27 %newSel213

]]></Node>
<StgValue><ssdm name="newSel214"/></StgValue>
</operation>

<operation id="7559" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4785  %or_cond161 = or i1 %or_cond159, %or_cond160

]]></Node>
<StgValue><ssdm name="or_cond161"/></StgValue>
</operation>

<operation id="7560" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4786  %newSel215 = select i1 %or_cond161, i27 %newSel214, i27 0

]]></Node>
<StgValue><ssdm name="newSel215"/></StgValue>
</operation>

<operation id="7561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4830  %ireg_V_6_7 = bitcast double %prefact_6_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_7"/></StgValue>
</operation>

<operation id="7562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4831  %tmp_1018 = trunc i64 %ireg_V_6_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="7563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4832  %tmp_1019 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="7564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4833  %p_Result_40_6_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_7"/></StgValue>
</operation>

<operation id="7565" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4834  %tmp_42_6_7 = zext i11 %p_Result_40_6_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_7"/></StgValue>
</operation>

<operation id="7566" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4835  %tmp_1020 = trunc i64 %ireg_V_6_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="7567" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4836  %tmp_170 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1020)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="7568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4837  %p_Result_45_6_7 = zext i53 %tmp_170 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_7"/></StgValue>
</operation>

<operation id="7569" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4838  %man_V_1_6_7 = sub i54 0, %p_Result_45_6_7

]]></Node>
<StgValue><ssdm name="man_V_1_6_7"/></StgValue>
</operation>

<operation id="7570" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4839  %man_V_2_6_7 = select i1 %tmp_1019, i54 %man_V_1_6_7, i54 %p_Result_45_6_7

]]></Node>
<StgValue><ssdm name="man_V_2_6_7"/></StgValue>
</operation>

<operation id="7571" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4840  %tmp_44_6_7 = icmp eq i63 %tmp_1018, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="7572" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4841  %F2_6_7 = sub i12 1075, %tmp_42_6_7

]]></Node>
<StgValue><ssdm name="F2_6_7"/></StgValue>
</operation>

<operation id="7573" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4842  %tmp_46_6_7 = icmp sgt i12 %F2_6_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_7"/></StgValue>
</operation>

<operation id="7574" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4843  %tmp_47_6_7 = add i12 -14, %F2_6_7

]]></Node>
<StgValue><ssdm name="tmp_47_6_7"/></StgValue>
</operation>

<operation id="7575" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4844  %tmp_48_6_7 = sub i12 14, %F2_6_7

]]></Node>
<StgValue><ssdm name="tmp_48_6_7"/></StgValue>
</operation>

<operation id="7576" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4845  %sh_amt_6_7 = select i1 %tmp_46_6_7, i12 %tmp_47_6_7, i12 %tmp_48_6_7

]]></Node>
<StgValue><ssdm name="sh_amt_6_7"/></StgValue>
</operation>

<operation id="7577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4846  %sh_amt_6_7_cast = sext i12 %sh_amt_6_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_7_cast"/></StgValue>
</operation>

<operation id="7578" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4847  %tmp_49_6_7 = icmp eq i12 %F2_6_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_7"/></StgValue>
</operation>

<operation id="7579" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4848  %tmp_1021 = trunc i54 %man_V_2_6_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="7580" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4849  %tmp_51_6_7 = icmp ult i12 %sh_amt_6_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_7"/></StgValue>
</operation>

<operation id="7581" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4850  %tmp_53_6_7 = icmp ult i12 %sh_amt_6_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_7"/></StgValue>
</operation>

<operation id="7582" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4851  %tmp_54_6_7 = zext i32 %sh_amt_6_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_7"/></StgValue>
</operation>

<operation id="7583" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4852  %tmp_55_6_7 = ashr i54 %man_V_2_6_7, %tmp_54_6_7

]]></Node>
<StgValue><ssdm name="tmp_55_6_7"/></StgValue>
</operation>

<operation id="7584" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4853  %tmp_1022 = trunc i54 %tmp_55_6_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="7585" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4854  %storemerge_6_7 = select i1 %tmp_1019, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_7"/></StgValue>
</operation>

<operation id="7586" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4855  %tmp_57_6_7 = sext i27 %tmp_1021 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_7"/></StgValue>
</operation>

<operation id="7587" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4856  %tmp_58_6_7 = shl i32 %tmp_57_6_7, %sh_amt_6_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_7"/></StgValue>
</operation>

<operation id="7588" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4857  %tmp_1023 = trunc i32 %tmp_58_6_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="7589" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4858  %sel_tmp486 = xor i1 %tmp_44_6_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp486"/></StgValue>
</operation>

<operation id="7590" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4859  %sel_tmp487 = and i1 %tmp_49_6_7, %sel_tmp486

]]></Node>
<StgValue><ssdm name="sel_tmp487"/></StgValue>
</operation>

<operation id="7591" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4860  %sel_tmp1356_demorgan = or i1 %tmp_44_6_7, %tmp_49_6_7

]]></Node>
<StgValue><ssdm name="sel_tmp1356_demorgan"/></StgValue>
</operation>

<operation id="7592" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4861  %sel_tmp488 = xor i1 %sel_tmp1356_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp488"/></StgValue>
</operation>

<operation id="7593" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4862  %sel_tmp489 = and i1 %tmp_46_6_7, %sel_tmp488

]]></Node>
<StgValue><ssdm name="sel_tmp489"/></StgValue>
</operation>

<operation id="7594" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4863  %sel_tmp490 = xor i1 %tmp_51_6_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp490"/></StgValue>
</operation>

<operation id="7595" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4864  %sel_tmp491 = and i1 %sel_tmp489, %sel_tmp490

]]></Node>
<StgValue><ssdm name="sel_tmp491"/></StgValue>
</operation>

<operation id="7596" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4865  %sel_tmp492 = and i1 %sel_tmp489, %tmp_51_6_7

]]></Node>
<StgValue><ssdm name="sel_tmp492"/></StgValue>
</operation>

<operation id="7597" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4866  %sel_tmp1371_demorgan = or i1 %sel_tmp1356_demorgan, %tmp_46_6_7

]]></Node>
<StgValue><ssdm name="sel_tmp1371_demorgan"/></StgValue>
</operation>

<operation id="7598" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4867  %sel_tmp493 = xor i1 %sel_tmp1371_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp493"/></StgValue>
</operation>

<operation id="7599" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4868  %sel_tmp494 = and i1 %tmp_53_6_7, %sel_tmp493

]]></Node>
<StgValue><ssdm name="sel_tmp494"/></StgValue>
</operation>

<operation id="7600" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4869  %newSel216 = select i1 %sel_tmp494, i27 %tmp_1023, i27 %tmp_1022

]]></Node>
<StgValue><ssdm name="newSel216"/></StgValue>
</operation>

<operation id="7601" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4870  %or_cond162 = or i1 %sel_tmp494, %sel_tmp492

]]></Node>
<StgValue><ssdm name="or_cond162"/></StgValue>
</operation>

<operation id="7602" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4871  %newSel217 = select i1 %sel_tmp491, i27 %storemerge_6_7, i27 %tmp_1021

]]></Node>
<StgValue><ssdm name="newSel217"/></StgValue>
</operation>

<operation id="7603" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4872  %or_cond163 = or i1 %sel_tmp491, %sel_tmp487

]]></Node>
<StgValue><ssdm name="or_cond163"/></StgValue>
</operation>

<operation id="7604" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4873  %newSel218 = select i1 %or_cond162, i27 %newSel216, i27 %newSel217

]]></Node>
<StgValue><ssdm name="newSel218"/></StgValue>
</operation>

<operation id="7605" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4874  %or_cond164 = or i1 %or_cond162, %or_cond163

]]></Node>
<StgValue><ssdm name="or_cond164"/></StgValue>
</operation>

<operation id="7606" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4875  %newSel219 = select i1 %or_cond164, i27 %newSel218, i27 0

]]></Node>
<StgValue><ssdm name="newSel219"/></StgValue>
</operation>

<operation id="7607" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4919  %ireg_V_6_8 = bitcast double %prefact_6_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6_8"/></StgValue>
</operation>

<operation id="7608" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4920  %tmp_1026 = trunc i64 %ireg_V_6_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="7609" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4921  %tmp_1027 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="7610" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4922  %p_Result_40_6_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_6_8"/></StgValue>
</operation>

<operation id="7611" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:4923  %tmp_42_6_8 = zext i11 %p_Result_40_6_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_6_8"/></StgValue>
</operation>

<operation id="7612" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:4924  %tmp_1028 = trunc i64 %ireg_V_6_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="7613" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:4925  %tmp_171 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1028)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="7614" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:4926  %p_Result_45_6_8 = zext i53 %tmp_171 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_6_8"/></StgValue>
</operation>

<operation id="7615" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4927  %man_V_1_6_8 = sub i54 0, %p_Result_45_6_8

]]></Node>
<StgValue><ssdm name="man_V_1_6_8"/></StgValue>
</operation>

<operation id="7616" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4928  %man_V_2_6_8 = select i1 %tmp_1027, i54 %man_V_1_6_8, i54 %p_Result_45_6_8

]]></Node>
<StgValue><ssdm name="man_V_2_6_8"/></StgValue>
</operation>

<operation id="7617" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:4929  %tmp_44_6_8 = icmp eq i63 %tmp_1026, 0

]]></Node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="7618" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4930  %F2_6_8 = sub i12 1075, %tmp_42_6_8

]]></Node>
<StgValue><ssdm name="F2_6_8"/></StgValue>
</operation>

<operation id="7619" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4931  %tmp_46_6_8 = icmp sgt i12 %F2_6_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_6_8"/></StgValue>
</operation>

<operation id="7620" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4932  %tmp_47_6_8 = add i12 -14, %F2_6_8

]]></Node>
<StgValue><ssdm name="tmp_47_6_8"/></StgValue>
</operation>

<operation id="7621" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4933  %tmp_48_6_8 = sub i12 14, %F2_6_8

]]></Node>
<StgValue><ssdm name="tmp_48_6_8"/></StgValue>
</operation>

<operation id="7622" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4934  %sh_amt_6_8 = select i1 %tmp_46_6_8, i12 %tmp_47_6_8, i12 %tmp_48_6_8

]]></Node>
<StgValue><ssdm name="sh_amt_6_8"/></StgValue>
</operation>

<operation id="7623" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4935  %sh_amt_6_8_cast = sext i12 %sh_amt_6_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_8_cast"/></StgValue>
</operation>

<operation id="7624" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4936  %tmp_49_6_8 = icmp eq i12 %F2_6_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_6_8"/></StgValue>
</operation>

<operation id="7625" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4937  %tmp_1029 = trunc i54 %man_V_2_6_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="7626" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4938  %tmp_51_6_8 = icmp ult i12 %sh_amt_6_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_6_8"/></StgValue>
</operation>

<operation id="7627" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:4939  %tmp_53_6_8 = icmp ult i12 %sh_amt_6_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_6_8"/></StgValue>
</operation>

<operation id="7628" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4940  %tmp_54_6_8 = zext i32 %sh_amt_6_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_6_8"/></StgValue>
</operation>

<operation id="7629" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4941  %tmp_55_6_8 = ashr i54 %man_V_2_6_8, %tmp_54_6_8

]]></Node>
<StgValue><ssdm name="tmp_55_6_8"/></StgValue>
</operation>

<operation id="7630" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:4942  %tmp_1030 = trunc i54 %tmp_55_6_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="7631" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4943  %storemerge_6_8 = select i1 %tmp_1027, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_6_8"/></StgValue>
</operation>

<operation id="7632" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4944  %tmp_57_6_8 = sext i27 %tmp_1029 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_6_8"/></StgValue>
</operation>

<operation id="7633" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4945  %tmp_58_6_8 = shl i32 %tmp_57_6_8, %sh_amt_6_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_6_8"/></StgValue>
</operation>

<operation id="7634" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4946  %tmp_1031 = trunc i32 %tmp_58_6_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="7635" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4947  %sel_tmp495 = xor i1 %tmp_44_6_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp495"/></StgValue>
</operation>

<operation id="7636" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4948  %sel_tmp496 = and i1 %tmp_49_6_8, %sel_tmp495

]]></Node>
<StgValue><ssdm name="sel_tmp496"/></StgValue>
</operation>

<operation id="7637" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4949  %sel_tmp1381_demorgan = or i1 %tmp_44_6_8, %tmp_49_6_8

]]></Node>
<StgValue><ssdm name="sel_tmp1381_demorgan"/></StgValue>
</operation>

<operation id="7638" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4950  %sel_tmp497 = xor i1 %sel_tmp1381_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp497"/></StgValue>
</operation>

<operation id="7639" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4951  %sel_tmp498 = and i1 %tmp_46_6_8, %sel_tmp497

]]></Node>
<StgValue><ssdm name="sel_tmp498"/></StgValue>
</operation>

<operation id="7640" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4952  %sel_tmp499 = xor i1 %tmp_51_6_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp499"/></StgValue>
</operation>

<operation id="7641" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4953  %sel_tmp500 = and i1 %sel_tmp498, %sel_tmp499

]]></Node>
<StgValue><ssdm name="sel_tmp500"/></StgValue>
</operation>

<operation id="7642" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4954  %sel_tmp501 = and i1 %sel_tmp498, %tmp_51_6_8

]]></Node>
<StgValue><ssdm name="sel_tmp501"/></StgValue>
</operation>

<operation id="7643" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4955  %sel_tmp1396_demorgan = or i1 %sel_tmp1381_demorgan, %tmp_46_6_8

]]></Node>
<StgValue><ssdm name="sel_tmp1396_demorgan"/></StgValue>
</operation>

<operation id="7644" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4956  %sel_tmp502 = xor i1 %sel_tmp1396_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp502"/></StgValue>
</operation>

<operation id="7645" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4957  %sel_tmp503 = and i1 %tmp_53_6_8, %sel_tmp502

]]></Node>
<StgValue><ssdm name="sel_tmp503"/></StgValue>
</operation>

<operation id="7646" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4958  %newSel220 = select i1 %sel_tmp503, i27 %tmp_1031, i27 %tmp_1030

]]></Node>
<StgValue><ssdm name="newSel220"/></StgValue>
</operation>

<operation id="7647" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4959  %or_cond165 = or i1 %sel_tmp503, %sel_tmp501

]]></Node>
<StgValue><ssdm name="or_cond165"/></StgValue>
</operation>

<operation id="7648" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4960  %newSel221 = select i1 %sel_tmp500, i27 %storemerge_6_8, i27 %tmp_1029

]]></Node>
<StgValue><ssdm name="newSel221"/></StgValue>
</operation>

<operation id="7649" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4961  %or_cond166 = or i1 %sel_tmp500, %sel_tmp496

]]></Node>
<StgValue><ssdm name="or_cond166"/></StgValue>
</operation>

<operation id="7650" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4962  %newSel222 = select i1 %or_cond165, i27 %newSel220, i27 %newSel221

]]></Node>
<StgValue><ssdm name="newSel222"/></StgValue>
</operation>

<operation id="7651" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:4963  %or_cond167 = or i1 %or_cond165, %or_cond166

]]></Node>
<StgValue><ssdm name="or_cond167"/></StgValue>
</operation>

<operation id="7652" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4964  %newSel223 = select i1 %or_cond167, i27 %newSel222, i27 0

]]></Node>
<StgValue><ssdm name="newSel223"/></StgValue>
</operation>

<operation id="7653" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5449  %ireg_V_7_5 = bitcast double %prefact_7_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_5"/></StgValue>
</operation>

<operation id="7654" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5450  %tmp_1074 = trunc i64 %ireg_V_7_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="7655" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5451  %tmp_1075 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="7656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5452  %p_Result_40_7_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_5"/></StgValue>
</operation>

<operation id="7657" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5453  %tmp_42_7_5 = zext i11 %p_Result_40_7_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_5"/></StgValue>
</operation>

<operation id="7658" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5454  %tmp_1076 = trunc i64 %ireg_V_7_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="7659" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5455  %tmp_177 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1076)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="7660" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5456  %p_Result_45_7_5 = zext i53 %tmp_177 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_5"/></StgValue>
</operation>

<operation id="7661" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5457  %man_V_1_7_5 = sub i54 0, %p_Result_45_7_5

]]></Node>
<StgValue><ssdm name="man_V_1_7_5"/></StgValue>
</operation>

<operation id="7662" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5458  %man_V_2_7_5 = select i1 %tmp_1075, i54 %man_V_1_7_5, i54 %p_Result_45_7_5

]]></Node>
<StgValue><ssdm name="man_V_2_7_5"/></StgValue>
</operation>

<operation id="7663" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5459  %tmp_44_7_5 = icmp eq i63 %tmp_1074, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="7664" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5460  %F2_7_5 = sub i12 1075, %tmp_42_7_5

]]></Node>
<StgValue><ssdm name="F2_7_5"/></StgValue>
</operation>

<operation id="7665" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5461  %tmp_46_7_5 = icmp sgt i12 %F2_7_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_5"/></StgValue>
</operation>

<operation id="7666" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5462  %tmp_47_7_5 = add i12 -14, %F2_7_5

]]></Node>
<StgValue><ssdm name="tmp_47_7_5"/></StgValue>
</operation>

<operation id="7667" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5463  %tmp_48_7_5 = sub i12 14, %F2_7_5

]]></Node>
<StgValue><ssdm name="tmp_48_7_5"/></StgValue>
</operation>

<operation id="7668" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5464  %sh_amt_7_5 = select i1 %tmp_46_7_5, i12 %tmp_47_7_5, i12 %tmp_48_7_5

]]></Node>
<StgValue><ssdm name="sh_amt_7_5"/></StgValue>
</operation>

<operation id="7669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5465  %sh_amt_7_5_cast = sext i12 %sh_amt_7_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_5_cast"/></StgValue>
</operation>

<operation id="7670" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5466  %tmp_49_7_5 = icmp eq i12 %F2_7_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_5"/></StgValue>
</operation>

<operation id="7671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5467  %tmp_1077 = trunc i54 %man_V_2_7_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="7672" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5468  %tmp_51_7_5 = icmp ult i12 %sh_amt_7_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_5"/></StgValue>
</operation>

<operation id="7673" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5469  %tmp_53_7_5 = icmp ult i12 %sh_amt_7_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_5"/></StgValue>
</operation>

<operation id="7674" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5470  %tmp_54_7_5 = zext i32 %sh_amt_7_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_5"/></StgValue>
</operation>

<operation id="7675" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5471  %tmp_55_7_5 = ashr i54 %man_V_2_7_5, %tmp_54_7_5

]]></Node>
<StgValue><ssdm name="tmp_55_7_5"/></StgValue>
</operation>

<operation id="7676" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5472  %tmp_1078 = trunc i54 %tmp_55_7_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="7677" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5473  %storemerge_7_5 = select i1 %tmp_1075, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_5"/></StgValue>
</operation>

<operation id="7678" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5474  %tmp_57_7_5 = sext i27 %tmp_1077 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_5"/></StgValue>
</operation>

<operation id="7679" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5475  %tmp_58_7_5 = shl i32 %tmp_57_7_5, %sh_amt_7_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_5"/></StgValue>
</operation>

<operation id="7680" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5476  %tmp_1079 = trunc i32 %tmp_58_7_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="7681" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5477  %sel_tmp549 = xor i1 %tmp_44_7_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp549"/></StgValue>
</operation>

<operation id="7682" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5478  %sel_tmp550 = and i1 %tmp_49_7_5, %sel_tmp549

]]></Node>
<StgValue><ssdm name="sel_tmp550"/></StgValue>
</operation>

<operation id="7683" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5479  %sel_tmp1531_demorgan = or i1 %tmp_44_7_5, %tmp_49_7_5

]]></Node>
<StgValue><ssdm name="sel_tmp1531_demorgan"/></StgValue>
</operation>

<operation id="7684" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5480  %sel_tmp551 = xor i1 %sel_tmp1531_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp551"/></StgValue>
</operation>

<operation id="7685" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5481  %sel_tmp552 = and i1 %tmp_46_7_5, %sel_tmp551

]]></Node>
<StgValue><ssdm name="sel_tmp552"/></StgValue>
</operation>

<operation id="7686" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5482  %sel_tmp553 = xor i1 %tmp_51_7_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp553"/></StgValue>
</operation>

<operation id="7687" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5483  %sel_tmp554 = and i1 %sel_tmp552, %sel_tmp553

]]></Node>
<StgValue><ssdm name="sel_tmp554"/></StgValue>
</operation>

<operation id="7688" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5484  %sel_tmp555 = and i1 %sel_tmp552, %tmp_51_7_5

]]></Node>
<StgValue><ssdm name="sel_tmp555"/></StgValue>
</operation>

<operation id="7689" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5485  %sel_tmp1546_demorgan = or i1 %sel_tmp1531_demorgan, %tmp_46_7_5

]]></Node>
<StgValue><ssdm name="sel_tmp1546_demorgan"/></StgValue>
</operation>

<operation id="7690" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5486  %sel_tmp556 = xor i1 %sel_tmp1546_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp556"/></StgValue>
</operation>

<operation id="7691" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5487  %sel_tmp557 = and i1 %tmp_53_7_5, %sel_tmp556

]]></Node>
<StgValue><ssdm name="sel_tmp557"/></StgValue>
</operation>

<operation id="7692" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5488  %newSel244 = select i1 %sel_tmp557, i27 %tmp_1079, i27 %tmp_1078

]]></Node>
<StgValue><ssdm name="newSel244"/></StgValue>
</operation>

<operation id="7693" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5489  %or_cond183 = or i1 %sel_tmp557, %sel_tmp555

]]></Node>
<StgValue><ssdm name="or_cond183"/></StgValue>
</operation>

<operation id="7694" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5490  %newSel245 = select i1 %sel_tmp554, i27 %storemerge_7_5, i27 %tmp_1077

]]></Node>
<StgValue><ssdm name="newSel245"/></StgValue>
</operation>

<operation id="7695" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5491  %or_cond184 = or i1 %sel_tmp554, %sel_tmp550

]]></Node>
<StgValue><ssdm name="or_cond184"/></StgValue>
</operation>

<operation id="7696" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5492  %newSel246 = select i1 %or_cond183, i27 %newSel244, i27 %newSel245

]]></Node>
<StgValue><ssdm name="newSel246"/></StgValue>
</operation>

<operation id="7697" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5493  %or_cond185 = or i1 %or_cond183, %or_cond184

]]></Node>
<StgValue><ssdm name="or_cond185"/></StgValue>
</operation>

<operation id="7698" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5494  %newSel247 = select i1 %or_cond185, i27 %newSel246, i27 0

]]></Node>
<StgValue><ssdm name="newSel247"/></StgValue>
</operation>

<operation id="7699" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5538  %ireg_V_7_6 = bitcast double %prefact_7_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_6"/></StgValue>
</operation>

<operation id="7700" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5539  %tmp_1082 = trunc i64 %ireg_V_7_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="7701" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5540  %tmp_1083 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="7702" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5541  %p_Result_40_7_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_6"/></StgValue>
</operation>

<operation id="7703" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5542  %tmp_42_7_6 = zext i11 %p_Result_40_7_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_6"/></StgValue>
</operation>

<operation id="7704" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5543  %tmp_1084 = trunc i64 %ireg_V_7_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="7705" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5544  %tmp_178 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1084)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="7706" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5545  %p_Result_45_7_6 = zext i53 %tmp_178 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_6"/></StgValue>
</operation>

<operation id="7707" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5546  %man_V_1_7_6 = sub i54 0, %p_Result_45_7_6

]]></Node>
<StgValue><ssdm name="man_V_1_7_6"/></StgValue>
</operation>

<operation id="7708" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5547  %man_V_2_7_6 = select i1 %tmp_1083, i54 %man_V_1_7_6, i54 %p_Result_45_7_6

]]></Node>
<StgValue><ssdm name="man_V_2_7_6"/></StgValue>
</operation>

<operation id="7709" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5548  %tmp_44_7_6 = icmp eq i63 %tmp_1082, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="7710" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5549  %F2_7_6 = sub i12 1075, %tmp_42_7_6

]]></Node>
<StgValue><ssdm name="F2_7_6"/></StgValue>
</operation>

<operation id="7711" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5550  %tmp_46_7_6 = icmp sgt i12 %F2_7_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_6"/></StgValue>
</operation>

<operation id="7712" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5551  %tmp_47_7_6 = add i12 -14, %F2_7_6

]]></Node>
<StgValue><ssdm name="tmp_47_7_6"/></StgValue>
</operation>

<operation id="7713" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5552  %tmp_48_7_6 = sub i12 14, %F2_7_6

]]></Node>
<StgValue><ssdm name="tmp_48_7_6"/></StgValue>
</operation>

<operation id="7714" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5553  %sh_amt_7_6 = select i1 %tmp_46_7_6, i12 %tmp_47_7_6, i12 %tmp_48_7_6

]]></Node>
<StgValue><ssdm name="sh_amt_7_6"/></StgValue>
</operation>

<operation id="7715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5554  %sh_amt_7_6_cast = sext i12 %sh_amt_7_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_6_cast"/></StgValue>
</operation>

<operation id="7716" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5555  %tmp_49_7_6 = icmp eq i12 %F2_7_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_6"/></StgValue>
</operation>

<operation id="7717" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5556  %tmp_1085 = trunc i54 %man_V_2_7_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="7718" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5557  %tmp_51_7_6 = icmp ult i12 %sh_amt_7_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_6"/></StgValue>
</operation>

<operation id="7719" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5558  %tmp_53_7_6 = icmp ult i12 %sh_amt_7_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_6"/></StgValue>
</operation>

<operation id="7720" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5559  %tmp_54_7_6 = zext i32 %sh_amt_7_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_6"/></StgValue>
</operation>

<operation id="7721" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5560  %tmp_55_7_6 = ashr i54 %man_V_2_7_6, %tmp_54_7_6

]]></Node>
<StgValue><ssdm name="tmp_55_7_6"/></StgValue>
</operation>

<operation id="7722" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5561  %tmp_1086 = trunc i54 %tmp_55_7_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="7723" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5562  %storemerge_7_6 = select i1 %tmp_1083, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_6"/></StgValue>
</operation>

<operation id="7724" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5563  %tmp_57_7_6 = sext i27 %tmp_1085 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_6"/></StgValue>
</operation>

<operation id="7725" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5564  %tmp_58_7_6 = shl i32 %tmp_57_7_6, %sh_amt_7_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_6"/></StgValue>
</operation>

<operation id="7726" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5565  %tmp_1087 = trunc i32 %tmp_58_7_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="7727" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5566  %sel_tmp558 = xor i1 %tmp_44_7_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp558"/></StgValue>
</operation>

<operation id="7728" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5567  %sel_tmp559 = and i1 %tmp_49_7_6, %sel_tmp558

]]></Node>
<StgValue><ssdm name="sel_tmp559"/></StgValue>
</operation>

<operation id="7729" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5568  %sel_tmp1556_demorgan = or i1 %tmp_44_7_6, %tmp_49_7_6

]]></Node>
<StgValue><ssdm name="sel_tmp1556_demorgan"/></StgValue>
</operation>

<operation id="7730" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5569  %sel_tmp560 = xor i1 %sel_tmp1556_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp560"/></StgValue>
</operation>

<operation id="7731" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5570  %sel_tmp561 = and i1 %tmp_46_7_6, %sel_tmp560

]]></Node>
<StgValue><ssdm name="sel_tmp561"/></StgValue>
</operation>

<operation id="7732" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5571  %sel_tmp562 = xor i1 %tmp_51_7_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp562"/></StgValue>
</operation>

<operation id="7733" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5572  %sel_tmp563 = and i1 %sel_tmp561, %sel_tmp562

]]></Node>
<StgValue><ssdm name="sel_tmp563"/></StgValue>
</operation>

<operation id="7734" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5573  %sel_tmp564 = and i1 %sel_tmp561, %tmp_51_7_6

]]></Node>
<StgValue><ssdm name="sel_tmp564"/></StgValue>
</operation>

<operation id="7735" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5574  %sel_tmp1571_demorgan = or i1 %sel_tmp1556_demorgan, %tmp_46_7_6

]]></Node>
<StgValue><ssdm name="sel_tmp1571_demorgan"/></StgValue>
</operation>

<operation id="7736" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5575  %sel_tmp565 = xor i1 %sel_tmp1571_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp565"/></StgValue>
</operation>

<operation id="7737" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5576  %sel_tmp566 = and i1 %tmp_53_7_6, %sel_tmp565

]]></Node>
<StgValue><ssdm name="sel_tmp566"/></StgValue>
</operation>

<operation id="7738" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5577  %newSel248 = select i1 %sel_tmp566, i27 %tmp_1087, i27 %tmp_1086

]]></Node>
<StgValue><ssdm name="newSel248"/></StgValue>
</operation>

<operation id="7739" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5578  %or_cond186 = or i1 %sel_tmp566, %sel_tmp564

]]></Node>
<StgValue><ssdm name="or_cond186"/></StgValue>
</operation>

<operation id="7740" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5579  %newSel249 = select i1 %sel_tmp563, i27 %storemerge_7_6, i27 %tmp_1085

]]></Node>
<StgValue><ssdm name="newSel249"/></StgValue>
</operation>

<operation id="7741" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5580  %or_cond187 = or i1 %sel_tmp563, %sel_tmp559

]]></Node>
<StgValue><ssdm name="or_cond187"/></StgValue>
</operation>

<operation id="7742" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5581  %newSel250 = select i1 %or_cond186, i27 %newSel248, i27 %newSel249

]]></Node>
<StgValue><ssdm name="newSel250"/></StgValue>
</operation>

<operation id="7743" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5582  %or_cond188 = or i1 %or_cond186, %or_cond187

]]></Node>
<StgValue><ssdm name="or_cond188"/></StgValue>
</operation>

<operation id="7744" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5583  %newSel251 = select i1 %or_cond188, i27 %newSel250, i27 0

]]></Node>
<StgValue><ssdm name="newSel251"/></StgValue>
</operation>

<operation id="7745" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5627  %ireg_V_7_8 = bitcast double %prefact_7_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7_8"/></StgValue>
</operation>

<operation id="7746" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5628  %tmp_1090 = trunc i64 %ireg_V_7_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="7747" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5629  %tmp_1091 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="7748" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5630  %p_Result_40_7_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_7_8"/></StgValue>
</operation>

<operation id="7749" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:5631  %tmp_42_7_8 = zext i11 %p_Result_40_7_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_7_8"/></StgValue>
</operation>

<operation id="7750" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:5632  %tmp_1092 = trunc i64 %ireg_V_7_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="7751" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:5633  %tmp_179 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1092)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="7752" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:5634  %p_Result_45_7_8 = zext i53 %tmp_179 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_7_8"/></StgValue>
</operation>

<operation id="7753" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5635  %man_V_1_7_8 = sub i54 0, %p_Result_45_7_8

]]></Node>
<StgValue><ssdm name="man_V_1_7_8"/></StgValue>
</operation>

<operation id="7754" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5636  %man_V_2_7_8 = select i1 %tmp_1091, i54 %man_V_1_7_8, i54 %p_Result_45_7_8

]]></Node>
<StgValue><ssdm name="man_V_2_7_8"/></StgValue>
</operation>

<operation id="7755" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:5637  %tmp_44_7_8 = icmp eq i63 %tmp_1090, 0

]]></Node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="7756" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5638  %F2_7_8 = sub i12 1075, %tmp_42_7_8

]]></Node>
<StgValue><ssdm name="F2_7_8"/></StgValue>
</operation>

<operation id="7757" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5639  %tmp_46_7_8 = icmp sgt i12 %F2_7_8, 14

]]></Node>
<StgValue><ssdm name="tmp_46_7_8"/></StgValue>
</operation>

<operation id="7758" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5640  %tmp_47_7_8 = add i12 -14, %F2_7_8

]]></Node>
<StgValue><ssdm name="tmp_47_7_8"/></StgValue>
</operation>

<operation id="7759" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5641  %tmp_48_7_8 = sub i12 14, %F2_7_8

]]></Node>
<StgValue><ssdm name="tmp_48_7_8"/></StgValue>
</operation>

<operation id="7760" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5642  %sh_amt_7_8 = select i1 %tmp_46_7_8, i12 %tmp_47_7_8, i12 %tmp_48_7_8

]]></Node>
<StgValue><ssdm name="sh_amt_7_8"/></StgValue>
</operation>

<operation id="7761" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5643  %sh_amt_7_8_cast = sext i12 %sh_amt_7_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_8_cast"/></StgValue>
</operation>

<operation id="7762" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5644  %tmp_49_7_8 = icmp eq i12 %F2_7_8, 14

]]></Node>
<StgValue><ssdm name="tmp_49_7_8"/></StgValue>
</operation>

<operation id="7763" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5645  %tmp_1093 = trunc i54 %man_V_2_7_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="7764" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5646  %tmp_51_7_8 = icmp ult i12 %sh_amt_7_8, 54

]]></Node>
<StgValue><ssdm name="tmp_51_7_8"/></StgValue>
</operation>

<operation id="7765" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:5647  %tmp_53_7_8 = icmp ult i12 %sh_amt_7_8, 27

]]></Node>
<StgValue><ssdm name="tmp_53_7_8"/></StgValue>
</operation>

<operation id="7766" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5648  %tmp_54_7_8 = zext i32 %sh_amt_7_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_7_8"/></StgValue>
</operation>

<operation id="7767" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5649  %tmp_55_7_8 = ashr i54 %man_V_2_7_8, %tmp_54_7_8

]]></Node>
<StgValue><ssdm name="tmp_55_7_8"/></StgValue>
</operation>

<operation id="7768" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:5650  %tmp_1094 = trunc i54 %tmp_55_7_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="7769" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5651  %storemerge_7_8 = select i1 %tmp_1091, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_7_8"/></StgValue>
</operation>

<operation id="7770" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5652  %tmp_57_7_8 = sext i27 %tmp_1093 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_7_8"/></StgValue>
</operation>

<operation id="7771" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5653  %tmp_58_7_8 = shl i32 %tmp_57_7_8, %sh_amt_7_8_cast

]]></Node>
<StgValue><ssdm name="tmp_58_7_8"/></StgValue>
</operation>

<operation id="7772" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5654  %tmp_1095 = trunc i32 %tmp_58_7_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="7773" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5655  %sel_tmp567 = xor i1 %tmp_44_7_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp567"/></StgValue>
</operation>

<operation id="7774" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5656  %sel_tmp568 = and i1 %tmp_49_7_8, %sel_tmp567

]]></Node>
<StgValue><ssdm name="sel_tmp568"/></StgValue>
</operation>

<operation id="7775" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5657  %sel_tmp1581_demorgan = or i1 %tmp_44_7_8, %tmp_49_7_8

]]></Node>
<StgValue><ssdm name="sel_tmp1581_demorgan"/></StgValue>
</operation>

<operation id="7776" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5658  %sel_tmp569 = xor i1 %sel_tmp1581_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp569"/></StgValue>
</operation>

<operation id="7777" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5659  %sel_tmp570 = and i1 %tmp_46_7_8, %sel_tmp569

]]></Node>
<StgValue><ssdm name="sel_tmp570"/></StgValue>
</operation>

<operation id="7778" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5660  %sel_tmp571 = xor i1 %tmp_51_7_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp571"/></StgValue>
</operation>

<operation id="7779" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5661  %sel_tmp572 = and i1 %sel_tmp570, %sel_tmp571

]]></Node>
<StgValue><ssdm name="sel_tmp572"/></StgValue>
</operation>

<operation id="7780" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5662  %sel_tmp573 = and i1 %sel_tmp570, %tmp_51_7_8

]]></Node>
<StgValue><ssdm name="sel_tmp573"/></StgValue>
</operation>

<operation id="7781" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5663  %sel_tmp1596_demorgan = or i1 %sel_tmp1581_demorgan, %tmp_46_7_8

]]></Node>
<StgValue><ssdm name="sel_tmp1596_demorgan"/></StgValue>
</operation>

<operation id="7782" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5664  %sel_tmp574 = xor i1 %sel_tmp1596_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp574"/></StgValue>
</operation>

<operation id="7783" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5665  %sel_tmp575 = and i1 %tmp_53_7_8, %sel_tmp574

]]></Node>
<StgValue><ssdm name="sel_tmp575"/></StgValue>
</operation>

<operation id="7784" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5666  %newSel252 = select i1 %sel_tmp575, i27 %tmp_1095, i27 %tmp_1094

]]></Node>
<StgValue><ssdm name="newSel252"/></StgValue>
</operation>

<operation id="7785" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5667  %or_cond189 = or i1 %sel_tmp575, %sel_tmp573

]]></Node>
<StgValue><ssdm name="or_cond189"/></StgValue>
</operation>

<operation id="7786" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5668  %newSel253 = select i1 %sel_tmp572, i27 %storemerge_7_8, i27 %tmp_1093

]]></Node>
<StgValue><ssdm name="newSel253"/></StgValue>
</operation>

<operation id="7787" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5669  %or_cond190 = or i1 %sel_tmp572, %sel_tmp568

]]></Node>
<StgValue><ssdm name="or_cond190"/></StgValue>
</operation>

<operation id="7788" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5670  %newSel254 = select i1 %or_cond189, i27 %newSel252, i27 %newSel253

]]></Node>
<StgValue><ssdm name="newSel254"/></StgValue>
</operation>

<operation id="7789" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:5671  %or_cond191 = or i1 %or_cond189, %or_cond190

]]></Node>
<StgValue><ssdm name="or_cond191"/></StgValue>
</operation>

<operation id="7790" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5672  %newSel255 = select i1 %or_cond191, i27 %newSel254, i27 0

]]></Node>
<StgValue><ssdm name="newSel255"/></StgValue>
</operation>

<operation id="7791" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6116  %tmp_61_8_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_557, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_4"/></StgValue>
</operation>

<operation id="7792" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6118  %p_Val2_30_8_4 = add i41 %tmp_61_8_4, %tmp_6223_8_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_4"/></StgValue>
</operation>

<operation id="7793" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6175" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6120  %tmp_66_8_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_558, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_4"/></StgValue>
</operation>

<operation id="7794" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6122  %p_Val2_33_8_4 = add i41 %tmp_66_8_4, %tmp_6724_8_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_4"/></StgValue>
</operation>

<operation id="7795" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6124  %tmp_71_8_4 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_559, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_4"/></StgValue>
</operation>

<operation id="7796" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6126  %p_Val2_36_8_4 = add i41 %tmp_71_8_4, %tmp_7225_8_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_4"/></StgValue>
</operation>

<operation id="7797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6212" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6157  %ireg_V_8_5 = bitcast double %prefact_8_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_5"/></StgValue>
</operation>

<operation id="7798" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6213" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6158  %tmp_1138 = trunc i64 %ireg_V_8_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="7799" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6214" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6159  %tmp_1139 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="7800" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6215" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6160  %p_Result_40_8_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_5"/></StgValue>
</operation>

<operation id="7801" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6216" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6161  %tmp_42_8_5 = zext i11 %p_Result_40_8_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_5"/></StgValue>
</operation>

<operation id="7802" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6217" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6162  %tmp_1140 = trunc i64 %ireg_V_8_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="7803" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6218" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:6163  %tmp_185 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1140)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="7804" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6219" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:6164  %p_Result_45_8_5 = zext i53 %tmp_185 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_5"/></StgValue>
</operation>

<operation id="7805" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6220" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6165  %man_V_1_8_5 = sub i54 0, %p_Result_45_8_5

]]></Node>
<StgValue><ssdm name="man_V_1_8_5"/></StgValue>
</operation>

<operation id="7806" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6221" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6166  %man_V_2_8_5 = select i1 %tmp_1139, i54 %man_V_1_8_5, i54 %p_Result_45_8_5

]]></Node>
<StgValue><ssdm name="man_V_2_8_5"/></StgValue>
</operation>

<operation id="7807" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:6167  %tmp_44_8_5 = icmp eq i63 %tmp_1138, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_5"/></StgValue>
</operation>

<operation id="7808" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6168  %F2_8_5 = sub i12 1075, %tmp_42_8_5

]]></Node>
<StgValue><ssdm name="F2_8_5"/></StgValue>
</operation>

<operation id="7809" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6169  %tmp_46_8_5 = icmp sgt i12 %F2_8_5, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_5"/></StgValue>
</operation>

<operation id="7810" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6170  %tmp_47_8_5 = add i12 -14, %F2_8_5

]]></Node>
<StgValue><ssdm name="tmp_47_8_5"/></StgValue>
</operation>

<operation id="7811" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6171  %tmp_48_8_5 = sub i12 14, %F2_8_5

]]></Node>
<StgValue><ssdm name="tmp_48_8_5"/></StgValue>
</operation>

<operation id="7812" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6172  %sh_amt_8_5 = select i1 %tmp_46_8_5, i12 %tmp_47_8_5, i12 %tmp_48_8_5

]]></Node>
<StgValue><ssdm name="sh_amt_8_5"/></StgValue>
</operation>

<operation id="7813" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6228" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6173  %sh_amt_8_5_cast = sext i12 %sh_amt_8_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_5_cast"/></StgValue>
</operation>

<operation id="7814" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6229" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6174  %tmp_49_8_5 = icmp eq i12 %F2_8_5, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_5"/></StgValue>
</operation>

<operation id="7815" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6230" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6175  %tmp_1141 = trunc i54 %man_V_2_8_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="7816" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6231" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6176  %tmp_51_8_5 = icmp ult i12 %sh_amt_8_5, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_5"/></StgValue>
</operation>

<operation id="7817" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6177  %tmp_53_8_5 = icmp ult i12 %sh_amt_8_5, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_5"/></StgValue>
</operation>

<operation id="7818" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6233" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6178  %tmp_54_8_5 = zext i32 %sh_amt_8_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_5"/></StgValue>
</operation>

<operation id="7819" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6234" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6179  %tmp_55_8_5 = ashr i54 %man_V_2_8_5, %tmp_54_8_5

]]></Node>
<StgValue><ssdm name="tmp_55_8_5"/></StgValue>
</operation>

<operation id="7820" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6235" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6180  %tmp_1142 = trunc i54 %tmp_55_8_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="7821" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6236" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6181  %storemerge_8_5 = select i1 %tmp_1139, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_5"/></StgValue>
</operation>

<operation id="7822" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6237" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6182  %tmp_57_8_5 = sext i27 %tmp_1141 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_5"/></StgValue>
</operation>

<operation id="7823" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6183  %tmp_58_8_5 = shl i32 %tmp_57_8_5, %sh_amt_8_5_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_5"/></StgValue>
</operation>

<operation id="7824" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6239" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6184  %tmp_1143 = trunc i32 %tmp_58_8_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="7825" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6185  %sel_tmp621 = xor i1 %tmp_44_8_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp621"/></StgValue>
</operation>

<operation id="7826" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6186  %sel_tmp622 = and i1 %tmp_49_8_5, %sel_tmp621

]]></Node>
<StgValue><ssdm name="sel_tmp622"/></StgValue>
</operation>

<operation id="7827" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6187  %sel_tmp1731_demorgan = or i1 %tmp_44_8_5, %tmp_49_8_5

]]></Node>
<StgValue><ssdm name="sel_tmp1731_demorgan"/></StgValue>
</operation>

<operation id="7828" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6188  %sel_tmp623 = xor i1 %sel_tmp1731_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp623"/></StgValue>
</operation>

<operation id="7829" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6189  %sel_tmp624 = and i1 %tmp_46_8_5, %sel_tmp623

]]></Node>
<StgValue><ssdm name="sel_tmp624"/></StgValue>
</operation>

<operation id="7830" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6190  %sel_tmp625 = xor i1 %tmp_51_8_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp625"/></StgValue>
</operation>

<operation id="7831" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6191  %sel_tmp626 = and i1 %sel_tmp624, %sel_tmp625

]]></Node>
<StgValue><ssdm name="sel_tmp626"/></StgValue>
</operation>

<operation id="7832" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6192  %sel_tmp627 = and i1 %sel_tmp624, %tmp_51_8_5

]]></Node>
<StgValue><ssdm name="sel_tmp627"/></StgValue>
</operation>

<operation id="7833" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6193  %sel_tmp1746_demorgan = or i1 %sel_tmp1731_demorgan, %tmp_46_8_5

]]></Node>
<StgValue><ssdm name="sel_tmp1746_demorgan"/></StgValue>
</operation>

<operation id="7834" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6194  %sel_tmp628 = xor i1 %sel_tmp1746_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp628"/></StgValue>
</operation>

<operation id="7835" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6195  %sel_tmp629 = and i1 %tmp_53_8_5, %sel_tmp628

]]></Node>
<StgValue><ssdm name="sel_tmp629"/></StgValue>
</operation>

<operation id="7836" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6251" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6196  %newSel276 = select i1 %sel_tmp629, i27 %tmp_1143, i27 %tmp_1142

]]></Node>
<StgValue><ssdm name="newSel276"/></StgValue>
</operation>

<operation id="7837" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6197  %or_cond207 = or i1 %sel_tmp629, %sel_tmp627

]]></Node>
<StgValue><ssdm name="or_cond207"/></StgValue>
</operation>

<operation id="7838" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6253" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6198  %newSel277 = select i1 %sel_tmp626, i27 %storemerge_8_5, i27 %tmp_1141

]]></Node>
<StgValue><ssdm name="newSel277"/></StgValue>
</operation>

<operation id="7839" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6199  %or_cond208 = or i1 %sel_tmp626, %sel_tmp622

]]></Node>
<StgValue><ssdm name="or_cond208"/></StgValue>
</operation>

<operation id="7840" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6255" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6200  %newSel278 = select i1 %or_cond207, i27 %newSel276, i27 %newSel277

]]></Node>
<StgValue><ssdm name="newSel278"/></StgValue>
</operation>

<operation id="7841" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6201  %or_cond209 = or i1 %or_cond207, %or_cond208

]]></Node>
<StgValue><ssdm name="or_cond209"/></StgValue>
</operation>

<operation id="7842" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6257" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6202  %newSel279 = select i1 %or_cond209, i27 %newSel278, i27 0

]]></Node>
<StgValue><ssdm name="newSel279"/></StgValue>
</operation>

<operation id="7843" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6259" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6204  %tmp_565 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="7844" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6208  %tmp_566 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="7845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6267" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6212  %tmp_567 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="7846" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6301" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6246  %ireg_V_8_6 = bitcast double %prefact_8_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_6"/></StgValue>
</operation>

<operation id="7847" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6302" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6247  %tmp_1146 = trunc i64 %ireg_V_8_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="7848" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6303" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6248  %tmp_1147 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="7849" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6304" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6249  %p_Result_40_8_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_6"/></StgValue>
</operation>

<operation id="7850" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6305" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6250  %tmp_42_8_6 = zext i11 %p_Result_40_8_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_6"/></StgValue>
</operation>

<operation id="7851" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6306" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6251  %tmp_1148 = trunc i64 %ireg_V_8_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="7852" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6307" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:6252  %tmp_186 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1148)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="7853" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6308" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:6253  %p_Result_45_8_6 = zext i53 %tmp_186 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_6"/></StgValue>
</operation>

<operation id="7854" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6254  %man_V_1_8_6 = sub i54 0, %p_Result_45_8_6

]]></Node>
<StgValue><ssdm name="man_V_1_8_6"/></StgValue>
</operation>

<operation id="7855" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6255  %man_V_2_8_6 = select i1 %tmp_1147, i54 %man_V_1_8_6, i54 %p_Result_45_8_6

]]></Node>
<StgValue><ssdm name="man_V_2_8_6"/></StgValue>
</operation>

<operation id="7856" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:6256  %tmp_44_8_6 = icmp eq i63 %tmp_1146, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_6"/></StgValue>
</operation>

<operation id="7857" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6257  %F2_8_6 = sub i12 1075, %tmp_42_8_6

]]></Node>
<StgValue><ssdm name="F2_8_6"/></StgValue>
</operation>

<operation id="7858" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6313" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6258  %tmp_46_8_6 = icmp sgt i12 %F2_8_6, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_6"/></StgValue>
</operation>

<operation id="7859" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6259  %tmp_47_8_6 = add i12 -14, %F2_8_6

]]></Node>
<StgValue><ssdm name="tmp_47_8_6"/></StgValue>
</operation>

<operation id="7860" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6260  %tmp_48_8_6 = sub i12 14, %F2_8_6

]]></Node>
<StgValue><ssdm name="tmp_48_8_6"/></StgValue>
</operation>

<operation id="7861" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6316" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6261  %sh_amt_8_6 = select i1 %tmp_46_8_6, i12 %tmp_47_8_6, i12 %tmp_48_8_6

]]></Node>
<StgValue><ssdm name="sh_amt_8_6"/></StgValue>
</operation>

<operation id="7862" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6262  %sh_amt_8_6_cast = sext i12 %sh_amt_8_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_6_cast"/></StgValue>
</operation>

<operation id="7863" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6318" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6263  %tmp_49_8_6 = icmp eq i12 %F2_8_6, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_6"/></StgValue>
</operation>

<operation id="7864" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6319" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6264  %tmp_1149 = trunc i54 %man_V_2_8_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="7865" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6265  %tmp_51_8_6 = icmp ult i12 %sh_amt_8_6, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_6"/></StgValue>
</operation>

<operation id="7866" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6321" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6266  %tmp_53_8_6 = icmp ult i12 %sh_amt_8_6, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_6"/></StgValue>
</operation>

<operation id="7867" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6322" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6267  %tmp_54_8_6 = zext i32 %sh_amt_8_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_6"/></StgValue>
</operation>

<operation id="7868" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6323" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6268  %tmp_55_8_6 = ashr i54 %man_V_2_8_6, %tmp_54_8_6

]]></Node>
<StgValue><ssdm name="tmp_55_8_6"/></StgValue>
</operation>

<operation id="7869" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6324" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6269  %tmp_1150 = trunc i54 %tmp_55_8_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="7870" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6325" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6270  %storemerge_8_6 = select i1 %tmp_1147, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_6"/></StgValue>
</operation>

<operation id="7871" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6326" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6271  %tmp_57_8_6 = sext i27 %tmp_1149 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_6"/></StgValue>
</operation>

<operation id="7872" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6272  %tmp_58_8_6 = shl i32 %tmp_57_8_6, %sh_amt_8_6_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_6"/></StgValue>
</operation>

<operation id="7873" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6328" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6273  %tmp_1151 = trunc i32 %tmp_58_8_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="7874" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6274  %sel_tmp630 = xor i1 %tmp_44_8_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp630"/></StgValue>
</operation>

<operation id="7875" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6275  %sel_tmp631 = and i1 %tmp_49_8_6, %sel_tmp630

]]></Node>
<StgValue><ssdm name="sel_tmp631"/></StgValue>
</operation>

<operation id="7876" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6276  %sel_tmp1756_demorgan = or i1 %tmp_44_8_6, %tmp_49_8_6

]]></Node>
<StgValue><ssdm name="sel_tmp1756_demorgan"/></StgValue>
</operation>

<operation id="7877" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6277  %sel_tmp632 = xor i1 %sel_tmp1756_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp632"/></StgValue>
</operation>

<operation id="7878" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6278  %sel_tmp633 = and i1 %tmp_46_8_6, %sel_tmp632

]]></Node>
<StgValue><ssdm name="sel_tmp633"/></StgValue>
</operation>

<operation id="7879" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6279  %sel_tmp634 = xor i1 %tmp_51_8_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp634"/></StgValue>
</operation>

<operation id="7880" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6280  %sel_tmp635 = and i1 %sel_tmp633, %sel_tmp634

]]></Node>
<StgValue><ssdm name="sel_tmp635"/></StgValue>
</operation>

<operation id="7881" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6281  %sel_tmp636 = and i1 %sel_tmp633, %tmp_51_8_6

]]></Node>
<StgValue><ssdm name="sel_tmp636"/></StgValue>
</operation>

<operation id="7882" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6282  %sel_tmp1771_demorgan = or i1 %sel_tmp1756_demorgan, %tmp_46_8_6

]]></Node>
<StgValue><ssdm name="sel_tmp1771_demorgan"/></StgValue>
</operation>

<operation id="7883" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6283  %sel_tmp637 = xor i1 %sel_tmp1771_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp637"/></StgValue>
</operation>

<operation id="7884" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6284  %sel_tmp638 = and i1 %tmp_53_8_6, %sel_tmp637

]]></Node>
<StgValue><ssdm name="sel_tmp638"/></StgValue>
</operation>

<operation id="7885" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6340" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6285  %newSel280 = select i1 %sel_tmp638, i27 %tmp_1151, i27 %tmp_1150

]]></Node>
<StgValue><ssdm name="newSel280"/></StgValue>
</operation>

<operation id="7886" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6286  %or_cond210 = or i1 %sel_tmp638, %sel_tmp636

]]></Node>
<StgValue><ssdm name="or_cond210"/></StgValue>
</operation>

<operation id="7887" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6342" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6287  %newSel281 = select i1 %sel_tmp635, i27 %storemerge_8_6, i27 %tmp_1149

]]></Node>
<StgValue><ssdm name="newSel281"/></StgValue>
</operation>

<operation id="7888" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6288  %or_cond211 = or i1 %sel_tmp635, %sel_tmp631

]]></Node>
<StgValue><ssdm name="or_cond211"/></StgValue>
</operation>

<operation id="7889" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6344" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6289  %newSel282 = select i1 %or_cond210, i27 %newSel280, i27 %newSel281

]]></Node>
<StgValue><ssdm name="newSel282"/></StgValue>
</operation>

<operation id="7890" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6290  %or_cond212 = or i1 %or_cond210, %or_cond211

]]></Node>
<StgValue><ssdm name="or_cond212"/></StgValue>
</operation>

<operation id="7891" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6291  %newSel283 = select i1 %or_cond212, i27 %newSel282, i27 0

]]></Node>
<StgValue><ssdm name="newSel283"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="7892" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6390" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6335  %ireg_V_8_7 = bitcast double %prefact_8_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8_7"/></StgValue>
</operation>

<operation id="7893" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6391" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6336  %tmp_1154 = trunc i64 %ireg_V_8_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="7894" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6337  %tmp_1155 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="7895" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6338  %p_Result_40_8_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_40_8_7"/></StgValue>
</operation>

<operation id="7896" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6394" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0_ifconv:6339  %tmp_42_8_7 = zext i11 %p_Result_40_8_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_42_8_7"/></StgValue>
</operation>

<operation id="7897" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6395" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0_ifconv:6340  %tmp_1156 = trunc i64 %ireg_V_8_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="7898" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6396" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.0.0_ifconv:6341  %tmp_187 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1156)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="7899" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6397" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.0.0_ifconv:6342  %p_Result_45_8_7 = zext i53 %tmp_187 to i54

]]></Node>
<StgValue><ssdm name="p_Result_45_8_7"/></StgValue>
</operation>

<operation id="7900" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6398" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6343  %man_V_1_8_7 = sub i54 0, %p_Result_45_8_7

]]></Node>
<StgValue><ssdm name="man_V_1_8_7"/></StgValue>
</operation>

<operation id="7901" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6399" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6344  %man_V_2_8_7 = select i1 %tmp_1155, i54 %man_V_1_8_7, i54 %p_Result_45_8_7

]]></Node>
<StgValue><ssdm name="man_V_2_8_7"/></StgValue>
</operation>

<operation id="7902" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.0.0_ifconv:6345  %tmp_44_8_7 = icmp eq i63 %tmp_1154, 0

]]></Node>
<StgValue><ssdm name="tmp_44_8_7"/></StgValue>
</operation>

<operation id="7903" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6346  %F2_8_7 = sub i12 1075, %tmp_42_8_7

]]></Node>
<StgValue><ssdm name="F2_8_7"/></StgValue>
</operation>

<operation id="7904" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6402" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6347  %tmp_46_8_7 = icmp sgt i12 %F2_8_7, 14

]]></Node>
<StgValue><ssdm name="tmp_46_8_7"/></StgValue>
</operation>

<operation id="7905" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6348  %tmp_47_8_7 = add i12 -14, %F2_8_7

]]></Node>
<StgValue><ssdm name="tmp_47_8_7"/></StgValue>
</operation>

<operation id="7906" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6404" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6349  %tmp_48_8_7 = sub i12 14, %F2_8_7

]]></Node>
<StgValue><ssdm name="tmp_48_8_7"/></StgValue>
</operation>

<operation id="7907" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6405" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6350  %sh_amt_8_7 = select i1 %tmp_46_8_7, i12 %tmp_47_8_7, i12 %tmp_48_8_7

]]></Node>
<StgValue><ssdm name="sh_amt_8_7"/></StgValue>
</operation>

<operation id="7908" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6406" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6351  %sh_amt_8_7_cast = sext i12 %sh_amt_8_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_7_cast"/></StgValue>
</operation>

<operation id="7909" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6352  %tmp_49_8_7 = icmp eq i12 %F2_8_7, 14

]]></Node>
<StgValue><ssdm name="tmp_49_8_7"/></StgValue>
</operation>

<operation id="7910" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6408" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6353  %tmp_1157 = trunc i54 %man_V_2_8_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="7911" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6409" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6354  %tmp_51_8_7 = icmp ult i12 %sh_amt_8_7, 54

]]></Node>
<StgValue><ssdm name="tmp_51_8_7"/></StgValue>
</operation>

<operation id="7912" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0_ifconv:6355  %tmp_53_8_7 = icmp ult i12 %sh_amt_8_7, 27

]]></Node>
<StgValue><ssdm name="tmp_53_8_7"/></StgValue>
</operation>

<operation id="7913" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6411" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6356  %tmp_54_8_7 = zext i32 %sh_amt_8_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_54_8_7"/></StgValue>
</operation>

<operation id="7914" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6412" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6357  %tmp_55_8_7 = ashr i54 %man_V_2_8_7, %tmp_54_8_7

]]></Node>
<StgValue><ssdm name="tmp_55_8_7"/></StgValue>
</operation>

<operation id="7915" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6413" bw="27" op_0_bw="54">
<![CDATA[
._crit_edge.0.0_ifconv:6358  %tmp_1158 = trunc i54 %tmp_55_8_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="7916" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6414" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6359  %storemerge_8_7 = select i1 %tmp_1155, i27 -1, i27 0

]]></Node>
<StgValue><ssdm name="storemerge_8_7"/></StgValue>
</operation>

<operation id="7917" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6415" bw="32" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6360  %tmp_57_8_7 = sext i27 %tmp_1157 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_8_7"/></StgValue>
</operation>

<operation id="7918" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6361  %tmp_58_8_7 = shl i32 %tmp_57_8_7, %sh_amt_8_7_cast

]]></Node>
<StgValue><ssdm name="tmp_58_8_7"/></StgValue>
</operation>

<operation id="7919" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6417" bw="27" op_0_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6362  %tmp_1159 = trunc i32 %tmp_58_8_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="7920" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6363  %sel_tmp639 = xor i1 %tmp_44_8_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp639"/></StgValue>
</operation>

<operation id="7921" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6364  %sel_tmp640 = and i1 %tmp_49_8_7, %sel_tmp639

]]></Node>
<StgValue><ssdm name="sel_tmp640"/></StgValue>
</operation>

<operation id="7922" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6365  %sel_tmp1781_demorgan = or i1 %tmp_44_8_7, %tmp_49_8_7

]]></Node>
<StgValue><ssdm name="sel_tmp1781_demorgan"/></StgValue>
</operation>

<operation id="7923" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6366  %sel_tmp641 = xor i1 %sel_tmp1781_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp641"/></StgValue>
</operation>

<operation id="7924" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6367  %sel_tmp642 = and i1 %tmp_46_8_7, %sel_tmp641

]]></Node>
<StgValue><ssdm name="sel_tmp642"/></StgValue>
</operation>

<operation id="7925" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6368  %sel_tmp643 = xor i1 %tmp_51_8_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp643"/></StgValue>
</operation>

<operation id="7926" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6369  %sel_tmp644 = and i1 %sel_tmp642, %sel_tmp643

]]></Node>
<StgValue><ssdm name="sel_tmp644"/></StgValue>
</operation>

<operation id="7927" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6370  %sel_tmp645 = and i1 %sel_tmp642, %tmp_51_8_7

]]></Node>
<StgValue><ssdm name="sel_tmp645"/></StgValue>
</operation>

<operation id="7928" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6371  %sel_tmp1796_demorgan = or i1 %sel_tmp1781_demorgan, %tmp_46_8_7

]]></Node>
<StgValue><ssdm name="sel_tmp1796_demorgan"/></StgValue>
</operation>

<operation id="7929" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6372  %sel_tmp646 = xor i1 %sel_tmp1796_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp646"/></StgValue>
</operation>

<operation id="7930" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6373  %sel_tmp647 = and i1 %tmp_53_8_7, %sel_tmp646

]]></Node>
<StgValue><ssdm name="sel_tmp647"/></StgValue>
</operation>

<operation id="7931" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6429" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6374  %newSel284 = select i1 %sel_tmp647, i27 %tmp_1159, i27 %tmp_1158

]]></Node>
<StgValue><ssdm name="newSel284"/></StgValue>
</operation>

<operation id="7932" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6375  %or_cond213 = or i1 %sel_tmp647, %sel_tmp645

]]></Node>
<StgValue><ssdm name="or_cond213"/></StgValue>
</operation>

<operation id="7933" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6431" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6376  %newSel285 = select i1 %sel_tmp644, i27 %storemerge_8_7, i27 %tmp_1157

]]></Node>
<StgValue><ssdm name="newSel285"/></StgValue>
</operation>

<operation id="7934" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6377  %or_cond214 = or i1 %sel_tmp644, %sel_tmp640

]]></Node>
<StgValue><ssdm name="or_cond214"/></StgValue>
</operation>

<operation id="7935" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6433" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6378  %newSel286 = select i1 %or_cond213, i27 %newSel284, i27 %newSel285

]]></Node>
<StgValue><ssdm name="newSel286"/></StgValue>
</operation>

<operation id="7936" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0_ifconv:6379  %or_cond215 = or i1 %or_cond213, %or_cond214

]]></Node>
<StgValue><ssdm name="or_cond215"/></StgValue>
</operation>

<operation id="7937" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6435" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6380  %newSel287 = select i1 %or_cond215, i27 %newSel286, i27 0

]]></Node>
<StgValue><ssdm name="newSel287"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">
</state>

<state id="40" st_id="40">
</state>

<state id="41" st_id="41">

<operation id="7938" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2044  %tmp_230 = sext i27 %newSel91 to i41

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="7939" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2046  %tmp_61_2_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_231, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_7"/></StgValue>
</operation>

<operation id="7940" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2047  %tmp_6223_2_7_cast = mul i41 %tmp_230, %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_6223_2_7_cast"/></StgValue>
</operation>

<operation id="7941" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2048  %p_Val2_30_2_7 = add i41 %tmp_61_2_7, %tmp_6223_2_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_7"/></StgValue>
</operation>

<operation id="7942" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2050  %tmp_66_2_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_232, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_7"/></StgValue>
</operation>

<operation id="7943" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2051  %tmp_6724_2_7_cast = mul i41 %tmp_230, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_6724_2_7_cast"/></StgValue>
</operation>

<operation id="7944" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2052  %p_Val2_33_2_7 = add i41 %tmp_66_2_7, %tmp_6724_2_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_7"/></StgValue>
</operation>

<operation id="7945" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2054  %tmp_71_2_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_233, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_7"/></StgValue>
</operation>

<operation id="7946" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2055  %tmp_7225_2_7_cast = mul i41 %tmp_230, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_7225_2_7_cast"/></StgValue>
</operation>

<operation id="7947" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2056  %p_Val2_36_2_7 = add i41 %tmp_71_2_7, %tmp_7225_2_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_7"/></StgValue>
</operation>

<operation id="7948" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2133  %tmp_238 = sext i27 %newSel95 to i41

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="7949" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2134  %tmp_239 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="7950" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2135  %tmp_61_2_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_239, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_2_8"/></StgValue>
</operation>

<operation id="7951" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2136  %tmp_6223_2_8_cast = mul i41 %tmp_238, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_6223_2_8_cast"/></StgValue>
</operation>

<operation id="7952" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2137  %p_Val2_30_2_8 = add i41 %tmp_61_2_8, %tmp_6223_2_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_2_8"/></StgValue>
</operation>

<operation id="7953" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2138  %tmp_64_2_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_2_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_2_8"/></StgValue>
</operation>

<operation id="7954" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2139  store i27 %tmp_64_2_8, i27* @p_ax_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7955" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2140  %tmp_240 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="7956" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2141  %tmp_66_2_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_240, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_2_8"/></StgValue>
</operation>

<operation id="7957" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2142  %tmp_6724_2_8_cast = mul i41 %tmp_238, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_6724_2_8_cast"/></StgValue>
</operation>

<operation id="7958" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2143  %p_Val2_33_2_8 = add i41 %tmp_66_2_8, %tmp_6724_2_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_2_8"/></StgValue>
</operation>

<operation id="7959" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2144  %tmp_69_2_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_2_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_2_8"/></StgValue>
</operation>

<operation id="7960" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2145  store i27 %tmp_69_2_8, i27* @p_ay_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7961" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2146  %tmp_241 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="7962" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2147  %tmp_71_2_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_241, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_2_8"/></StgValue>
</operation>

<operation id="7963" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2148  %tmp_7225_2_8_cast = mul i41 %tmp_238, %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_7225_2_8_cast"/></StgValue>
</operation>

<operation id="7964" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2149  %p_Val2_36_2_8 = add i41 %tmp_71_2_8, %tmp_7225_2_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_2_8"/></StgValue>
</operation>

<operation id="7965" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2150  %tmp_74_2_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_2_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_2_8"/></StgValue>
</operation>

<operation id="7966" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2151  store i27 %tmp_74_2_8, i27* @p_az_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7967" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2663  %tmp_279 = sext i27 %newSel119 to i41

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="7968" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2665  %tmp_61_3_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_280, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_6"/></StgValue>
</operation>

<operation id="7969" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2666  %tmp_6223_3_6_cast = mul i41 %tmp_279, %tmp_275

]]></Node>
<StgValue><ssdm name="tmp_6223_3_6_cast"/></StgValue>
</operation>

<operation id="7970" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2667  %p_Val2_30_3_6 = add i41 %tmp_61_3_6, %tmp_6223_3_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_6"/></StgValue>
</operation>

<operation id="7971" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2669  %tmp_66_3_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_281, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_6"/></StgValue>
</operation>

<operation id="7972" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2670  %tmp_6724_3_6_cast = mul i41 %tmp_279, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_6724_3_6_cast"/></StgValue>
</operation>

<operation id="7973" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2671  %p_Val2_33_3_6 = add i41 %tmp_66_3_6, %tmp_6724_3_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_6"/></StgValue>
</operation>

<operation id="7974" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2673  %tmp_71_3_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_282, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_6"/></StgValue>
</operation>

<operation id="7975" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2674  %tmp_7225_3_6_cast = mul i41 %tmp_279, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_7225_3_6_cast"/></StgValue>
</operation>

<operation id="7976" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2675  %p_Val2_36_3_6 = add i41 %tmp_71_3_6, %tmp_7225_3_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_6"/></StgValue>
</operation>

<operation id="7977" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2752  %tmp_287 = sext i27 %newSel123 to i41

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="7978" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2753  %tmp_288 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="7979" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2754  %tmp_61_3_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_288, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_7"/></StgValue>
</operation>

<operation id="7980" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2755  %tmp_6223_3_7_cast = mul i41 %tmp_287, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_6223_3_7_cast"/></StgValue>
</operation>

<operation id="7981" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2756  %p_Val2_30_3_7 = add i41 %tmp_61_3_7, %tmp_6223_3_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_7"/></StgValue>
</operation>

<operation id="7982" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2757  %tmp_289 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="7983" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2758  %tmp_66_3_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_289, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_7"/></StgValue>
</operation>

<operation id="7984" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2759  %tmp_6724_3_7_cast = mul i41 %tmp_287, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_6724_3_7_cast"/></StgValue>
</operation>

<operation id="7985" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2760  %p_Val2_33_3_7 = add i41 %tmp_66_3_7, %tmp_6724_3_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_7"/></StgValue>
</operation>

<operation id="7986" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2761  %tmp_290 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="7987" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2762  %tmp_71_3_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_290, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_7"/></StgValue>
</operation>

<operation id="7988" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2763  %tmp_7225_3_7_cast = mul i41 %tmp_287, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_7225_3_7_cast"/></StgValue>
</operation>

<operation id="7989" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2764  %p_Val2_36_3_7 = add i41 %tmp_71_3_7, %tmp_7225_3_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_7"/></StgValue>
</operation>

<operation id="7990" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2841  %tmp_295 = sext i27 %newSel127 to i41

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="7991" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2842  %tmp_296 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="7992" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2843  %tmp_61_3_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_296, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_3_8"/></StgValue>
</operation>

<operation id="7993" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2844  %tmp_6223_3_8_cast = mul i41 %tmp_295, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_6223_3_8_cast"/></StgValue>
</operation>

<operation id="7994" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2845  %p_Val2_30_3_8 = add i41 %tmp_61_3_8, %tmp_6223_3_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_3_8"/></StgValue>
</operation>

<operation id="7995" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2846  %tmp_64_3_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_3_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_3_8"/></StgValue>
</operation>

<operation id="7996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2847  store i27 %tmp_64_3_8, i27* @p_ax_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7997" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2848  %tmp_297 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="7998" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2849  %tmp_66_3_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_297, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_3_8"/></StgValue>
</operation>

<operation id="7999" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2850  %tmp_6724_3_8_cast = mul i41 %tmp_295, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_6724_3_8_cast"/></StgValue>
</operation>

<operation id="8000" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2851  %p_Val2_33_3_8 = add i41 %tmp_66_3_8, %tmp_6724_3_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_3_8"/></StgValue>
</operation>

<operation id="8001" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2852  %tmp_69_3_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_3_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_3_8"/></StgValue>
</operation>

<operation id="8002" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2853  store i27 %tmp_69_3_8, i27* @p_ay_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8003" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2854  %tmp_298 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="8004" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:2855  %tmp_71_3_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_298, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_3_8"/></StgValue>
</operation>

<operation id="8005" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2856  %tmp_7225_3_8_cast = mul i41 %tmp_295, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_7225_3_8_cast"/></StgValue>
</operation>

<operation id="8006" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:2857  %p_Val2_36_3_8 = add i41 %tmp_71_3_8, %tmp_7225_3_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_3_8"/></StgValue>
</operation>

<operation id="8007" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:2858  %tmp_74_3_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_3_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_3_8"/></StgValue>
</operation>

<operation id="8008" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:2859  store i27 %tmp_74_3_8, i27* @p_az_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8009" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3371  %tmp_336 = sext i27 %newSel151 to i41

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="8010" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3373  %tmp_61_4_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_337, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_6"/></StgValue>
</operation>

<operation id="8011" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3374  %tmp_6223_4_6_cast = mul i41 %tmp_336, %tmp_332

]]></Node>
<StgValue><ssdm name="tmp_6223_4_6_cast"/></StgValue>
</operation>

<operation id="8012" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3375  %p_Val2_30_4_6 = add i41 %tmp_61_4_6, %tmp_6223_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_6"/></StgValue>
</operation>

<operation id="8013" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3377  %tmp_66_4_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_338, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_6"/></StgValue>
</operation>

<operation id="8014" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3378  %tmp_6724_4_6_cast = mul i41 %tmp_336, %tmp_333

]]></Node>
<StgValue><ssdm name="tmp_6724_4_6_cast"/></StgValue>
</operation>

<operation id="8015" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3379  %p_Val2_33_4_6 = add i41 %tmp_66_4_6, %tmp_6724_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_6"/></StgValue>
</operation>

<operation id="8016" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3381  %tmp_71_4_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_339, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_6"/></StgValue>
</operation>

<operation id="8017" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3382  %tmp_7225_4_6_cast = mul i41 %tmp_336, %tmp_334

]]></Node>
<StgValue><ssdm name="tmp_7225_4_6_cast"/></StgValue>
</operation>

<operation id="8018" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3383  %p_Val2_36_4_6 = add i41 %tmp_71_4_6, %tmp_7225_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_6"/></StgValue>
</operation>

<operation id="8019" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3460  %tmp_344 = sext i27 %newSel155 to i41

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="8020" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3461  %tmp_345 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="8021" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3462  %tmp_61_4_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_345, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_7"/></StgValue>
</operation>

<operation id="8022" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3463  %tmp_6223_4_7_cast = mul i41 %tmp_344, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_6223_4_7_cast"/></StgValue>
</operation>

<operation id="8023" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3464  %p_Val2_30_4_7 = add i41 %tmp_61_4_7, %tmp_6223_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_7"/></StgValue>
</operation>

<operation id="8024" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3465  %tmp_346 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="8025" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3466  %tmp_66_4_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_346, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_7"/></StgValue>
</operation>

<operation id="8026" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3467  %tmp_6724_4_7_cast = mul i41 %tmp_344, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_6724_4_7_cast"/></StgValue>
</operation>

<operation id="8027" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3468  %p_Val2_33_4_7 = add i41 %tmp_66_4_7, %tmp_6724_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_7"/></StgValue>
</operation>

<operation id="8028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3469  %tmp_347 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="8029" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3470  %tmp_71_4_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_347, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_7"/></StgValue>
</operation>

<operation id="8030" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3471  %tmp_7225_4_7_cast = mul i41 %tmp_344, %tmp_342

]]></Node>
<StgValue><ssdm name="tmp_7225_4_7_cast"/></StgValue>
</operation>

<operation id="8031" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3472  %p_Val2_36_4_7 = add i41 %tmp_71_4_7, %tmp_7225_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_7"/></StgValue>
</operation>

<operation id="8032" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3550  %tmp_353 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="8033" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3556  %tmp_354 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="8034" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3562  %tmp_355 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="8035" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3549  %tmp_352 = sext i27 %newSel159 to i41

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="8036" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3551  %tmp_61_4_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_353, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_4_8"/></StgValue>
</operation>

<operation id="8037" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3552  %tmp_6223_4_8_cast = mul i41 %tmp_352, %tmp_348

]]></Node>
<StgValue><ssdm name="tmp_6223_4_8_cast"/></StgValue>
</operation>

<operation id="8038" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3553  %p_Val2_30_4_8 = add i41 %tmp_61_4_8, %tmp_6223_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_4_8"/></StgValue>
</operation>

<operation id="8039" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3554  %tmp_64_4_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_4_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_4_8"/></StgValue>
</operation>

<operation id="8040" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3555  store i27 %tmp_64_4_8, i27* @p_ax_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8041" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3557  %tmp_66_4_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_354, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_4_8"/></StgValue>
</operation>

<operation id="8042" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3558  %tmp_6724_4_8_cast = mul i41 %tmp_352, %tmp_349

]]></Node>
<StgValue><ssdm name="tmp_6724_4_8_cast"/></StgValue>
</operation>

<operation id="8043" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3559  %p_Val2_33_4_8 = add i41 %tmp_66_4_8, %tmp_6724_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_4_8"/></StgValue>
</operation>

<operation id="8044" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3560  %tmp_69_4_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_4_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_4_8"/></StgValue>
</operation>

<operation id="8045" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3561  store i27 %tmp_69_4_8, i27* @p_ay_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8046" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:3563  %tmp_71_4_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_355, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_4_8"/></StgValue>
</operation>

<operation id="8047" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3564  %tmp_7225_4_8_cast = mul i41 %tmp_352, %tmp_350

]]></Node>
<StgValue><ssdm name="tmp_7225_4_8_cast"/></StgValue>
</operation>

<operation id="8048" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:3565  %p_Val2_36_4_8 = add i41 %tmp_71_4_8, %tmp_7225_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_4_8"/></StgValue>
</operation>

<operation id="8049" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:3566  %tmp_74_4_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_4_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_4_8"/></StgValue>
</operation>

<operation id="8050" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:3567  store i27 %tmp_74_4_8, i27* @p_az_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8051" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4079  %tmp_393 = sext i27 %newSel183 to i41

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="8052" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4081  %tmp_61_5_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_394, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_6"/></StgValue>
</operation>

<operation id="8053" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4082  %tmp_6223_5_6_cast = mul i41 %tmp_393, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_6223_5_6_cast"/></StgValue>
</operation>

<operation id="8054" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4083  %p_Val2_30_5_6 = add i41 %tmp_61_5_6, %tmp_6223_5_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_6"/></StgValue>
</operation>

<operation id="8055" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4085  %tmp_66_5_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_395, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_6"/></StgValue>
</operation>

<operation id="8056" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4086  %tmp_6724_5_6_cast = mul i41 %tmp_393, %tmp_390

]]></Node>
<StgValue><ssdm name="tmp_6724_5_6_cast"/></StgValue>
</operation>

<operation id="8057" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4087  %p_Val2_33_5_6 = add i41 %tmp_66_5_6, %tmp_6724_5_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_6"/></StgValue>
</operation>

<operation id="8058" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4089  %tmp_71_5_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_396, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_6"/></StgValue>
</operation>

<operation id="8059" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4090  %tmp_7225_5_6_cast = mul i41 %tmp_393, %tmp_391

]]></Node>
<StgValue><ssdm name="tmp_7225_5_6_cast"/></StgValue>
</operation>

<operation id="8060" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4091  %p_Val2_36_5_6 = add i41 %tmp_71_5_6, %tmp_7225_5_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_6"/></StgValue>
</operation>

<operation id="8061" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4168  %tmp_401 = sext i27 %newSel187 to i41

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="8062" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4169  %tmp_402 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="8063" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4170  %tmp_61_5_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_402, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_7"/></StgValue>
</operation>

<operation id="8064" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4171  %tmp_6223_5_7_cast = mul i41 %tmp_401, %tmp_397

]]></Node>
<StgValue><ssdm name="tmp_6223_5_7_cast"/></StgValue>
</operation>

<operation id="8065" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4172  %p_Val2_30_5_7 = add i41 %tmp_61_5_7, %tmp_6223_5_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_7"/></StgValue>
</operation>

<operation id="8066" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4173  %tmp_403 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="8067" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4174  %tmp_66_5_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_403, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_7"/></StgValue>
</operation>

<operation id="8068" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4175  %tmp_6724_5_7_cast = mul i41 %tmp_401, %tmp_398

]]></Node>
<StgValue><ssdm name="tmp_6724_5_7_cast"/></StgValue>
</operation>

<operation id="8069" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4176  %p_Val2_33_5_7 = add i41 %tmp_66_5_7, %tmp_6724_5_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_7"/></StgValue>
</operation>

<operation id="8070" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4177  %tmp_404 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="8071" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4178  %tmp_71_5_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_404, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_7"/></StgValue>
</operation>

<operation id="8072" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4179  %tmp_7225_5_7_cast = mul i41 %tmp_401, %tmp_399

]]></Node>
<StgValue><ssdm name="tmp_7225_5_7_cast"/></StgValue>
</operation>

<operation id="8073" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4180  %p_Val2_36_5_7 = add i41 %tmp_71_5_7, %tmp_7225_5_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_7"/></StgValue>
</operation>

<operation id="8074" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4257  %tmp_409 = sext i27 %newSel191 to i41

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="8075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4258  %tmp_410 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="8076" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4259  %tmp_61_5_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_410, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_5_8"/></StgValue>
</operation>

<operation id="8077" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4260  %tmp_6223_5_8_cast = mul i41 %tmp_409, %tmp_405

]]></Node>
<StgValue><ssdm name="tmp_6223_5_8_cast"/></StgValue>
</operation>

<operation id="8078" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4261  %p_Val2_30_5_8 = add i41 %tmp_61_5_8, %tmp_6223_5_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_5_8"/></StgValue>
</operation>

<operation id="8079" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4262  %tmp_64_5_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_5_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_5_8"/></StgValue>
</operation>

<operation id="8080" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4263  store i27 %tmp_64_5_8, i27* @p_ax_V_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8081" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4264  %tmp_411 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="8082" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4265  %tmp_66_5_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_411, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_5_8"/></StgValue>
</operation>

<operation id="8083" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4266  %tmp_6724_5_8_cast = mul i41 %tmp_409, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_6724_5_8_cast"/></StgValue>
</operation>

<operation id="8084" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4267  %p_Val2_33_5_8 = add i41 %tmp_66_5_8, %tmp_6724_5_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_5_8"/></StgValue>
</operation>

<operation id="8085" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4268  %tmp_69_5_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_5_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_5_8"/></StgValue>
</operation>

<operation id="8086" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4269  store i27 %tmp_69_5_8, i27* @p_ay_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8087" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4270  %tmp_412 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="8088" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4271  %tmp_71_5_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_412, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_5_8"/></StgValue>
</operation>

<operation id="8089" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4272  %tmp_7225_5_8_cast = mul i41 %tmp_409, %tmp_407

]]></Node>
<StgValue><ssdm name="tmp_7225_5_8_cast"/></StgValue>
</operation>

<operation id="8090" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4273  %p_Val2_36_5_8 = add i41 %tmp_71_5_8, %tmp_7225_5_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_5_8"/></StgValue>
</operation>

<operation id="8091" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4274  %tmp_74_5_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_5_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_5_8"/></StgValue>
</operation>

<operation id="8092" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4275  store i27 %tmp_74_5_8, i27* @p_az_V_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8093" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4787  %tmp_450 = sext i27 %newSel215 to i41

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="8094" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4789  %tmp_61_6_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_451, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_5"/></StgValue>
</operation>

<operation id="8095" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4790  %tmp_6223_6_5_cast = mul i41 %tmp_450, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_6223_6_5_cast"/></StgValue>
</operation>

<operation id="8096" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4791  %p_Val2_30_6_5 = add i41 %tmp_61_6_5, %tmp_6223_6_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_5"/></StgValue>
</operation>

<operation id="8097" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4793  %tmp_66_6_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_452, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_5"/></StgValue>
</operation>

<operation id="8098" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4794  %tmp_6724_6_5_cast = mul i41 %tmp_450, %tmp_447

]]></Node>
<StgValue><ssdm name="tmp_6724_6_5_cast"/></StgValue>
</operation>

<operation id="8099" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4795  %p_Val2_33_6_5 = add i41 %tmp_66_6_5, %tmp_6724_6_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_5"/></StgValue>
</operation>

<operation id="8100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4797  %tmp_71_6_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_453, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_5"/></StgValue>
</operation>

<operation id="8101" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4798  %tmp_7225_6_5_cast = mul i41 %tmp_450, %tmp_448

]]></Node>
<StgValue><ssdm name="tmp_7225_6_5_cast"/></StgValue>
</operation>

<operation id="8102" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4799  %p_Val2_36_6_5 = add i41 %tmp_71_6_5, %tmp_7225_6_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_5"/></StgValue>
</operation>

<operation id="8103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4876  %tmp_458 = sext i27 %newSel219 to i41

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="8104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4877  %tmp_459 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="8105" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4878  %tmp_61_6_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_459, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_7"/></StgValue>
</operation>

<operation id="8106" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4879  %tmp_6223_6_7_cast = mul i41 %tmp_458, %tmp_454

]]></Node>
<StgValue><ssdm name="tmp_6223_6_7_cast"/></StgValue>
</operation>

<operation id="8107" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4880  %p_Val2_30_6_7 = add i41 %tmp_61_6_7, %tmp_6223_6_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_7"/></StgValue>
</operation>

<operation id="8108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4881  %tmp_460 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="8109" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4882  %tmp_66_6_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_460, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_7"/></StgValue>
</operation>

<operation id="8110" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4883  %tmp_6724_6_7_cast = mul i41 %tmp_458, %tmp_455

]]></Node>
<StgValue><ssdm name="tmp_6724_6_7_cast"/></StgValue>
</operation>

<operation id="8111" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4884  %p_Val2_33_6_7 = add i41 %tmp_66_6_7, %tmp_6724_6_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_7"/></StgValue>
</operation>

<operation id="8112" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4885  %tmp_461 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="8113" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4886  %tmp_71_6_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_461, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_7"/></StgValue>
</operation>

<operation id="8114" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4887  %tmp_7225_6_7_cast = mul i41 %tmp_458, %tmp_456

]]></Node>
<StgValue><ssdm name="tmp_7225_6_7_cast"/></StgValue>
</operation>

<operation id="8115" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4888  %p_Val2_36_6_7 = add i41 %tmp_71_6_7, %tmp_7225_6_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_7"/></StgValue>
</operation>

<operation id="8116" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4965  %tmp_466 = sext i27 %newSel223 to i41

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="8117" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4966  %tmp_467 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="8118" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4967  %tmp_61_6_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_467, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_6_8"/></StgValue>
</operation>

<operation id="8119" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4968  %tmp_6223_6_8_cast = mul i41 %tmp_466, %tmp_462

]]></Node>
<StgValue><ssdm name="tmp_6223_6_8_cast"/></StgValue>
</operation>

<operation id="8120" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4969  %p_Val2_30_6_8 = add i41 %tmp_61_6_8, %tmp_6223_6_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_6_8"/></StgValue>
</operation>

<operation id="8121" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4970  %tmp_64_6_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_6_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_6_8"/></StgValue>
</operation>

<operation id="8122" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4971  store i27 %tmp_64_6_8, i27* @p_ax_V_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8123" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4972  %tmp_468 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="8124" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4973  %tmp_66_6_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_468, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_6_8"/></StgValue>
</operation>

<operation id="8125" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4974  %tmp_6724_6_8_cast = mul i41 %tmp_466, %tmp_463

]]></Node>
<StgValue><ssdm name="tmp_6724_6_8_cast"/></StgValue>
</operation>

<operation id="8126" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4975  %p_Val2_33_6_8 = add i41 %tmp_66_6_8, %tmp_6724_6_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_6_8"/></StgValue>
</operation>

<operation id="8127" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4976  %tmp_69_6_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_6_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_6_8"/></StgValue>
</operation>

<operation id="8128" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4977  store i27 %tmp_69_6_8, i27* @p_ay_V_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8129" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4978  %tmp_469 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="8130" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:4979  %tmp_71_6_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_469, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_6_8"/></StgValue>
</operation>

<operation id="8131" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4980  %tmp_7225_6_8_cast = mul i41 %tmp_466, %tmp_464

]]></Node>
<StgValue><ssdm name="tmp_7225_6_8_cast"/></StgValue>
</operation>

<operation id="8132" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:4981  %p_Val2_36_6_8 = add i41 %tmp_71_6_8, %tmp_7225_6_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_6_8"/></StgValue>
</operation>

<operation id="8133" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:4982  %tmp_74_6_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_6_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_6_8"/></StgValue>
</operation>

<operation id="8134" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:4983  store i27 %tmp_74_6_8, i27* @p_az_V_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8135" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5495  %tmp_507 = sext i27 %newSel247 to i41

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="8136" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5497  %tmp_61_7_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_508, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_5"/></StgValue>
</operation>

<operation id="8137" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5498  %tmp_6223_7_5_cast = mul i41 %tmp_507, %tmp_503

]]></Node>
<StgValue><ssdm name="tmp_6223_7_5_cast"/></StgValue>
</operation>

<operation id="8138" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5499  %p_Val2_30_7_5 = add i41 %tmp_61_7_5, %tmp_6223_7_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_5"/></StgValue>
</operation>

<operation id="8139" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5501  %tmp_66_7_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_509, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_5"/></StgValue>
</operation>

<operation id="8140" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5502  %tmp_6724_7_5_cast = mul i41 %tmp_507, %tmp_504

]]></Node>
<StgValue><ssdm name="tmp_6724_7_5_cast"/></StgValue>
</operation>

<operation id="8141" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5503  %p_Val2_33_7_5 = add i41 %tmp_66_7_5, %tmp_6724_7_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_5"/></StgValue>
</operation>

<operation id="8142" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5505  %tmp_71_7_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_510, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_5"/></StgValue>
</operation>

<operation id="8143" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5506  %tmp_7225_7_5_cast = mul i41 %tmp_507, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_7225_7_5_cast"/></StgValue>
</operation>

<operation id="8144" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5507  %p_Val2_36_7_5 = add i41 %tmp_71_7_5, %tmp_7225_7_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_5"/></StgValue>
</operation>

<operation id="8145" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5584  %tmp_515 = sext i27 %newSel251 to i41

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="8146" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5585  %tmp_516 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="8147" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5586  %tmp_61_7_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_516, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_6"/></StgValue>
</operation>

<operation id="8148" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5587  %tmp_6223_7_6_cast = mul i41 %tmp_515, %tmp_511

]]></Node>
<StgValue><ssdm name="tmp_6223_7_6_cast"/></StgValue>
</operation>

<operation id="8149" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5588  %p_Val2_30_7_6 = add i41 %tmp_61_7_6, %tmp_6223_7_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_6"/></StgValue>
</operation>

<operation id="8150" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5589  %tmp_517 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="8151" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5590  %tmp_66_7_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_517, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_6"/></StgValue>
</operation>

<operation id="8152" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5591  %tmp_6724_7_6_cast = mul i41 %tmp_515, %tmp_512

]]></Node>
<StgValue><ssdm name="tmp_6724_7_6_cast"/></StgValue>
</operation>

<operation id="8153" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5592  %p_Val2_33_7_6 = add i41 %tmp_66_7_6, %tmp_6724_7_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_6"/></StgValue>
</operation>

<operation id="8154" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5593  %tmp_518 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="8155" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5594  %tmp_71_7_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_518, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_6"/></StgValue>
</operation>

<operation id="8156" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5595  %tmp_7225_7_6_cast = mul i41 %tmp_515, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_7225_7_6_cast"/></StgValue>
</operation>

<operation id="8157" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5596  %p_Val2_36_7_6 = add i41 %tmp_71_7_6, %tmp_7225_7_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_6"/></StgValue>
</operation>

<operation id="8158" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5673  %tmp_523 = sext i27 %newSel255 to i41

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="8159" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5674  %tmp_524 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="8160" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5675  %tmp_61_7_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_524, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_7_8"/></StgValue>
</operation>

<operation id="8161" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5676  %tmp_6223_7_8_cast = mul i41 %tmp_523, %tmp_519

]]></Node>
<StgValue><ssdm name="tmp_6223_7_8_cast"/></StgValue>
</operation>

<operation id="8162" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5677  %p_Val2_30_7_8 = add i41 %tmp_61_7_8, %tmp_6223_7_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_7_8"/></StgValue>
</operation>

<operation id="8163" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5678  %tmp_64_7_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_7_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_7_8"/></StgValue>
</operation>

<operation id="8164" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5679  store i27 %tmp_64_7_8, i27* @p_ax_V_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8165" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5680  %tmp_525 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="8166" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5681  %tmp_66_7_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_525, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_7_8"/></StgValue>
</operation>

<operation id="8167" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5682  %tmp_6724_7_8_cast = mul i41 %tmp_523, %tmp_520

]]></Node>
<StgValue><ssdm name="tmp_6724_7_8_cast"/></StgValue>
</operation>

<operation id="8168" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5683  %p_Val2_33_7_8 = add i41 %tmp_66_7_8, %tmp_6724_7_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_7_8"/></StgValue>
</operation>

<operation id="8169" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5684  %tmp_69_7_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_7_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_7_8"/></StgValue>
</operation>

<operation id="8170" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5685  store i27 %tmp_69_7_8, i27* @p_ay_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8171" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5686  %tmp_526 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="8172" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:5687  %tmp_71_7_8 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_526, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_7_8"/></StgValue>
</operation>

<operation id="8173" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5688  %tmp_7225_7_8_cast = mul i41 %tmp_523, %tmp_521

]]></Node>
<StgValue><ssdm name="tmp_7225_7_8_cast"/></StgValue>
</operation>

<operation id="8174" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:5689  %p_Val2_36_7_8 = add i41 %tmp_71_7_8, %tmp_7225_7_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_7_8"/></StgValue>
</operation>

<operation id="8175" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:5690  %tmp_74_7_8 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_7_8, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_7_8"/></StgValue>
</operation>

<operation id="8176" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:5691  store i27 %tmp_74_7_8, i27* @p_az_V_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8177" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6258" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6203  %tmp_564 = sext i27 %newSel279 to i41

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="8178" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6260" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6205  %tmp_61_8_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_565, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_5"/></StgValue>
</operation>

<operation id="8179" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6261" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6206  %tmp_6223_8_5_cast = mul i41 %tmp_564, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp_6223_8_5_cast"/></StgValue>
</operation>

<operation id="8180" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6262" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6207  %p_Val2_30_8_5 = add i41 %tmp_61_8_5, %tmp_6223_8_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_5"/></StgValue>
</operation>

<operation id="8181" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6264" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6209  %tmp_66_8_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_566, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_5"/></StgValue>
</operation>

<operation id="8182" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6265" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6210  %tmp_6724_8_5_cast = mul i41 %tmp_564, %tmp_561

]]></Node>
<StgValue><ssdm name="tmp_6724_8_5_cast"/></StgValue>
</operation>

<operation id="8183" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6266" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6211  %p_Val2_33_8_5 = add i41 %tmp_66_8_5, %tmp_6724_8_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_5"/></StgValue>
</operation>

<operation id="8184" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6268" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6213  %tmp_71_8_5 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_567, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_5"/></StgValue>
</operation>

<operation id="8185" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6269" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6214  %tmp_7225_8_5_cast = mul i41 %tmp_564, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_7225_8_5_cast"/></StgValue>
</operation>

<operation id="8186" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6270" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6215  %p_Val2_36_8_5 = add i41 %tmp_71_8_5, %tmp_7225_8_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_5"/></StgValue>
</operation>

<operation id="8187" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6347" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6292  %tmp_572 = sext i27 %newSel283 to i41

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="8188" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6293  %tmp_573 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="8189" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6294  %tmp_61_8_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_573, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_6"/></StgValue>
</operation>

<operation id="8190" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6295  %tmp_6223_8_6_cast = mul i41 %tmp_572, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_6223_8_6_cast"/></StgValue>
</operation>

<operation id="8191" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6296  %p_Val2_30_8_6 = add i41 %tmp_61_8_6, %tmp_6223_8_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_6"/></StgValue>
</operation>

<operation id="8192" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6352" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6297  %tmp_574 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="8193" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6353" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6298  %tmp_66_8_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_574, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_6"/></StgValue>
</operation>

<operation id="8194" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6354" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6299  %tmp_6724_8_6_cast = mul i41 %tmp_572, %tmp_569

]]></Node>
<StgValue><ssdm name="tmp_6724_8_6_cast"/></StgValue>
</operation>

<operation id="8195" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6355" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6300  %p_Val2_33_8_6 = add i41 %tmp_66_8_6, %tmp_6724_8_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_6"/></StgValue>
</operation>

<operation id="8196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6356" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6301  %tmp_575 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_5, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="8197" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6357" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6302  %tmp_71_8_6 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_575, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_6"/></StgValue>
</operation>

<operation id="8198" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6358" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6303  %tmp_7225_8_6_cast = mul i41 %tmp_572, %tmp_570

]]></Node>
<StgValue><ssdm name="tmp_7225_8_6_cast"/></StgValue>
</operation>

<operation id="8199" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6359" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6304  %p_Val2_36_8_6 = add i41 %tmp_71_8_6, %tmp_7225_8_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_6"/></StgValue>
</operation>

<operation id="8200" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6436" bw="41" op_0_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6381  %tmp_580 = sext i27 %newSel287 to i41

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="8201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6437" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6382  %tmp_581 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="8202" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6438" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6383  %tmp_61_8_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_581, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_61_8_7"/></StgValue>
</operation>

<operation id="8203" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6439" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6384  %tmp_6223_8_7_cast = mul i41 %tmp_580, %tmp_576

]]></Node>
<StgValue><ssdm name="tmp_6223_8_7_cast"/></StgValue>
</operation>

<operation id="8204" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6440" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6385  %p_Val2_30_8_7 = add i41 %tmp_61_8_7, %tmp_6223_8_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_30_8_7"/></StgValue>
</operation>

<operation id="8205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6441" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6386  %tmp_64_8_7 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_30_8_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_64_8_7"/></StgValue>
</operation>

<operation id="8206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6442" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6387  store i27 %tmp_64_8_7, i27* @p_ax_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8207" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6388  %tmp_582 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="8208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6444" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6389  %tmp_66_8_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_582, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_66_8_7"/></StgValue>
</operation>

<operation id="8209" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6445" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6390  %tmp_6724_8_7_cast = mul i41 %tmp_580, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_6724_8_7_cast"/></StgValue>
</operation>

<operation id="8210" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6391  %p_Val2_33_8_7 = add i41 %tmp_66_8_7, %tmp_6724_8_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33_8_7"/></StgValue>
</operation>

<operation id="8211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6447" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6392  %tmp_69_8_7 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_33_8_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_69_8_7"/></StgValue>
</operation>

<operation id="8212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6393  store i27 %tmp_69_8_7, i27* @p_ay_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8213" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6449" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6394  %tmp_583 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_6, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="8214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6450" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
._crit_edge.0.0_ifconv:6395  %tmp_71_8_7 = call i41 @_ssdm_op_BitConcatenate.i41.i27.i14(i27 %tmp_583, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_71_8_7"/></StgValue>
</operation>

<operation id="8215" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6451" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6396  %tmp_7225_8_7_cast = mul i41 %tmp_580, %tmp_578

]]></Node>
<StgValue><ssdm name="tmp_7225_8_7_cast"/></StgValue>
</operation>

<operation id="8216" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6452" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge.0.0_ifconv:6397  %p_Val2_36_8_7 = add i41 %tmp_71_8_7, %tmp_7225_8_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36_8_7"/></StgValue>
</operation>

<operation id="8217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0_ifconv:6398  %tmp_74_8_7 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %p_Val2_36_8_7, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_74_8_7"/></StgValue>
</operation>

<operation id="8218" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.0.0_ifconv:6399  store i27 %tmp_74_8_7, i27* @p_az_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6455" bw="0">
<![CDATA[
._crit_edge.0.0_ifconv:6400  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
