/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az590-853
+ date
Mon Mar  6 20:37:07 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1678135027
+ CACTUS_STARTTIME=1678135027
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Mar 06 2023 (20:30:30)
Run date:          Mar 06 2023 (20:37:08+0000)
Run host:          fv-az590-853 (pid=103424)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az590-853
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110652KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=5077003b-1cdf-ef42-97a3-7a3eebc497b4, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1033-azure, OSVersion="#40~20.04.1-Ubuntu SMP Tue Jan 24 16:06:28 UTC 2023", HostName=fv-az590-853, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110652KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0016941 sec
      iterations=10000000... time=0.0171216 sec
      iterations=100000000... time=0.169762 sec
      iterations=600000000... time=1.01793 sec
      iterations=600000000... time=1.03921 sec
      result: -56.4082 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036092 sec
      iterations=10000000... time=0.0360823 sec
      iterations=100000000... time=0.360921 sec
      iterations=300000000... time=1.08287 sec
      result: 8.8653 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019996 sec
      iterations=10000000... time=0.0199903 sec
      iterations=100000000... time=0.199111 sec
      iterations=600000000... time=1.19446 sec
      result: 8.0371 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.0002034 sec
      iterations=10000... time=0.0020065 sec
      iterations=100000... time=0.0200927 sec
      iterations=1000000... time=0.200881 sec
      iterations=5000000... time=1.00448 sec
      result: 2.00896 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.0005872 sec
      iterations=10000... time=0.0057591 sec
      iterations=100000... time=0.0575785 sec
      iterations=1000000... time=0.576454 sec
      iterations=2000000... time=1.15229 sec
      result: 5.76145 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.42e-05 sec
      iterations=1000... time=0.0005407 sec
      iterations=10000... time=0.0054162 sec
      iterations=100000... time=0.0541389 sec
      iterations=1000000... time=0.541311 sec
      iterations=2000000... time=1.08282 sec
      result: 68.0889 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.22e-05 sec
      iterations=10... time=0.0002159 sec
      iterations=100... time=0.0021583 sec
      iterations=1000... time=0.0215267 sec
      iterations=10000... time=0.21525 sec
      iterations=50000... time=1.07648 sec
      result: 45.6597 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=3.26e-05 sec
      iterations=100000... time=0.0003213 sec
      iterations=1000000... time=0.0032152 sec
      iterations=10000000... time=0.0321448 sec
      iterations=100000000... time=0.321387 sec
      iterations=300000000... time=0.964663 sec
      iterations=600000000... time=1.92866 sec
      result: 0.401804 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.59e-05 sec
      iterations=10000... time=0.0001841 sec
      iterations=100000... time=0.0018256 sec
      iterations=1000000... time=0.0183573 sec
      iterations=10000000... time=0.181022 sec
      iterations=60000000... time=1.09117 sec
      result: 2.27327 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=4.07e-05 sec
      iterations=1000... time=0.0002421 sec
      iterations=10000... time=0.0024216 sec
      iterations=100000... time=0.0242404 sec
      iterations=1000000... time=0.242429 sec
      iterations=5000000... time=1.2122 sec
      result: 152.054 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.32e-05 sec
      iterations=10... time=0.0002069 sec
      iterations=100... time=0.0020616 sec
      iterations=1000... time=0.020577 sec
      iterations=10000... time=0.205844 sec
      iterations=50000... time=1.0322 sec
      result: 47.6187 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.34e-05 sec
      iterations=10... time=0.0001381 sec
      iterations=100... time=0.0013802 sec
      iterations=1000... time=0.0135979 sec
      iterations=10000... time=0.135669 sec
      iterations=80000... time=1.07237 sec
      result: 0.163899 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.0001791 sec
      iterations=10... time=0.0026285 sec
      iterations=100... time=0.0257919 sec
      iterations=1000... time=0.257065 sec
      iterations=4000... time=1.02994 sec
      result: 0.230379 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0456137 sec
      iterations=10... time=0.485347 sec
      iterations=20... time=0.966218 sec
      iterations=40... time=1.9339 sec
      result: 0.0486609 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00178005 sec
      iterations=10000000... time=0.0172099 sec
      iterations=100000000... time=0.169837 sec
      iterations=600000000... time=1.01923 sec
      iterations=600000000... time=1.04073 sec
      result: -55.7945 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362075 sec
      iterations=10000000... time=0.0361257 sec
      iterations=100000000... time=0.363968 sec
      iterations=300000000... time=1.08604 sec
      result: 8.83949 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199665 sec
      iterations=10000000... time=0.0199323 sec
      iterations=100000000... time=0.199423 sec
      iterations=600000000... time=1.19627 sec
      result: 8.02493 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.00020115 sec
      iterations=10000... time=0.00200645 sec
      iterations=100000... time=0.0201014 sec
      iterations=1000000... time=0.202415 sec
      iterations=5000000... time=1.00825 sec
      result: 2.01651 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000580349 sec
      iterations=10000... time=0.00580005 sec
      iterations=100000... time=0.0579387 sec
      iterations=1000000... time=0.580161 sec
      iterations=2000000... time=1.16151 sec
      result: 5.80755 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=5.55e-06 sec
      iterations=100... time=6.04e-05 sec
      iterations=1000... time=0.00054025 sec
      iterations=10000... time=0.0054301 sec
      iterations=100000... time=0.0545559 sec
      iterations=1000000... time=0.544031 sec
      iterations=2000000... time=1.08776 sec
      result: 67.7796 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.245e-05 sec
      iterations=10... time=0.0002211 sec
      iterations=100... time=0.00222905 sec
      iterations=1000... time=0.0218515 sec
      iterations=10000... time=0.218916 sec
      iterations=50000... time=1.0945 sec
      result: 44.9081 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=3.235e-05 sec
      iterations=100000... time=0.000328149 sec
      iterations=1000000... time=0.00320795 sec
      iterations=10000000... time=0.0321449 sec
      iterations=100000000... time=0.322343 sec
      iterations=300000000... time=0.965573 sec
      iterations=600000000... time=1.93227 sec
      result: 0.402556 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.66e-05 sec
      iterations=10000... time=0.0001833 sec
      iterations=100000... time=0.00179475 sec
      iterations=1000000... time=0.0180265 sec
      iterations=10000000... time=0.180477 sec
      iterations=60000000... time=1.08985 sec
      result: 2.27052 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=5.75e-06 sec
      iterations=100... time=4.4599e-05 sec
      iterations=1000... time=0.0002481 sec
      iterations=10000... time=0.00246235 sec
      iterations=100000... time=0.0247095 sec
      iterations=1000000... time=0.247323 sec
      iterations=4000000... time=0.990749 sec
      iterations=8000000... time=1.97633 sec
      result: 149.222 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.52e-05 sec
      iterations=10... time=0.00020995 sec
      iterations=100... time=0.0021846 sec
      iterations=1000... time=0.0216134 sec
      iterations=10000... time=0.209621 sec
      iterations=50000... time=1.04834 sec
      result: 46.8855 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=3.75e-06 sec
      iterations=10... time=3.61995e-05 sec
      iterations=100... time=0.0003837 sec
      iterations=1000... time=0.0040859 sec
      iterations=10000... time=0.0379407 sec
      iterations=100000... time=0.372048 sec
      iterations=300000... time=1.10772 sec
      result: 0.270825 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.00014 sec
      iterations=10... time=0.00083255 sec
      iterations=100... time=0.00837995 sec
      iterations=1000... time=0.0834009 sec
      iterations=10000... time=0.837792 sec
      iterations=20000... time=1.68621 sec
      result: 0.353349 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0013302 sec
      iterations=10... time=0.0128565 sec
      iterations=100... time=0.130293 sec
      iterations=800... time=1.04508 sec
      result: 1.80092 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Mar  6 20:38:04 UTC 2023
+ echo Done.
Done.
  Elapsed time: 56.2 s
