ISim log file
Running: /home/user/git/core/Core/GridEngine_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/user/git/core/Core/GridEngine_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/user/git/core/Core/GridEngine.v" Line 108.  For instance GridEngine/memory/, width 5 of formal port pointer_cell_x is not equal to width 4 of actual signal pointer_cell_x.
WARNING: File "/home/user/git/core/Core/GridEngine.v" Line 109.  For instance GridEngine/memory/, width 5 of formal port pointer_cell_y is not equal to width 4 of actual signal pointer_cell_y.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /GridEngine/clk_in 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# run 10 ns
# exit 0
