Module('adder_WIDTH32', IOs=[In(typ=BitVec(width=1), name='cin'), In(typ=BitVec(width=Parameter(CInt(32), name='WIDTH')), name='x'), In(typ=BitVec(width=Parameter(CInt(32), name='WIDTH')), name='y'), Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm'), Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm_r'), Out(typ=BitVec(width=1), name='sm_zero_r'), Clock(name='clk'), Reset(name='rst_n')], params=[Parameter(CInt(32), name='WIDTH'), Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')], body=[Combo(body=Block(VarAssign(Variable(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='res'), ((In(typ=BitVec(width=Parameter(CInt(32), name='WIDTH')), name='x') + In(typ=BitVec(width=Parameter(CInt(32), name='WIDTH')), name='y')) + In(typ=BitVec(width=1), name='cin'))), SigAssign(Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm'), Variable(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='res')), name='combo_logic')), Clocked(Clock(name='clk'), reset=Reset(name='rst_n'), autoReset=True).Body(Block(If(~(Reset(name='rst_n'))).Then(Block(SigAssign(Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm_r'), CInt(0)), SigAssign(Out(typ=BitVec(width=1), name='sm_zero_r'), CInt(0)))).Else(Block(SigAssign(Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm_r'), Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm')), SigAssign(Out(typ=BitVec(width=1), name='sm_zero_r'), (Out(typ=BitVec(width=Parameter((Parameter(CInt(32), name='WIDTH') + CInt(1)), name='SWIDTH')), name='sm') == CInt(0))), name='registering'))))])
adder_WIDTH32 #(
    .A(1)
) adder_0 (
    .cin(cin),
    .x(x0),
    .y(y0),
    .sm(sm),
    .sm_r(sm_r),
    .sm_zero_r(sm_zero_r),
    .clk(clk),
    .rst_n(rst_n)
);
