<stg><name>sin_or_cos<float></name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:0  %do_cos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %do_cos) nounwind

]]></Node>
<StgValue><ssdm name="do_cos_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:1  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind

]]></Node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %p_Val2_s = bitcast float %t_in_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:6  %closepath = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:11  %expv_op = add i8 -62, %loc_V

]]></Node>
<StgValue><ssdm name="expv_op"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:12  %addr_V = select i1 %closepath, i8 63, i8 %expv_op

]]></Node>
<StgValue><ssdm name="addr_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:13  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:14  %tmp_5_i_i = zext i4 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="100" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:15  %ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_100_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="100" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:16  %table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:17  %tmp_38 = trunc i8 %addr_V to i4

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="100" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:16  %table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="100" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:18  %tmp_7_i_i = zext i4 %tmp_38 to i100

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
._crit_edge_ifconv:19  %r_V_3 = shl i100 %table_100_V, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="80" op_0_bw="80" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:20  %Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V_3, i32 20, i32 99) nounwind

]]></Node>
<StgValue><ssdm name="Med_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:9  %p_Result_23 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="104" op_0_bw="80">
<![CDATA[
._crit_edge_ifconv:21  %lhs_V = zext i80 %Med_V to i104

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="104" op_0_bw="24">
<![CDATA[
._crit_edge_ifconv:22  %rhs_V_1 = zext i24 %p_Result_23 to i104

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="104" op_0_bw="104" op_1_bw="104">
<![CDATA[
._crit_edge_ifconv:23  %r_V_4 = mul i104 %lhs_V, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="58" op_0_bw="58" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %p_Val2_8 = call i58 @_ssdm_op_PartSelect.i58.i104.i32.i32(i104 %r_V_4, i32 19, i32 76)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %tmp_4_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %r_V_4, i32 77, i32 79) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:128  %tmp_21 = icmp eq i23 %loc_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:7  %p_i = add i8 -125, %loc_V

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:8  %storemerge_i = select i1 %closepath, i8 %p_i, i8 0

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:26  %p_Val2_29 = select i1 %closepath, i3 0, i3 %tmp_4_i

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:27  %tmp_39 = trunc i3 %p_Val2_29 to i1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
._crit_edge_ifconv:28  %p_Val2_i = sub i58 0, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
._crit_edge_ifconv:29  %p_Val2_10 = select i1 %tmp_39, i58 %p_Val2_i, i58 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:30  %p_Result_i2_i = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_10, i32 29, i32 57) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i2_i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:31  %p_Result_24 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i2_i, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %p_Result_25 = call i30 @llvm.part.select.i30(i30 %p_Result_24, i32 29, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge_ifconv:33  %p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_25) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:34  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_26, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %Mx_zeros_V = trunc i32 %val_assign to i5

]]></Node>
<StgValue><ssdm name="Mx_zeros_V"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="58" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:36  %tmp_5_i = zext i5 %Mx_zeros_V to i58

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
._crit_edge_ifconv:37  %p_Val2_12 = shl i58 %p_Val2_10, %tmp_5_i

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %Mx_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_12, i32 29, i32 57)

]]></Node>
<StgValue><ssdm name="Mx_V"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:39  %tmp_8_i = zext i5 %Mx_zeros_V to i8

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:40  %Ex_V = sub i8 %storemerge_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:42  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:127  %tmp_20 = icmp eq i8 %loc_V, 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:132  %tmp_22 = icmp eq i8 %loc_V, -1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:41  %sh_i_cast = sext i8 %Ex_V to i9

]]></Node>
<StgValue><ssdm name="sh_i_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:43  %tmp_10_i = sub i9 0, %sh_i_cast

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:44  %sh_assign = select i1 %isNeg, i9 %tmp_10_i, i9 %sh_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:45  %sh_assign_1_i_cast1 = sext i9 %sh_assign to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_i_cast1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="29" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:46  %sh_assign_1_i_cast = sext i9 %sh_assign to i29

]]></Node>
<StgValue><ssdm name="sh_assign_1_i_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="29">
<![CDATA[
._crit_edge_ifconv:47  %tmp_11_i = zext i29 %Mx_V to i32

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge_ifconv:48  %tmp_12_i = lshr i29 %Mx_V, %sh_assign_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="29">
<![CDATA[
._crit_edge_ifconv:49  %tmp_12_i_cast = zext i29 %tmp_12_i to i32

]]></Node>
<StgValue><ssdm name="tmp_12_i_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %tmp_13_i = shl i32 %tmp_11_i, %sh_assign_1_i_cast1

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:51  %ssdm_int_V_write_ass = select i1 %isNeg, i32 %tmp_12_i_cast, i32 %tmp_13_i

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
._crit_edge_ifconv:52  %tmp_4 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="do_cos_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:53  %tmp_s = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:54  %cos_basis = select i1 %do_cos_read, i1 %tmp_s, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="cos_basis"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:60  %p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %ssdm_int_V_write_ass, i32 22, i32 28)

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:61  %p_Val2_17 = trunc i32 %ssdm_int_V_write_ass to i22

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:62  %tmp_i2 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %ssdm_int_V_write_ass, i32 7, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:63  %OP1_V_3 = zext i15 %tmp_i2 to i30

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge_ifconv:64  %p_Val2_19 = mul i30 %OP1_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:65  %tmp_71_i = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %p_Val2_19, i32 15, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:66  %not_do_cos_i = xor i1 %do_cos_read, true

]]></Node>
<StgValue><ssdm name="not_do_cos_i"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:67  %sin_basis = xor i1 %tmp_4, %not_do_cos_i

]]></Node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
._crit_edge_ifconv:68  %p_Result_27 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:69  %tmp_72_i = zext i8 %p_Result_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:70  %second_order_float_4 = getelementptr [256 x i30]* @second_order_float_2, i64 0, i64 %tmp_72_i

]]></Node>
<StgValue><ssdm name="second_order_float_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:71  %p_Val2_20 = load i30* %second_order_float_4, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:74  %second_order_float_5 = getelementptr [256 x i23]* @second_order_float_3, i64 0, i64 %tmp_72_i

]]></Node>
<StgValue><ssdm name="second_order_float_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:75  %second_order_float_6 = load i23* %second_order_float_5, align 4

]]></Node>
<StgValue><ssdm name="second_order_float_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:80  %second_order_float_7 = getelementptr [256 x i15]* @second_order_float_s, i64 0, i64 %tmp_72_i

]]></Node>
<StgValue><ssdm name="second_order_float_7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:81  %second_order_float_8 = load i15* %second_order_float_7, align 2

]]></Node>
<StgValue><ssdm name="second_order_float_8"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:123  %p_Result_31 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_22, i3 %p_Val2_29)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
._crit_edge_ifconv:124  %tmp_6 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
._crit_edge_ifconv:125  %tmp_7 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:126  %tmp_19 = select i1 %cos_basis, i1 %tmp_6, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:129  %or_cond_112 = and i1 %tmp_20, %tmp_21

]]></Node>
<StgValue><ssdm name="or_cond_112"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:130  %p_din_sign_V = and i1 %p_Result_22, %not_do_cos_i

]]></Node>
<StgValue><ssdm name="p_din_sign_V"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:133  %tmp_8 = xor i1 %tmp_22, true

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:134  %p_results_sign_V_ret = and i1 %tmp_19, %tmp_8

]]></Node>
<StgValue><ssdm name="p_results_sign_V_ret"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:138  %p_Result_s = select i1 %or_cond_112, i1 %p_din_sign_V, i1 %p_results_sign_V_ret

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:71  %p_Val2_20 = load i30* %second_order_float_4, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:72  %p_Val2_21 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %p_Val2_20, i32 1, i32 29)

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="45" op_0_bw="22">
<![CDATA[
._crit_edge_ifconv:73  %OP1_V = zext i22 %p_Val2_17 to i45

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:75  %second_order_float_6 = load i23* %second_order_float_5, align 4

]]></Node>
<StgValue><ssdm name="second_order_float_6"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="45" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:76  %OP2_V_1 = sext i23 %second_order_float_6 to i45

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge_ifconv:77  %p_Val2_1 = mul i45 %OP2_V_1, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:78  %tmp_69_i = call i22 @_ssdm_op_PartSelect.i22.i45.i32.i32(i45 %p_Val2_1, i32 23, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:79  %OP1_V_2 = zext i15 %tmp_71_i to i30

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:81  %second_order_float_8 = load i15* %second_order_float_7, align 2

]]></Node>
<StgValue><ssdm name="second_order_float_8"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:82  %OP2_V_2 = sext i15 %second_order_float_8 to i30

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge_ifconv:83  %p_Val2_3 = mul i30 %OP2_V_2, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:84  %tmp_75_i = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %p_Val2_3, i32 16, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_75_i"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge_ifconv:86  %tmp_77_i_cast = sext i22 %tmp_69_i to i23

]]></Node>
<StgValue><ssdm name="tmp_77_i_cast"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:87  %tmp_79_i_cast_cast = sext i14 %tmp_75_i to i23

]]></Node>
<StgValue><ssdm name="tmp_79_i_cast_cast"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:88  %tmp = add i23 %tmp_77_i_cast, %tmp_79_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
._crit_edge_ifconv:56  %Mx_V_read_assign = select i1 %cos_basis, i29 -1, i29 %Mx_V

]]></Node>
<StgValue><ssdm name="Mx_V_read_assign"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="29">
<![CDATA[
._crit_edge_ifconv:85  %tmp_76_i = sext i29 %p_Val2_21 to i30

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:89  %tmp_cast = sext i23 %tmp to i30

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge_ifconv:90  %r_V = add i30 %tmp_cast, %tmp_76_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="30">
<![CDATA[
._crit_edge_ifconv:91  %OP1_V_4_i_cast = sext i30 %r_V to i58

]]></Node>
<StgValue><ssdm name="OP1_V_4_i_cast"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="58" op_0_bw="29">
<![CDATA[
._crit_edge_ifconv:92  %OP2_V_5_i_cast = zext i29 %Mx_V_read_assign to i58

]]></Node>
<StgValue><ssdm name="OP2_V_5_i_cast"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
._crit_edge_ifconv:93  %p_Val2_22 = mul i58 %OP1_V_4_i_cast, %OP2_V_5_i_cast

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:94  %result_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_22, i32 29, i32 57)

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:96  %p_Result_90_i = call i16 @_ssdm_op_PartSelect.i16.i58.i32.i32(i58 %p_Val2_22, i32 42, i32 57)

]]></Node>
<StgValue><ssdm name="p_Result_90_i"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:99  %p_Result_i1 = call i13 @_ssdm_op_PartSelect.i13.i58.i32.i32(i58 %p_Val2_22, i32 29, i32 41)

]]></Node>
<StgValue><ssdm name="p_Result_i1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:10  call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str53, [14 x i8]* @p_str57, [1 x i8]* @p_str53, i32 -1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:55  %p_Ex_V_ret = select i1 %cos_basis, i8 0, i8 %Ex_V

]]></Node>
<StgValue><ssdm name="p_Ex_V_ret"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:57  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @second_order_float_2, [1 x i8]* @p_str1196, [14 x i8]* @p_str1197, [1 x i8]* @p_str1196, i32 -1, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:58  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @second_order_float_3, [1 x i8]* @p_str1196, [14 x i8]* @p_str1197, [1 x i8]* @p_str1196, i32 -1, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:59  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @second_order_float_s, [1 x i8]* @p_str1196, [14 x i8]* @p_str1197, [1 x i8]* @p_str1196, i32 -1, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196, [1 x i8]* @p_str1196) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:95  %rhs_V = sext i8 %p_Ex_V_ret to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:97  %tmp_i2_111 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_90_i, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i2_111"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:98  %p_Val2_24 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp_i2_111, i32 15, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:100  %tmp_52_i = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %p_Result_i1, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="14" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:101  %p_Result_28 = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_52_i, i32 18, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:102  %p_Result_29 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_24, i32 31, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:103  %tmp_i_i = call i32 @llvm.cttz.i32(i32 %p_Result_29, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:104  %tmp_43 = trunc i32 %tmp_i_i to i29

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:105  %p_Result_30 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Result_28, i32 31, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:106  %tmp_i15_i = call i32 @llvm.cttz.i32(i32 %p_Result_30, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i15_i"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="29" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:107  %tmp_44 = trunc i32 %tmp_i15_i to i29

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge_ifconv:108  %tmp_67_i1 = shl i29 %result_V, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_67_i1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:109  %tmp_68_i1 = icmp eq i32 %tmp_i_i, 16

]]></Node>
<StgValue><ssdm name="tmp_68_i1"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:110  %shift_2_1_i = add nsw i32 16, %tmp_i15_i

]]></Node>
<StgValue><ssdm name="shift_2_1_i"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge_ifconv:111  %tmp_67_1_i = shl i29 %tmp_67_i1, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_67_1_i"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:112  %shift_1_i = select i1 %tmp_68_i1, i32 %shift_2_1_i, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="shift_1_i"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:113  %tmp_i3 = add i9 127, %rhs_V

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:114  %tmp_i115_cast = sext i9 %tmp_i3 to i32

]]></Node>
<StgValue><ssdm name="tmp_i115_cast"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:115  %newexp = sub i32 %tmp_i115_cast, %shift_1_i

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:116  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge_ifconv:117  %tmp_3_i = icmp eq i29 %result_V, 0

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:118  %or_cond_i = or i1 %tmp_45, %tmp_3_i

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="or_cond_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:119  %tmp_46 = trunc i32 %newexp to i8

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="23" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:120  %tmp_2 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %tmp_67_1_i, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="23" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:121  %tmp_3 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %tmp_67_i1, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:122  %tmp_5 = select i1 %tmp_68_i1, i23 %tmp_2, i23 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="or_cond_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:131  %p_cast_cast_cast = select i1 %do_cos_read, i8 127, i8 0

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="or_cond_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:135  %out_exp_V = select i1 %tmp_22, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="or_cond_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:136  %tmp_9 = or i1 %tmp_22, %or_cond_i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="or_cond_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:137  %p_results_exp_V_ret = select i1 %tmp_9, i8 %out_exp_V, i8 %tmp_46

]]></Node>
<StgValue><ssdm name="p_results_exp_V_ret"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:139  %ret_V_3 = select i1 %or_cond_112, i8 %p_cast_cast_cast, i8 %p_results_exp_V_ret

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:140  %not_or_cond_demorgan = and i1 %tmp_20, %tmp_21

]]></Node>
<StgValue><ssdm name="not_or_cond_demorgan"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:141  %not_or_cond = xor i1 %not_or_cond_demorgan, true

]]></Node>
<StgValue><ssdm name="not_or_cond"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:142  %newSel_cast = select i1 %not_or_cond, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="newSel_cast"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:143  %or_cond = or i1 %or_cond_112, %tmp_22

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:144  %newSel1 = select i1 %or_cond_i, i23 0, i23 %tmp_5

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:145  %ret_V_4 = select i1 %or_cond, i23 %newSel_cast, i23 %newSel1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
._crit_edge_ifconv:146  %p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_s, i8 %ret_V_3, i23 %ret_V_4) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:147  %ret_i_i = bitcast i32 %p_Result_32 to float

]]></Node>
<StgValue><ssdm name="ret_i_i"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:148  ret float %ret_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
