// Seed: 4023220279
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri1 id_3
    , id_28,
    input wire id_4,
    input wire id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    output wand id_12,
    output supply1 id_13,
    input supply0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input tri1 id_20,
    input supply1 id_21,
    output uwire id_22,
    output tri0 id_23,
    output tri0 id_24,
    output tri0 id_25,
    output supply1 id_26
);
  logic [-1 'h0 : 1] id_29;
  wire id_30;
  wire id_31 = id_9;
  wire id_32;
  ;
  assign id_25 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    inout uwire id_3,
    input tri0 id_4,
    output wire id_5,
    output wand id_6,
    output uwire id_7
    , id_26,
    input uwire id_8,
    output supply1 id_9#(
        .id_27(1),
        .id_28(-1)
    ),
    output tri id_10,
    input wor id_11
    , id_29,
    input supply1 id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wor id_19,
    input wand id_20,
    output tri id_21,
    input tri1 id_22,
    output supply1 id_23,
    output wire id_24
);
  wire id_30;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_22,
      id_5,
      id_22,
      id_16,
      id_16,
      id_21,
      id_17,
      id_15,
      id_14,
      id_16,
      id_3,
      id_2,
      id_3,
      id_17,
      id_3,
      id_7,
      id_19,
      id_16,
      id_8,
      id_8,
      id_3,
      id_18,
      id_23,
      id_14,
      id_9
  );
endmodule
