$date
	Mon Aug 18 13:55:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadd_tb $end
$var wire 1 ! cy $end
$var wire 1 " ss $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$scope module add1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#5
0"
0!
0$
0&
0#
0%
#10
1"
1$
1&
#15
0$
0&
1#
1%
#20
0"
1!
1$
1&
