// Seed: 652010889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout supply1 id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = 1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd84
) (
    input  tri1 _id_0
    , id_4,
    output wand id_1
    , id_5,
    output tri1 id_2
);
  logic [~  id_0 : -1] id_6;
  ;
  wire [1 : -1] id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6
  );
  assign modCall_1.id_6 = 0;
  wire  id_8;
  logic id_9;
  assign id_7 = id_7;
endmodule
