INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Personal Projects/APBtoUART/APBtoUART.srcs/sim_1/new/ReceivedataNoParity.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceivedatanoParity
