// Seed: 662313197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5
);
  always @(negedge 1 == id_3) id_0 = -1 == id_3;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1
);
  assign module_3.id_3 = 0;
  assign id_1 = id_0;
endmodule
module module_3 (
    input uwire id_0,
    output supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    output logic id_4
);
  initial begin : LABEL_0
    id_4 = #1 1;
  end
  module_2 modCall_1 (
      id_0,
      id_3
  );
endmodule
