# examples/rust/async_example/.cargo/registry/src/index.crates.io-6f17d22bba15001f/libc-0.2.177/src/unix/nto/x86_64.rs
@source-hash: 8da99138e210516a
@generated: 2026-02-09T18:02:35Z

## Purpose
Platform-specific libc bindings for x86_64 architecture on QNX NTO (Neutrino) operating system. Provides low-level type definitions and CPU register structures for system programming.

## Key Type Definitions
- `wchar_t` (L3): 32-bit unsigned wide character type
- `time_t` (L4): 64-bit signed time representation

## Core Structures

### CPU Context Structures
- `x86_64_cpu_registers` (L8-31): Complete x86_64 general-purpose register state with 8-byte alignment
  - Contains all major registers: rdi, rsi, rdx, r8-r15, rax, rbx, rbp, rcx, rip
  - Includes segment registers (cs, ss) and flags (rflags)
  - Uses private reserved fields (rsvd1, rsvd2) for alignment
- `mcontext_t` (L34-37): Machine context combining CPU and FPU register states

### Stack Management
- `stack_t` (L39-43): Signal stack descriptor with pointer, size, and flags

### FPU State Structures
- `fsave_area_64` (L45-54): Legacy x87 FPU save area with control/status words and 80 bytes of register data
- `fxsave_area_64` (L56-68): Extended FPU/SSE save area with 128-byte ST and XMM register arrays
- `fpu_extention_savearea_64` (L70-75): Extended state save area for advanced CPU features (AVX, etc.)

### Union for FPU State
- `x86_64_fpu_registers` (L79-84): Union providing access to different FPU save formats
  - Allows interpretation as fsave, fxsave, xsave formats or raw 1024-byte data
  - Uses `s_no_extra_traits!` macro to exclude default trait implementations

## Conditional Trait Implementations
Feature-gated trait implementations (L88-111) for `x86_64_fpu_registers`:
- `Eq` and `PartialEq`: Compares union members using unsafe access
- `Hash`: Hashes all union variants (potentially unsafe behavior)

## Dependencies
- Uses crate prelude (L1) for common types
- Relies on `cfg_if!` macro for conditional compilation
- Depends on `s!` and `s_no_extra_traits!` macros for structure definitions

## Architectural Notes
- All structures use explicit alignment and sizing for ABI compatibility
- Union design allows flexible interpretation of FPU state data
- Reserved fields maintain proper memory layout for system interfaces