Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Fri Apr 11 23:41:52 2025
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           22 |
| Yes          | No                    | No                     |              15 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             168 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                          |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                 | reset_cond/M_reset_cond_in                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_5[0]                         | reset_cond/Q[0]                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx/FSM_onehot_D_state_q_reg[6][0]                               | reset_cond/Q[0]                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_onehot_D_state_q_reg[14][0]                              | reset_cond/Q[0]                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_4[0]                         | reset_cond/Q[0]                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_3[0]                         | reset_cond/Q[0]                                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | tx/FSM_onehot_D_state_q_reg[2][0]                               | reset_cond/Q[0]                                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | tx/FSM_onehot_D_state_q_reg[4][0]                               | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_6[0]                         | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rx/D_ctr_q[6]_i_2__0_n_0                                        | rx/D_ctr_q[6]_i_1__0_n_0                                          |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | game_datapath/game_cu/E[0]                                      | reset_cond/Q[0]                                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | debugger/E[0]                                                   |                                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | rx/D_saved_data_d                                               |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | forLoop_idx_0_805081794[0].p0_button_cond/D_ctr_q[0]_i_2__0_n_0 | forLoop_idx_0_805081794[0].p0_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_1870748560[1].p1_button_cond/D_ctr_q_reg[13]_0    | forLoop_idx_0_1870748560[1].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_1870748560[0].p1_button_cond/D_ctr_q_reg[13]_0    | forLoop_idx_0_1870748560[0].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_805081794[1].p0_button_cond/D_ctr_q_reg[13]_0     | forLoop_idx_0_805081794[1].p0_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | debugger/D_correct_button_dff_d                                 | reset_cond/Q[0]                                                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                                                 |                                                                   |               17 |             29 |         1.71 |
|  clk_IBUF_BUFG | debugger/FSM_onehot_D_state_q[29]_i_1_n_0                       | reset_cond/Q[0]                                                   |                6 |             30 |         5.00 |
|  clk_IBUF_BUFG |                                                                 | reset_cond/Q[0]                                                   |               20 |             40 |         2.00 |
+----------------+-----------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


