// Seed: 3811083346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  assign module_1.id_1 = 0;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  integer \id_27 ;
  ;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    input uwire id_9,
    output tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    output uwire id_13,
    input supply1 id_14,
    input wire id_15,
    input supply0 id_16,
    input supply0 id_17,
    inout tri0 id_18
);
  wand id_20, id_21;
  assign id_0 = ~id_21;
  wire id_22;
  assign id_20 = -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_22,
      id_21,
      id_21,
      id_22,
      id_20,
      id_20,
      id_20,
      id_20,
      id_21,
      id_22,
      id_22,
      id_20,
      id_22,
      id_22,
      id_20,
      id_22,
      id_21,
      id_22,
      id_21,
      id_21,
      id_22,
      id_20,
      id_21
  );
endmodule
