{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569528965488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569528965508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 17:16:05 2019 " "Processing started: Thu Sep 26 17:16:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569528965508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569528965508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio-despertador-digital -c relogio-despertador-digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio-despertador-digital -c relogio-despertador-digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569528965508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569528969275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569528969275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio-despertador-digital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio-despertador-digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiodespertador2-configuracao " "Found design unit 1: relogiodespertador2-configuracao" {  } { { "relogio-despertador-digital.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogio-despertador-digital.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083530 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiodespertador2 " "Found entity 1: relogiodespertador2" {  } { { "relogio-despertador-digital.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogio-despertador-digital.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529083529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-decod " "Found design unit 1: decodificador-decod" {  } { { "decodificador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/decodificador.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083725 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/decodificador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529083725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadordeteclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codificadordeteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificadordeteclado-codificador " "Found design unit 1: codificadordeteclado-codificador" {  } { { "codificadordeteclado.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083778 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificadordeteclado " "Found entity 1: codificadordeteclado" {  } { { "codificadordeteclado.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529083778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-structural " "Found design unit 1: mux_4x1-structural" {  } { { "mux_4x1.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/mux_4x1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083947 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/mux_4x1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529083947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiodespertador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiodespertador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiodespertador-configuracao " "Found design unit 1: relogiodespertador-configuracao" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083994 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiodespertador " "Found entity 1: relogiodespertador" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529083994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529083994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadorteclado_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file codificadorteclado_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 codificadorteclado_esq " "Found entity 1: codificadorteclado_esq" {  } { { "codificadorteclado_esq.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/codificadorteclado_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529084030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529084030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_esq " "Found entity 1: mux_4x1_esq" {  } { { "mux_4x1_esq.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/mux_4x1_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529084105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529084105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "mux4x1_4bits.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/mux4x1_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529084140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529084140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_esq " "Found entity 1: decodificador_esq" {  } { { "decodificador_esq.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/decodificador_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529084183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529084183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 completo " "Found entity 1: completo" {  } { { "completo.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569529084218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529084218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogiodespertador " "Elaborating entity \"relogiodespertador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569529085128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificadordeteclado codificadordeteclado:p1 " "Elaborating entity \"codificadordeteclado\" for hierarchy \"codificadordeteclado:p1\"" {  } { { "relogiodespertador.vhd" "p1" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569529085638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:p2 " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:p2\"" {  } { { "relogiodespertador.vhd" "p2" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569529085899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:p3 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:p3\"" {  } { { "relogiodespertador.vhd" "p3" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569529086135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569529090451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569529095081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569529095081 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[0\] " "No output dependent on input pin \"a1\[0\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[1\] " "No output dependent on input pin \"a1\[1\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[2\] " "No output dependent on input pin \"a1\[2\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[3\] " "No output dependent on input pin \"a1\[3\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[4\] " "No output dependent on input pin \"a1\[4\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[5\] " "No output dependent on input pin \"a1\[5\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[6\] " "No output dependent on input pin \"a1\[6\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[7\] " "No output dependent on input pin \"a1\[7\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[8\] " "No output dependent on input pin \"a1\[8\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[9\] " "No output dependent on input pin \"a1\[9\]\"" {  } { { "relogiodespertador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/Projetos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569529125838 "|relogiodespertador|a1[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569529125838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569529125845 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569529125845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569529125845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569529125845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569529126727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 17:18:46 2019 " "Processing ended: Thu Sep 26 17:18:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569529126727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569529126727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569529126727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569529126727 ""}
