

================================================================
== Vitis HLS Report for 'aes_subBytes_1_Pipeline_alog'
================================================================
* Date:           Fri Apr  4 01:45:06 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.092 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  15.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- alog    |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       50|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|       95|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_114_p2   |         +|   0|  0|  15|           8|           2|
    |icmp_ln15_fu_120_p2  |      icmp|   0|  0|  11|           8|           1|
    |atb_14_fu_99_p3      |    select|   0|  0|   8|           1|           8|
    |atb_13_fu_93_p2      |       xor|   0|  0|   8|           8|           5|
    |atb_15_fu_107_p2     |       xor|   0|  0|   8|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  50|          33|          24|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_atb_16           |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_assign_4_load  |   9|          2|    8|         16|
    |x_assign_4_fu_46                  |   9|          2|    8|         16|
    |z_fu_42                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   33|         66|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |x_assign_4_fu_46  |  8|   0|    8|          0|
    |z_fu_42           |  8|   0|    8|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 18|   0|   18|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  aes_subBytes.1_Pipeline_alog|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  aes_subBytes.1_Pipeline_alog|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  aes_subBytes.1_Pipeline_alog|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  aes_subBytes.1_Pipeline_alog|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  aes_subBytes.1_Pipeline_alog|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  aes_subBytes.1_Pipeline_alog|  return value|
|sub_ln15           |   in|    8|     ap_none|                      sub_ln15|        scalar|
|atb_20_out         |  out|    8|      ap_vld|                    atb_20_out|       pointer|
|atb_20_out_ap_vld  |  out|    1|      ap_vld|                    atb_20_out|       pointer|
+-------------------+-----+-----+------------+------------------------------+--------------+

