<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › lppaca.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>lppaca.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * lppaca.h</span>
<span class="cm"> * Copyright (C) 2001  Mike Corrigan IBM Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_POWERPC_LPPACA_H</span>
<span class="cp">#define _ASM_POWERPC_LPPACA_H</span>
<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/*</span>
<span class="cm"> * These definitions relate to hypervisors that only exist when using</span>
<span class="cm"> * a server type processor</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_PPC_BOOK3S</span>

<span class="cm">/*</span>
<span class="cm"> * This control block contains the data that is shared between the</span>
<span class="cm"> * hypervisor and the OS.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/cache.h&gt;</span>
<span class="cp">#include &lt;linux/threads.h&gt;</span>
<span class="cp">#include &lt;asm/types.h&gt;</span>
<span class="cp">#include &lt;asm/mmu.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * We only have to have statically allocated lppaca structs on</span>
<span class="cm"> * legacy iSeries, which supports at most 64 cpus.</span>
<span class="cm"> */</span>
<span class="cp">#define NR_LPPACAS	1</span>

<span class="cm">/*</span>
<span class="cm"> * The Hypervisor barfs if the lppaca crosses a page boundary.  A 1k</span>
<span class="cm"> * alignment is sufficient to prevent this</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">lppaca</span> <span class="p">{</span>
	<span class="cm">/* cacheline 1 contains read-only data */</span>

	<span class="n">u32</span>	<span class="n">desc</span><span class="p">;</span>			<span class="cm">/* Eye catcher 0xD397D781 */</span>
	<span class="n">u16</span>	<span class="n">size</span><span class="p">;</span>			<span class="cm">/* Size of this struct */</span>
	<span class="n">u16</span>	<span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">reserved2</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">shared_proc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Shared processor indicator */</span>
	<span class="n">u8</span>	<span class="n">secondary_thread</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Secondary thread indicator */</span>
	<span class="n">u8</span>	<span class="n">reserved3</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dyn_hw_node_id</span><span class="p">;</span>	<span class="cm">/* Dynamic hardware node id */</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dyn_hw_proc_id</span><span class="p">;</span>	<span class="cm">/* Dynamic hardware proc id */</span>
	<span class="n">u8</span>	<span class="n">reserved4</span><span class="p">[</span><span class="mi">56</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">vphn_assoc_counts</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span> <span class="cm">/* Virtual processor home node */</span>
					  <span class="cm">/* associativity change counters */</span>
	<span class="n">u8</span>	<span class="n">reserved5</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>

	<span class="cm">/* cacheline 2 contains local read-write data */</span>

	<span class="n">u8</span>	<span class="n">reserved6</span><span class="p">[</span><span class="mi">48</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">cede_latency_hint</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">reserved7</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">dtl_enable_mask</span><span class="p">;</span>	<span class="cm">/* Dispatch Trace Log mask */</span>
	<span class="n">u8</span>	<span class="n">donate_dedicated_cpu</span><span class="p">;</span>	<span class="cm">/* Donate dedicated CPU cycles */</span>
	<span class="n">u8</span>	<span class="n">fpregs_in_use</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pmcregs_in_use</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">reserved8</span><span class="p">[</span><span class="mi">28</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">wait_state_cycles</span><span class="p">;</span>	<span class="cm">/* Wait cycles for this proc */</span>
	<span class="n">u8</span>	<span class="n">reserved9</span><span class="p">[</span><span class="mi">28</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">slb_count</span><span class="p">;</span>		<span class="cm">/* # of SLBs to maintain */</span>
	<span class="n">u8</span>	<span class="n">idle</span><span class="p">;</span>			<span class="cm">/* Indicate OS is idle */</span>
	<span class="n">u8</span>	<span class="n">vmxregs_in_use</span><span class="p">;</span>

	<span class="cm">/* cacheline 3 is shared with other processors */</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is the yield_count.  An &quot;odd&quot; value (low bit on) means that</span>
<span class="cm">	 * the processor is yielded (either because of an OS yield or a</span>
<span class="cm">	 * hypervisor preempt).  An even value implies that the processor is</span>
<span class="cm">	 * currently executing.</span>
<span class="cm">	 * NOTE: This value will ALWAYS be zero for dedicated processors and</span>
<span class="cm">	 * will NEVER be zero for shared processors (ie, initialized to a 1).</span>
<span class="cm">	 */</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">yield_count</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dispersion_count</span><span class="p">;</span>	<span class="cm">/* dispatch changed physical cpu */</span>
	<span class="k">volatile</span> <span class="n">u64</span> <span class="n">cmo_faults</span><span class="p">;</span>	<span class="cm">/* CMO page fault count */</span>
	<span class="k">volatile</span> <span class="n">u64</span> <span class="n">cmo_fault_time</span><span class="p">;</span>	<span class="cm">/* CMO page fault time */</span>
	<span class="n">u8</span>	<span class="n">reserved10</span><span class="p">[</span><span class="mi">104</span><span class="p">];</span>

	<span class="cm">/* cacheline 4-5 */</span>

	<span class="n">u32</span>	<span class="n">page_ins</span><span class="p">;</span>		<span class="cm">/* CMO Hint - # page ins by OS */</span>
	<span class="n">u8</span>	<span class="n">reserved11</span><span class="p">[</span><span class="mi">148</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u64</span> <span class="n">dtl_idx</span><span class="p">;</span>		<span class="cm">/* Dispatch Trace Log head index */</span>
	<span class="n">u8</span>	<span class="n">reserved12</span><span class="p">[</span><span class="mi">96</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mh">0x400</span><span class="p">)));</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">lppaca</span> <span class="n">lppaca</span><span class="p">[];</span>

<span class="cp">#define lppaca_of(cpu)	(*paca[cpu].lppaca_ptr)</span>

<span class="cm">/*</span>
<span class="cm"> * SLB shadow buffer structure as defined in the PAPR.  The save_area</span>
<span class="cm"> * contains adjacent ESID and VSID pairs for each shadowed SLB.  The</span>
<span class="cm"> * ESID is stored in the lower 64bits, then the VSID.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">slb_shadow</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">persistent</span><span class="p">;</span>		<span class="cm">/* Number of persistent SLBs */</span>
	<span class="n">u32</span>	<span class="n">buffer_length</span><span class="p">;</span>		<span class="cm">/* Total shadow buffer length */</span>
	<span class="n">u64</span>	<span class="n">reserved</span><span class="p">;</span>
	<span class="k">struct</span>	<span class="p">{</span>
		<span class="n">u64</span>     <span class="n">esid</span><span class="p">;</span>
		<span class="n">u64</span>	<span class="n">vsid</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">save_area</span><span class="p">[</span><span class="n">SLB_NUM_BOLTED</span><span class="p">];</span>
<span class="p">}</span> <span class="n">____cacheline_aligned</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">slb_shadow</span> <span class="n">slb_shadow</span><span class="p">[];</span>

<span class="cm">/*</span>
<span class="cm"> * Layout of entries in the hypervisor&#39;s dispatch trace log buffer.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dtl_entry</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">dispatch_reason</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">preempt_reason</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">processor_id</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">enqueue_to_dispatch_time</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ready_to_enqueue_time</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">waiting_to_ready_time</span><span class="p">;</span>
	<span class="n">u64</span>	<span class="n">timebase</span><span class="p">;</span>
	<span class="n">u64</span>	<span class="n">fault_addr</span><span class="p">;</span>
	<span class="n">u64</span>	<span class="n">srr0</span><span class="p">;</span>
	<span class="n">u64</span>	<span class="n">srr1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define DISPATCH_LOG_BYTES	4096	</span><span class="cm">/* bytes per cpu */</span><span class="cp"></span>
<span class="cp">#define N_DISPATCH_LOG		(DISPATCH_LOG_BYTES / sizeof(struct dtl_entry))</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">kmem_cache</span> <span class="o">*</span><span class="n">dtl_cache</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * When CONFIG_VIRT_CPU_ACCOUNTING = y, the cpu accounting code controls</span>
<span class="cm"> * reading from the dispatch trace log.  If other code wants to consume</span>
<span class="cm"> * DTL entries, it can set this pointer to a function that will get</span>
<span class="cm"> * called once for each DTL entry that gets processed.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dtl_consumer</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dtl_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="n">u64</span> <span class="n">index</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_BOOK3S */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_LPPACA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
