<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="CR" treetype="template">
		</Template>
		<Template label="CRAM" treetype="template">
		</Template>
		<Template label="FIFO" treetype="template">
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="CR" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component CR
    port (
    clka: IN std_logic;
    addra: IN std_logic_VECTOR(11 downto 0);
    douta: OUT std_logic_VECTOR(7 downto 0));
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : CR
        port map (
            clka =&gt; clka,
            addra =&gt; addra,
            douta =&gt; douta);
 
		</Template>
		<Template label="CRAM" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component CRAM
    port (
    clka: IN std_logic;
    wea: IN std_logic_VECTOR(0 downto 0);
    addra: IN std_logic_VECTOR(8 downto 0);
    dina: IN std_logic_VECTOR(7 downto 0);
    douta: OUT std_logic_VECTOR(7 downto 0));
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : CRAM
        port map (
            clka =&gt; clka,
            wea =&gt; wea,
            addra =&gt; addra,
            dina =&gt; dina,
            douta =&gt; douta);
 
		</Template>
		<Template label="FIFO" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component FIFO
    port (
    clk: IN std_logic;
    din: IN std_logic_VECTOR(63 downto 0);
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_en: IN std_logic;
    dout: OUT std_logic_VECTOR(63 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : FIFO
        port map (
            clk =&gt; clk,
            din =&gt; din,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_en =&gt; wr_en,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full);
 
		</Template>
	</Folder>
</RootFolder>
