Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 15:55:30 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xazu5evsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  9162 |     0 |    117120 |  7.82 |
|   LUT as Logic             |  7598 |     0 |    117120 |  6.49 |
|   LUT as Memory            |  1564 |     0 |     57600 |  2.72 |
|     LUT as Distributed RAM |  1252 |     0 |           |       |
|     LUT as Shift Register  |   312 |     0 |           |       |
| CLB Registers              | 15122 |     0 |    234240 |  6.46 |
|   Register as Flip Flop    | 15122 |     0 |    234240 |  6.46 |
|   Register as Latch        |     0 |     0 |    234240 |  0.00 |
| CARRY8                     |    61 |     0 |     14640 |  0.42 |
| F7 Muxes                   |    12 |     0 |     58560 |  0.02 |
| F8 Muxes                   |     2 |     0 |     29280 | <0.01 |
| F9 Muxes                   |     0 |     0 |     14640 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 140   |          Yes |           - |          Set |
| 26    |          Yes |           - |        Reset |
| 631   |          Yes |         Set |            - |
| 14325 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2341 |     0 |     14640 | 15.99 |
|   CLBL                                     |   992 |     0 |           |       |
|   CLBM                                     |  1349 |     0 |           |       |
| LUT as Logic                               |  7598 |     0 |    117120 |  6.49 |
|   using O5 output only                     |   431 |       |           |       |
|   using O6 output only                     |  4784 |       |           |       |
|   using O5 and O6                          |  2383 |       |           |       |
| LUT as Memory                              |  1564 |     0 |     57600 |  2.72 |
|   LUT as Distributed RAM                   |  1252 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   340 |       |           |       |
|     using O5 and O6                        |   912 |       |           |       |
|   LUT as Shift Register                    |   312 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   205 |       |           |       |
|     using O5 and O6                        |   107 |       |           |       |
| CLB Registers                              | 15122 |     0 |    234240 |  6.46 |
|   Register driven from within the CLB      |  7743 |       |           |       |
|   Register driven from outside the CLB     |  7379 |       |           |       |
|     LUT in front of the register is unused |  5964 |       |           |       |
|     LUT in front of the register is used   |  1415 |       |           |       |
| Unique Control Sets                        |   903 |       |     29280 |  3.08 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  5.5 |     0 |       144 |  3.82 |
|   RAMB36/FIFO*    |    5 |     0 |       144 |  3.47 |
|     RAMB36E2 only |    5 |       |           |       |
|   RAMB18          |    1 |     0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   17 |    17 |       252 |  6.75 |
| HPIOB_M          |    9 |     9 |        72 | 12.50 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_S          |    8 |     8 |        72 | 11.11 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    3 |     0 |        32 |  9.38 |
| BITSLICE_RX_TX   |   12 |    12 |       208 |  5.77 |
|   OSERDES        |    6 |     6 |           |       |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       352 |  1.42 |
|   BUFGCE             |    4 |     0 |       112 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 14325 |            Register |
| LUT3       |  2707 |                 CLB |
| LUT6       |  2631 |                 CLB |
| LUT5       |  1703 |                 CLB |
| LUT4       |  1626 |                 CLB |
| RAMD32     |  1600 |                 CLB |
| LUT2       |  1007 |                 CLB |
| FDSE       |   631 |            Register |
| SRL16E     |   368 |                 CLB |
| RAMD64E    |   336 |                 CLB |
| LUT1       |   307 |                 CLB |
| RAMS32     |   228 |                 CLB |
| FDPE       |   140 |            Register |
| CARRY8     |    61 |                 CLB |
| SRLC32E    |    51 |                 CLB |
| FDCE       |    26 |            Register |
| MUXF7      |    12 |                 CLB |
| OBUF       |     8 |                 I/O |
| IBUFCTRL   |     8 |              Others |
| INBUF      |     7 |                 I/O |
| OSERDESE3  |     6 |                 I/O |
| ODELAYE3   |     6 |                 I/O |
| IDELAYE3   |     6 |                 I/O |
| RAMB36E2   |     5 |           Block Ram |
| IDDRE1     |     5 |            Register |
| BUFGCE     |     4 |               Clock |
| IDELAYCTRL |     3 |                 I/O |
| MUXF8      |     2 |                 CLB |
| RAMB18E2   |     1 |           Block Ram |
| PS8        |     1 |            Advanced |
| OBUFT      |     1 |                 I/O |
| MMCME4_ADV |     1 |               Clock |
| DIFFINBUF  |     1 |                 I/O |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0     |    1 |
| design_1_xbar_0                  |    1 |
| design_1_rst_ps8_0_99M_0         |    1 |
| design_1_axi_smc_0               |    1 |
| design_1_axi_ethernet_0_refclk_0 |    1 |
| design_1_axi_ethernet_0_dma_0    |    1 |
| design_1_axi_ethernet_0_0        |    1 |
| design_1_auto_pc_0               |    1 |
| bd_929b_util_vector_logic_0_0    |    1 |
| bd_929b_mac_0                    |    1 |
| bd_929b_eth_buf_0                |    1 |
| bd_929b_c_shift_ram_0_0          |    1 |
| bd_929b_c_counter_binary_0_0     |    1 |
+----------------------------------+------+


