{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682398583506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682398583506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:56:23 2023 " "Processing started: Mon Apr 24 23:56:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682398583506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682398583506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParcialV1_4 -c ParcialV1_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParcialV1_4 -c ParcialV1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682398583506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682398583644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/parteparcial6/parqueaderounitario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/parteparcial6/parqueaderounitario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParqueaderoUnitario-Estesi " "Found design unit 1: ParqueaderoUnitario-Estesi" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583861 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParqueaderoUnitario " "Found entity 1: ParqueaderoUnitario" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/parte5/divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/parte5/divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivFreq-Parque " "Found design unit 1: DivFreq-Parque" {  } { { "../Parte5/DivFreq.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Parte5/DivFreq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583862 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "../Parte5/DivFreq.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Parte5/DivFreq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/partesparcial4/bcd7seg3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/partesparcial4/bcd7seg3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg3bits-Arquitecto " "Found design unit 1: BCD7seg3bits-Arquitecto" {  } { { "../PartesParcial4/Bcd7seg3bits.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/PartesParcial4/Bcd7seg3bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583863 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg3bits " "Found entity 1: BCD7seg3bits" {  } { { "../PartesParcial4/Bcd7seg3bits.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/PartesParcial4/Bcd7seg3bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/partesparcial3/bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/partesparcial3/bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg-Arquitecto " "Found design unit 1: BCD7seg-Arquitecto" {  } { { "../PartesParcial3/BCD7Seg.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/PartesParcial3/BCD7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583864 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Found entity 1: BCD7seg" {  } { { "../PartesParcial3/BCD7Seg.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/PartesParcial3/BCD7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/partesparcial2/contadorenreversa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/partesparcial2/contadorenreversa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorenReversa-b " "Found design unit 1: ContadorenReversa-b" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583865 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorenReversa " "Found entity 1: ContadorenReversa" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/documentosu/vhdl/parcialvfinal/parquedero/parcial/parqueadero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/documentosu/vhdl/parcialvfinal/parquedero/parcial/parqueadero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parqueadero-Parque " "Found design unit 1: Parqueadero-Parque" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parqueadero " "Found entity 1: Parqueadero" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parcialv1_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parcialv1_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parcialV1_4-FuncionaPorFavor " "Found design unit 1: parcialV1_4-FuncionaPorFavor" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParcialV1_4 " "Found entity 1: ParcialV1_4" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682398583867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682398583867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParcialV1_4 " "Elaborating entity \"ParcialV1_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682398583882 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SalMinUNi ParcialV1_4.vhd(12) " "VHDL Signal Declaration warning at ParcialV1_4.vhd(12): used implicit default value for signal \"SalMinUNi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1682398583883 "|ParcialV1_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SalSegDec ParcialV1_4.vhd(13) " "VHDL Signal Declaration warning at ParcialV1_4.vhd(13): used implicit default value for signal \"SalSegDec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1682398583883 "|ParcialV1_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SalSegUni ParcialV1_4.vhd(14) " "VHDL Signal Declaration warning at ParcialV1_4.vhd(14): used implicit default value for signal \"SalSegUni\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1682398583883 "|ParcialV1_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Felicitacion ParcialV1_4.vhd(15) " "VHDL Signal Declaration warning at ParcialV1_4.vhd(15): used implicit default value for signal \"Felicitacion\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1682398583883 "|ParcialV1_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "prueba1 ParcialV1_4.vhd(51) " "VHDL Signal Declaration warning at ParcialV1_4.vhd(51): used implicit default value for signal \"prueba1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1682398583883 "|ParcialV1_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DefSegUni ParcialV1_4.vhd(92) " "Verilog HDL or VHDL warning at ParcialV1_4.vhd(92): object \"DefSegUni\" assigned a value but never read" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583883 "|ParcialV1_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DefSegDec ParcialV1_4.vhd(93) " "Verilog HDL or VHDL warning at ParcialV1_4.vhd(93): object \"DefSegDec\" assigned a value but never read" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DefMinUni ParcialV1_4.vhd(94) " "Verilog HDL or VHDL warning at ParcialV1_4.vhd(94): object \"DefMinUni\" assigned a value but never read" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DefFelicitacion ParcialV1_4.vhd(95) " "Verilog HDL or VHDL warning at ParcialV1_4.vhd(95): object \"DefFelicitacion\" assigned a value but never read" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Muestra ParcialV1_4.vhd(130) " "VHDL Process Statement warning at ParcialV1_4.vhd(130): signal \"Muestra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Muestra ParcialV1_4.vhd(132) " "VHDL Process Statement warning at ParcialV1_4.vhd(132): signal \"Muestra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Muestra ParcialV1_4.vhd(127) " "VHDL Process Statement warning at ParcialV1_4.vhd(127): inferring latch(es) for signal or variable \"Muestra\", which holds its previous value in one or more paths through the process" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Muestra\[0\] ParcialV1_4.vhd(127) " "Inferred latch for \"Muestra\[0\]\" at ParcialV1_4.vhd(127)" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Muestra\[1\] ParcialV1_4.vhd(127) " "Inferred latch for \"Muestra\[1\]\" at ParcialV1_4.vhd(127)" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Muestra\[2\] ParcialV1_4.vhd(127) " "Inferred latch for \"Muestra\[2\]\" at ParcialV1_4.vhd(127)" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583884 "|ParcialV1_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:Paso0 " "Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:Paso0\"" {  } { { "ParcialV1_4.vhd" "Paso0" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682398583885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sigue DivFreq.vhd(19) " "VHDL Process Statement warning at DivFreq.vhd(19): signal \"Sigue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Parte5/DivFreq.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Parte5/DivFreq.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583885 "|ParcialV1_4|DivFreq:Paso0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParqueaderoUnitario ParqueaderoUnitario:Puesto1 " "Elaborating entity \"ParqueaderoUnitario\" for hierarchy \"ParqueaderoUnitario:Puesto1\"" {  } { { "ParcialV1_4.vhd" "Puesto1" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682398583886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contd ParqueaderoUnitario.vhd(24) " "Verilog HDL or VHDL warning at ParqueaderoUnitario.vhd(24): object \"contd\" assigned a value but never read" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583886 "|ParcialV1_4|ParqueaderoUnitario:Puesto1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sefue ParqueaderoUnitario.vhd(25) " "Verilog HDL or VHDL warning at ParqueaderoUnitario.vhd(25): object \"Sefue\" assigned a value but never read" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583886 "|ParcialV1_4|ParqueaderoUnitario:Puesto1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cont2 ParqueaderoUnitario.vhd(26) " "Verilog HDL or VHDL warning at ParqueaderoUnitario.vhd(26): object \"Cont2\" assigned a value but never read" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682398583886 "|ParcialV1_4|ParqueaderoUnitario:Puesto1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entrada ParqueaderoUnitario.vhd(57) " "VHDL Process Statement warning at ParqueaderoUnitario.vhd(57): signal \"Entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583886 "|ParcialV1_4|ParqueaderoUnitario:Puesto1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Felicitacion ParqueaderoUnitario.vhd(55) " "VHDL Process Statement warning at ParqueaderoUnitario.vhd(55): inferring latch(es) for signal or variable \"Felicitacion\", which holds its previous value in one or more paths through the process" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682398583886 "|ParcialV1_4|ParqueaderoUnitario:Puesto1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Felicitacion ParqueaderoUnitario.vhd(55) " "Inferred latch for \"Felicitacion\" at ParqueaderoUnitario.vhd(55)" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583886 "|ParcialV1_4|ParqueaderoUnitario:Puesto1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorenReversa ParqueaderoUnitario:Puesto1\|ContadorenReversa:Paso1 " "Elaborating entity \"ContadorenReversa\" for hierarchy \"ParqueaderoUnitario:Puesto1\|ContadorenReversa:Paso1\"" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "Paso1" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682398583887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(25) " "VHDL Process Statement warning at ContadorenReversa.vhd(25): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(48) " "VHDL Process Statement warning at ContadorenReversa.vhd(48): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarma_activa ContadorenReversa.vhd(49) " "VHDL Process Statement warning at ContadorenReversa.vhd(49): signal \"alarma_activa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Felicitacion ContadorenReversa.vhd(46) " "VHDL Process Statement warning at ContadorenReversa.vhd(46): inferring latch(es) for signal or variable \"Felicitacion\", which holds its previous value in one or more paths through the process" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(56) " "VHDL Process Statement warning at ContadorenReversa.vhd(56): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ContadorenReversa.vhd(58) " "VHDL Process Statement warning at ContadorenReversa.vhd(58): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegDec ContadorenReversa.vhd(66) " "VHDL Process Statement warning at ContadorenReversa.vhd(66): signal \"SegDec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegUni ContadorenReversa.vhd(67) " "VHDL Process Statement warning at ContadorenReversa.vhd(67): signal \"SegUni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegDec ContadorenReversa.vhd(53) " "VHDL Process Statement warning at ContadorenReversa.vhd(53): inferring latch(es) for signal or variable \"RTCsegDec\", which holds its previous value in one or more paths through the process" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegUni ContadorenReversa.vhd(53) " "VHDL Process Statement warning at ContadorenReversa.vhd(53): inferring latch(es) for signal or variable \"RTCsegUni\", which holds its previous value in one or more paths through the process" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[0\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[0\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[1\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[1\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[2\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[2\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[3\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[3\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[0\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[0\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[1\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[1\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[2\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[2\]\" at ContadorenReversa.vhd(53)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Felicitacion ContadorenReversa.vhd(46) " "Inferred latch for \"Felicitacion\" at ContadorenReversa.vhd(46)" {  } { { "../Partesparcial2/ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/Partesparcial2/ContadorenReversa.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682398583888 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|ContadorenReversa:Paso1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parqueadero ParqueaderoUnitario:Puesto1\|Parqueadero:Paso2 " "Elaborating entity \"Parqueadero\" for hierarchy \"ParqueaderoUnitario:Puesto1\|Parqueadero:Paso2\"" {  } { { "../ParteParcial6/ParqueaderoUnitario.vhd" "Paso2" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParteParcial6/ParqueaderoUnitario.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682398583889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sigue Parqueadero.vhd(27) " "VHDL Process Statement warning at Parqueadero.vhd(27): signal \"Sigue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583889 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|Parqueadero:Paso2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sigue Parqueadero.vhd(57) " "VHDL Process Statement warning at Parqueadero.vhd(57): signal \"Sigue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583889 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|Parqueadero:Paso2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk Parqueadero.vhd(58) " "VHDL Process Statement warning at Parqueadero.vhd(58): signal \"Clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../parquedero/Parcial/Parqueadero.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/parquedero/Parcial/Parqueadero.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682398583889 "|ParcialV1_4|ParqueaderoUnitario:Puesto1|Parqueadero:Paso2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[0\] GND " "Pin \"SalMinUNi\[0\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[1\] GND " "Pin \"SalMinUNi\[1\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[2\] GND " "Pin \"SalMinUNi\[2\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[3\] GND " "Pin \"SalMinUNi\[3\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[4\] GND " "Pin \"SalMinUNi\[4\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[5\] GND " "Pin \"SalMinUNi\[5\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalMinUNi\[6\] GND " "Pin \"SalMinUNi\[6\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalMinUNi[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[0\] GND " "Pin \"SalSegDec\[0\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[1\] GND " "Pin \"SalSegDec\[1\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[2\] GND " "Pin \"SalSegDec\[2\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[3\] GND " "Pin \"SalSegDec\[3\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[4\] GND " "Pin \"SalSegDec\[4\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[5\] GND " "Pin \"SalSegDec\[5\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegDec\[6\] GND " "Pin \"SalSegDec\[6\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegDec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[0\] GND " "Pin \"SalSegUni\[0\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[1\] GND " "Pin \"SalSegUni\[1\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[2\] GND " "Pin \"SalSegUni\[2\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[3\] GND " "Pin \"SalSegUni\[3\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[4\] GND " "Pin \"SalSegUni\[4\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[5\] GND " "Pin \"SalSegUni\[5\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalSegUni\[6\] GND " "Pin \"SalSegUni\[6\]\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|SalSegUni[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Felicitacion GND " "Pin \"Felicitacion\" is stuck at GND" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682398584129 "|ParcialV1_4|Felicitacion"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682398584129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682398584185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682398584296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[0\] " "No output dependent on input pin \"Entrada\[0\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[1\] " "No output dependent on input pin \"Entrada\[1\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[2\] " "No output dependent on input pin \"Entrada\[2\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[3\] " "No output dependent on input pin \"Entrada\[3\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[4\] " "No output dependent on input pin \"Entrada\[4\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[5\] " "No output dependent on input pin \"Entrada\[5\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[6\] " "No output dependent on input pin \"Entrada\[6\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[7\] " "No output dependent on input pin \"Entrada\[7\]\"" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398584310 "|ParcialV1_4|Entrada[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1682398584310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682398584310 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682398584310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682398584310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682398584310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682398584323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:56:24 2023 " "Processing ended: Mon Apr 24 23:56:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682398584323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682398584323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682398584323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682398584323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682398585418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682398585419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:56:25 2023 " "Processing started: Mon Apr 24 23:56:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682398585419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682398585419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ParcialV1_4 -c ParcialV1_4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ParcialV1_4 -c ParcialV1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682398585419 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682398585450 ""}
{ "Info" "0" "" "Project  = ParcialV1_4" {  } {  } 0 0 "Project  = ParcialV1_4" 0 0 "Fitter" 0 0 1682398585450 ""}
{ "Info" "0" "" "Revision = ParcialV1_4" {  } {  } 0 0 "Revision = ParcialV1_4" 0 0 "Fitter" 0 0 1682398585450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1682398585487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ParcialV1_4 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ParcialV1_4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682398585490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682398585515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682398585515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682398585515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682398585554 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682398585558 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682398585674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682398585674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682398585674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682398585674 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682398585675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682398585675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682398585675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682398585675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682398585675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682398585675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682398585676 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 40 " "No exact pin location assignment(s) for 2 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aumento " "Pin Aumento not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Aumento } } } { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aumento } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682398586056 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Descenso " "Pin Descenso not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Descenso } } } { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Descenso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682398586056 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1682398586056 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1682398586143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ParcialV1_4.sdc " "Synopsys Design Constraints File file not found: 'ParcialV1_4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682398586143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682398586143 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Muestra\[0\]~0\|combout " "Node \"Muestra\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398586144 ""} { "Warning" "WSTA_SCC_NODE" "Muestra\[0\]~0\|datac " "Node \"Muestra\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398586144 ""}  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682398586144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682398586144 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1682398586144 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682398586145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Aumento~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node Aumento~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682398586152 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Muestra\[0\]~0 " "Destination node Muestra\[0\]~0" {  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muestra[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682398586152 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1682398586152 ""}  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aumento~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682398586152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682398586248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682398586248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682398586248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682398586249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682398586249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682398586249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682398586249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682398586249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682398586249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1682398586249 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682398586249 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1682398586254 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1682398586254 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682398586254 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 14 19 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682398586255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1682398586255 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682398586255 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682398586267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682398586544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682398586576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682398586581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682398586907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682398586907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682398587022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1682398587298 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682398587298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682398587393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1682398587393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682398587393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1682398587397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682398587422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682398587588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682398587607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682398587793 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682398588007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/output_files/ParcialV1_4.fit.smsg " "Generated suppressed messages file D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/output_files/ParcialV1_4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682398588386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682398588491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:56:28 2023 " "Processing ended: Mon Apr 24 23:56:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682398588491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682398588491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682398588491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682398588491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682398589528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682398589528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:56:29 2023 " "Processing started: Mon Apr 24 23:56:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682398589528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682398589528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ParcialV1_4 -c ParcialV1_4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ParcialV1_4 -c ParcialV1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682398589528 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682398589955 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682398589967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682398590106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:56:30 2023 " "Processing ended: Mon Apr 24 23:56:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682398590106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682398590106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682398590106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682398590106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682398590676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682398591216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:56:31 2023 " "Processing started: Mon Apr 24 23:56:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682398591216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682398591216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ParcialV1_4 -c ParcialV1_4 " "Command: quartus_sta ParcialV1_4 -c ParcialV1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682398591217 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1682398591251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682398591322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682398591322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682398591353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682398591353 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1682398591421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ParcialV1_4.sdc " "Synopsys Design Constraints File file not found: 'ParcialV1_4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1682398591444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1682398591444 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Aumento Aumento " "create_clock -period 1.000 -name Aumento Aumento" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591444 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591444 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Muestra\[0\]~0\|combout " "Node \"Muestra\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398591445 ""} { "Warning" "WSTA_SCC_NODE" "Muestra\[0\]~0\|datac " "Node \"Muestra\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682398591445 ""}  } { { "ParcialV1_4.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/ParcialV1_4.vhd" 127 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1682398591445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1682398591519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591519 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1682398591520 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1682398591546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682398591550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682398591550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.957 " "Worst-case setup slack is -0.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -1.752 Aumento  " "   -0.957              -1.752 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.587 " "Worst-case hold slack is -0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587              -1.171 Aumento  " "   -0.587              -1.171 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682398591555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682398591556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Aumento  " "   -3.000              -3.000 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591557 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1682398591571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1682398591583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1682398591809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682398591910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682398591910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.753 " "Worst-case setup slack is -0.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753              -1.368 Aumento  " "   -0.753              -1.368 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.487 " "Worst-case hold slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -0.972 Aumento  " "   -0.487              -0.972 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682398591914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682398591917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Aumento  " "   -3.000              -3.000 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591918 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1682398591933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591982 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682398591983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682398591983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.094 " "Worst-case setup slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.101 Aumento  " "   -0.094              -0.101 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.416 " "Worst-case hold slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -0.830 Aumento  " "   -0.416              -0.830 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682398591988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682398591990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Aumento  " "   -3.000              -3.000 Aumento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682398591991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682398591991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682398592088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682398592088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682398592114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:56:32 2023 " "Processing ended: Mon Apr 24 23:56:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682398592114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682398592114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682398592114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682398592114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682398593170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682398593170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 23:56:33 2023 " "Processing started: Mon Apr 24 23:56:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682398593170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682398593170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ParcialV1_4 -c ParcialV1_4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ParcialV1_4 -c ParcialV1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682398593170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ParcialV1_4.vo D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/simulation/qsim// simulation " "Generated file ParcialV1_4.vo in folder \"D:/Documentos/DocumentosU/VHDL/ParcialVfinal/ParcialV1.4/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682398593334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682398593352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 23:56:33 2023 " "Processing ended: Mon Apr 24 23:56:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682398593352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682398593352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682398593352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682398593352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682398593968 ""}
