`timescale 1ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    input id_3
);
  assign id_2[id_3] = id_2;
endmodule
