Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  9 12:23:13 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FINAL_DIAGRAM_wrapper_control_sets_placed.rpt
| Design       : FINAL_DIAGRAM_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           11 |
| No           | No                    | Yes                    |              39 |           16 |
| No           | Yes                   | No                     |              61 |           16 |
| Yes          | No                    | No                     |              64 |           17 |
| Yes          | No                    | Yes                    |              40 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                Enable Signal                               |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_1_n_0 |                                                                            | FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2                                   |                1 |              1 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg2                                   |                1 |              2 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg0                               | FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]_LDC_i_1_n_0                 |                1 |              2 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0          |                2 |              4 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/byteSel[3]_i_1_n_0              |                                                                                |                1 |              4 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr[7]_i_1_n_0              |                                                                                |                2 |              6 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data[7]_i_1_n_0 |                                                                                |                2 |              6 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg0                               | FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/D[0]                                  |                4 |              6 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk_cnt[12]_i_1_n_0 |                3 |             12 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_cntr[0]_i_1_n_0                   |                4 |             16 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_cntr[0]_i_1_n_0                   |                4 |             16 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1_n_0                   |                4 |             16 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            |                                                                                |               11 |             20 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/Reset_Delay_0/U0/sel                                       |                                                                                |                5 |             20 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/count[0]_i_1_n_0                |                                                                                |                7 |             28 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt0        | FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0          |                8 |             32 |
|  FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK0            |                                                                            | FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0                             |               13 |             33 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


