// Seed: 1483562675
module module_0 (
    output tri0  id_0,
    output tri   id_1
    , id_8,
    output wor   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  uwire id_6
);
  uwire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  assign id_34 = id_15;
  assign id_23 = 1;
  wire id_46;
  wire id_47;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  wire id_2
);
  logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2
  );
  id_6(
      .id_0(id_5 == 1), .id_1(1), .id_2(id_1), .id_3(~id_5), .id_4(1 - id_4[1])
  );
endmodule
