`timescale 1ns / 1ps

module tb_bit1_HA;
    reg A, B;
    wire Sum, Cout;
    
    bit1_HA HA(A, B, Sum, Cout);

    initial begin
        A = 0; B = 0;
        #10;
        A = 0; B = 1;
        #10;
        A = 1; B = 0;
        #10;
        A = 1; B = 1;
        #10;
        $finish;
    end
    
endmodule
