{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561674029105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561674029106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 19:20:28 2019 " "Processing started: Thu Jun 27 19:20:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561674029106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561674029106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEM -c MEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEM -c MEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561674029106 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561674029455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-archMemoria " "Found design unit 1: memoria-archMemoria" {  } { { "memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561674029891 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561674029891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561674029891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file celula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 celula-archCelula " "Found design unit 1: celula-archCelula" {  } { { "celula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/celula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561674029895 ""} { "Info" "ISGN_ENTITY_NAME" "1 celula " "Found entity 1: celula" {  } { { "celula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/celula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561674029895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561674029895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopjk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopJK2-flipFlopArch " "Found design unit 1: flipFlopJK2-flipFlopArch" {  } { { "flipFlopJK2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/flipFlopJK2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561674029898 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopJK2 " "Found entity 1: flipFlopJK2" {  } { { "flipFlopJK2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/flipFlopJK2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561674029898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561674029898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria " "Elaborating entity \"memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561674029934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "celula celula:CEL00 " "Elaborating entity \"celula\" for hierarchy \"celula:CEL00\"" {  } { { "memoria.vhd" "CEL00" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561674029962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopJK2 celula:CEL00\|flipFlopJK2:\\FOR01:0:cont1 " "Elaborating entity \"flipFlopJK2\" for hierarchy \"celula:CEL00\|flipFlopJK2:\\FOR01:0:cont1\"" {  } { { "celula.vhd" "\\FOR01:0:cont1" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/celula.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561674030007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561674031254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561674031254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[4\] " "No output dependent on input pin \"rem_end\[4\]\"" {  } { { "memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561674031481 "|memoria|rem_end[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[5\] " "No output dependent on input pin \"rem_end\[5\]\"" {  } { { "memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561674031481 "|memoria|rem_end[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[6\] " "No output dependent on input pin \"rem_end\[6\]\"" {  } { { "memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561674031481 "|memoria|rem_end[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rem_end\[7\] " "No output dependent on input pin \"rem_end\[7\]\"" {  } { { "memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/MEM/memoria.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561674031481 "|memoria|rem_end[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561674031481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561674031482 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561674031482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561674031482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561674031482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561674031516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 19:20:31 2019 " "Processing ended: Thu Jun 27 19:20:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561674031516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561674031516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561674031516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561674031516 ""}
