// Seed: 1719007675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output reg id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge -1)
    if (1 ? 1 ^ 1 : 1) cover ('b0);
    else id_8 <= 1;
  wire [-1 : -1] id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    output wor id_0,
    output supply0 id_1,
    input tri _id_2
);
  id_4 :
  assert property (@(posedge id_2) id_4)
  else id_4 <= id_2;
  wire id_5;
  wire [-1 : id_2] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4
  );
endmodule
