<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/func.cc:7:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="x" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="func(unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" Length="variable" Direction="read" AccessID="xseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="src/func.cc:9:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/func.cc:7:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="y" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="func(unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" Length="variable" Direction="read" AccessID="yseq" OrigID="for.inc.load.8" OrigAccess-DebugLoc="src/func.cc:9:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/func.cc:7:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="z" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="func(unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" Length="variable" Direction="write" AccessID="zseq" OrigID="for.inc.store.13" OrigAccess-DebugLoc="src/func.cc:9:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="src/func.cc:7:18" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="x" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="func(unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="xseq" OrigAccess-DebugLoc="src/func.cc:7:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="src/func.cc:7:18" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="y" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="func(unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="yseq" OrigAccess-DebugLoc="src/func.cc:7:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="src/func.cc:7:18" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="z" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="func(unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="zseq" OrigAccess-DebugLoc="src/func.cc:7:18" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/func.cc:7:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_7_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/func.cc:7:18" LoopName="VITIS_LOOP_7_1" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

