#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan  2 19:54:32 2024
# Process ID: 20072
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11660 E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.xpr
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {4} \
  CONFIG.C_PROBE1_WIDTH {16} \
  CONFIG.C_PROBE3_WIDTH {32} \
] [get_bd_cells ila_0]
set_property location {6.5 2444 731} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {5} \
  CONFIG.C_PROBE4_WIDTH {32} \
] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins PS_to_CPU_controller_0/enable_CPU]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins bluex_0/current_addr]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins PS_to_CPU_controller_0/CPU_done]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins bluex_0/ram_wr_data]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins rom/doutb]
regenerate_bd_layout
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
catch { config_ip_cache -export [get_ips -all cpu_test_xbar_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
catch { config_ip_cache -export [get_ips -all cpu_test_ila_0_0] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_ila_0_0_synth_1 cpu_test_processing_system7_0_0_synth_1 -jobs 12
wait_on_run cpu_test_ila_0_0_synth_1
wait_on_run cpu_test_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
write_hw_platform -fixed -include_bit -force -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes cpu_test_i/PS_to_CPU_controller_0_CPU_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
save_wave_config {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
startgroup
set_property CONFIG.use_bram_block {Stand_Alone} [get_bd_cells rom]
endgroup
startgroup
set_property -dict [list \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_bd_cells rom]
endgroup
validate_bd_design
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_1_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_blk_mem_gen_1_0_synth_1 -jobs 12
wait_on_run cpu_test_blk_mem_gen_1_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property CONFIG.C_NUM_OF_PROBES {6} [get_bd_cells ila_0]
endgroup
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
catch { config_ip_cache -export [get_ips -all cpu_test_axi_vdma_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_axi_vdma_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_v_tc_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_v_tc_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_v_axi4s_vid_out_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_v_axi4s_vid_out_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_rgb2lcd_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_rgb2lcd_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_clk_wiz_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_clk_wiz_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_axi_gpio_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_axi_gpio_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_xbar_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_axi_bram_ctrl_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_axi_bram_ctrl_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_PS_to_CPU_controller_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_PS_to_CPU_controller_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_axi_bram_ctrl_1_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_axi_bram_ctrl_1_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_1_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_blk_mem_gen_1_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_blk_mem_gen_2_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_blk_mem_gen_2_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_proc_sys_reset_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_proc_sys_reset_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_bluex_0_0] }
catch { [ delete_ip_run [get_ips -all cpu_test_bluex_0_0] ] }
catch { config_ip_cache -export [get_ips -all cpu_test_ila_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_ila_0_0_synth_1 cpu_test_processing_system7_0_0_synth_1 -jobs 12
wait_on_run cpu_test_ila_0_0_synth_1
wait_on_run cpu_test_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins bluex_0/wr_en_i]
validate_bd_design
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
catch { config_ip_cache -export [get_ips -all cpu_test_ila_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_ila_0_0_synth_1 cpu_test_processing_system7_0_0_synth_1 -jobs 12
wait_on_run cpu_test_ila_0_0_synth_1
wait_on_run cpu_test_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins bluex_0/ram_en]
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
save_wave_config {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/impl_1/cpu_test_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu_test_i/bluex_0_ram_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"cpu_test_i/ila_0"}]]
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
refresh_design
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bluex_v_2_1:1.0 bluex_v_2_1_0
endgroup
set_property location {5 1908 234} [get_bd_cells bluex_v_2_1_0]
ipx::edit_ip_in_project -upgrade true -name bluex_v_2_1_v1_0_project -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.tmp/bluex_v_2_1_v1_0_project e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo/bluex_v_2_1/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
