INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sources_1/new/sequence_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sources_1/new/codon_reader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_reader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sources_1/new/DNA_sequencer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNA_sequencer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
