

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s'
================================================================
* Date:           Wed Nov 13 10:38:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.570 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     196|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|      32|    -|
|Memory               |        0|     -|       88|       3|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|      348|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|      436|     231|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_11s_26_1_1_U54  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U55  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U56  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U57  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U58  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U59  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U60  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    |mul_16s_11s_26_1_1_U61  |mul_16s_11s_26_1_1  |        0|   1|  0|   4|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0|  32|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |value_weight3_U  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe  |        0|  88|   3|    0|    16|   11|     1|          176|
    +-----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                                              |        0|  88|   3|    0|    16|   11|     1|          176|
    +-----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_191_p2   |         +|   0|  0|  12|           4|           2|
    |add_ln63_2_fu_202_p2   |         +|   0|  0|  12|           4|           2|
    |add_ln63_3_fu_213_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln63_4_fu_224_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln63_5_fu_235_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln63_6_fu_246_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln63_fu_180_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln76_12_fu_425_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln76_13_fu_429_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln76_14_fu_435_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln76_15_fu_439_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln76_16_fu_443_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln76_fu_421_p2     |         +|   0|  0|  16|          16|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 196|         125|         115|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |data_0_val_read_reg_476                |  16|   0|   16|          0|
    |data_0_val_read_reg_476_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_1_val_read_reg_471                |  16|   0|   16|          0|
    |data_1_val_read_reg_471_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_2_val_read_reg_466                |  16|   0|   16|          0|
    |data_2_val_read_reg_466_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_3_val_read_reg_461                |  16|   0|   16|          0|
    |data_3_val_read_reg_461_pp0_iter1_reg  |  16|   0|   16|          0|
    |trunc_ln63_16_reg_566                  |  16|   0|   16|          0|
    |trunc_ln63_17_reg_571                  |  16|   0|   16|          0|
    |trunc_ln63_18_reg_576                  |  16|   0|   16|          0|
    |trunc_ln63_19_reg_581                  |  16|   0|   16|          0|
    |trunc_ln63_20_reg_586                  |  16|   0|   16|          0|
    |trunc_ln63_21_reg_591                  |  16|   0|   16|          0|
    |trunc_ln63_22_reg_596                  |  16|   0|   16|          0|
    |trunc_ln_reg_561                       |  16|   0|   16|          0|
    |w_171_reg_526                          |  11|   0|   11|          0|
    |w_172_reg_531                          |  11|   0|   11|          0|
    |w_173_reg_536                          |  11|   0|   11|          0|
    |w_174_reg_541                          |  11|   0|   11|          0|
    |w_175_reg_546                          |  11|   0|   11|          0|
    |w_176_reg_551                          |  11|   0|   11|          0|
    |w_177_reg_556                          |  11|   0|   11|          0|
    |w_reg_521                              |  11|   0|   11|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 348|   0|  348|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>|  return value|
|data_0_val   |   in|   16|     ap_none|                                              data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                              data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                              data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                              data_3_val|        scalar|
|idx2         |   in|    4|     ap_none|                                                    idx2|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------+--------------+

