Assembler report for PCIe_DDR3
Thu Feb 03 15:13:54 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3_time_limited.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Feb 03 15:13:54 2022 ;
; Revision Name         ; PCIe_DDR3                             ;
; Top-level Entity Name ; PCIe_DDR3                             ;
; Family                ; Cyclone V                             ;
; Device                ; 5CGTFD9D5F27C7                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                                  ;
+--------+----------------------------------------------+---------------+
; Vendor ; IP Core Name                                 ; License Type  ;
+--------+----------------------------------------------+---------------+
; Altera ; Nios II Processor (6AF7 00A2)                ; Licensed      ;
; Altera ; Video and Image Processing Suite (6AF7 00EE) ; OpenCore Plus ;
; Altera ; Signal Tap (6AF7 BCE1)                       ; Licensed      ;
; Altera ; Signal Tap (6AF7 BCEC)                       ; Licensed      ;
; Altera ; Unknown (6AF7 FFFF)                          ; Licensed      ;
+--------+----------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3_time_limited.sof ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3_time_limited.sof ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                                  ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0F5195D5                                                                                                                                               ;
; Checksum       ; 0x0F5195D5                                                                                                                                               ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Feb 03 15:13:23 2022
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv Line: 195
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv Line: 195
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv Line: 195
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv Line: 195
Info (115030): Assembler is generating device programming files
Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated
Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF
Info: Quartus Prime Assembler was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5384 megabytes
    Info: Processing ended: Thu Feb 03 15:13:55 2022
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:32


