<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Basic Types · VerilogWriter Document</title><script data-outdated-warner src="assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.045/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.24/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href="index.html">VerilogWriter Document</a></span></div><form class="docs-search" action="search.html"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li><a class="tocitem" href="index.html">Introduction</a></li><li><a class="tocitem" href="qstart.html">Quick Start</a></li><li class="is-active"><a class="tocitem" href="types.html">Basic Types</a><ul class="internal"><li><a class="tocitem" href="#Structs-Description"><span>Structs Description</span></a></li><li><a class="tocitem" href="#Converter-Macros"><span>Converter Macros</span></a></li><li><a class="tocitem" href="#Embed-Objects"><span>Embed Objects</span></a></li><li><a class="tocitem" href="#Miscellaneous-Functions"><span>Miscellaneous Functions</span></a></li></ul></li><li><a class="tocitem" href="inference.html">Basic Automation</a></li><li><a class="tocitem" href="fsm.html">Finite State Machines</a></li><li><a class="tocitem" href="reference.html">Reference</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href="types.html">Basic Types</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href="types.html">Basic Types</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/master/docs/src/types.md" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="Basic-Types"><a class="docs-heading-anchor" href="#Basic-Types">Basic Types</a><a id="Basic-Types-1"></a><a class="docs-heading-anchor-permalink" href="#Basic-Types" title="Permalink"></a></h1><h2 id="Structs-Description"><a class="docs-heading-anchor" href="#Structs-Description">Structs Description</a><a id="Structs-Description-1"></a><a class="docs-heading-anchor-permalink" href="#Structs-Description" title="Permalink"></a></h2><p>This module offers several types that contain a structure of Verilog components, major parts of which are listed below. </p><ul><li><a href="types.html#Parameters">Parameters</a><ul><li><a href="types.html#Oneparam">Oneparam</a></li></ul></li><li><a href="types.html#Ports">Ports</a><ul><li><a href="types.html#Oneport">Oneport</a><ul><li><a href="types.html#Portdirec">Portdirec</a></li><li><a href="types.html#Wiretype">Wiretype</a></li></ul></li></ul></li><li><a href="types.html#Localparams">Localparams</a><ul><li><a href="types.html#Onelocalparam">Onelocalparam</a></li></ul></li><li><a href="types.html#Wireexpr">Wireexpr</a><ul><li><a href="types.html#Wireop">Wireop</a></li></ul></li><li><a href="types.html#Decls">Decls</a><ul><li><a href="types.html#Onedecl">Onedecl</a></li></ul></li><li><a href="types.html#Assign">Assign</a></li><li><a href="types.html#Alwayscontent">Alwayscontent</a><ul><li><a href="types.html#Alassign">Alassign</a></li><li><a href="types.html#Ifelseblock">Ifelseblock</a><ul><li><a href="types.html#Ifcontent">Ifcontent</a></li></ul></li><li><a href="types.html#Atype">Atype</a></li><li><a href="types.html#Edge">Edge</a></li></ul></li><li><a href="types.html#Vmodinst">Vmodinst</a></li><li><a href="types.html#Vmodule">Vmodule</a></li><li><a href="types.html#Vmodenv">Vmodenv</a></li></ul><h3 id="Parameters"><a class="docs-heading-anchor" href="#Parameters">Parameters</a><a id="Parameters-1"></a><a class="docs-heading-anchor-permalink" href="#Parameters" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Parameters(val::Vector{Oneparam})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Parameters" href="#VerilogWriter.Parameters"><code>VerilogWriter.Parameters</code></a> — <span class="docstring-category">Type</span></header><section><div><p>List of parameters.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L140">source</a></section></article><h4 id="Oneparam"><a class="docs-heading-anchor" href="#Oneparam">Oneparam</a><a id="Oneparam-1"></a><a class="docs-heading-anchor-permalink" href="#Oneparam" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Oneparam(name::String, val::Wireexpr)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Oneparam" href="#VerilogWriter.Oneparam"><code>VerilogWriter.Oneparam</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Parameter in verilog.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L132-L134">source</a></section></article><h3 id="Ports"><a class="docs-heading-anchor" href="#Ports">Ports</a><a id="Ports-1"></a><a class="docs-heading-anchor-permalink" href="#Ports" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Ports(val::Vector{Oneport})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Ports" href="#VerilogWriter.Ports"><code>VerilogWriter.Ports</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Gather multiple ports.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L185">source</a></section></article><h4 id="Oneport"><a class="docs-heading-anchor" href="#Oneport">Oneport</a><a id="Oneport-1"></a><a class="docs-heading-anchor-permalink" href="#Oneport" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Oneport(direc::Portdirec, wtype::Wiretype, width::Wireexpr, name::String)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Oneport" href="#VerilogWriter.Oneport"><code>VerilogWriter.Oneport</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Represent a single port declaration.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L177">source</a></section></article><h4 id="Portdirec"><a class="docs-heading-anchor" href="#Portdirec">Portdirec</a><a id="Portdirec-1"></a><a class="docs-heading-anchor-permalink" href="#Portdirec" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Enum pin pout</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Portdirec" href="#VerilogWriter.Portdirec"><code>VerilogWriter.Portdirec</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Port direction object.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L145">source</a></section></article><h4 id="Wiretype"><a class="docs-heading-anchor" href="#Wiretype">Wiretype</a><a id="Wiretype-1"></a><a class="docs-heading-anchor-permalink" href="#Wiretype" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Enum wire reg logic</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wiretype" href="#VerilogWriter.Wiretype"><code>VerilogWriter.Wiretype</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Wiretype object.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L148">source</a></section></article><h3 id="Localparams"><a class="docs-heading-anchor" href="#Localparams">Localparams</a><a id="Localparams-1"></a><a class="docs-heading-anchor-permalink" href="#Localparams" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Localparams(val::Vector{Onelocalparam})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Localparams" href="#VerilogWriter.Localparams"><code>VerilogWriter.Localparams</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Multiple localparams.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L157">source</a></section></article><h4 id="Onelocalparam"><a class="docs-heading-anchor" href="#Onelocalparam">Onelocalparam</a><a id="Onelocalparam-1"></a><a class="docs-heading-anchor-permalink" href="#Onelocalparam" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Onelocalparam(name::String, val::Wireexpr)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Onelocalparam" href="#VerilogWriter.Onelocalparam"><code>VerilogWriter.Onelocalparam</code></a> — <span class="docstring-category">Type</span></header><section><div><p>One localparam.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L151">source</a></section></article><h3 id="Wireexpr"><a class="docs-heading-anchor" href="#Wireexpr">Wireexpr</a><a id="Wireexpr-1"></a><a class="docs-heading-anchor-permalink" href="#Wireexpr" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Wireexpr(operation::Wireop, name::String, subnodes::Vector{Wireexpr}, bitwidth::Int64, value::Int64)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr" href="#VerilogWriter.Wireexpr"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Wire expressions in verilog. </p><p>Contains unnecessary information to handle all the wires in the same type. </p><p>One motivation to avoid making different types of  wires (e.g. using parametric types) is that it seemed beneficial to have multiple wires in a vector, and that  it is sometime a disadvantage in performance to use  abstract types when creating vectors.</p><p>Some operators on wires in Verilog, which are listed in <code>Enum Wireop</code>,  are overloaded for <code>Wireexpr</code>. Note that reduction operators (unary <code>&amp;, |, ^</code>) are not in Julia,  and logical and, or (<code>&amp;&amp;, ||</code>) can be applied only for booleans in Julia, thus  are not available as an operator for <code>Wireexpr</code> objects.</p><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; w1 = @wireexpr x + y;

julia&gt; w2 = @wireexpr z;

julia&gt; vshow(w1 &amp; w2);
((x + y) &amp; z)
type: Wireexpr

julia&gt; w3 = @wireexpr x;

julia&gt; w4 = @wireexpr y &amp;&amp; z; # &amp;&amp; is available inside `@wireexpr`.

julia&gt; vshow(w3 | w4)
(x | (y &amp;&amp; z))
type: Wireexpr</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L79-L115">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{String}" href="#VerilogWriter.Wireexpr-Tuple{String}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(n::String)</code></pre><p>Case where no slice is needed.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L71-L75">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{Symbol}" href="#VerilogWriter.Wireexpr-Tuple{Symbol}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(n::Symbol)</code></pre><p>Convert Symbol to String and construct Wireexpr.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L77-L81">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{Int64}" href="#VerilogWriter.Wireexpr-Tuple{Int64}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(n::Int)</code></pre><p>Literal of Integer.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L83-L87">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{Wireop, Vararg{Wireexpr}}" href="#VerilogWriter.Wireexpr-Tuple{Wireop, Vararg{Wireexpr}}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(op::Wireop, w::Wireexpr...)</code></pre><p>Apply an operation on <code>w</code> wires.</p><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; a = @wireexpr a; b = @wireexpr b;

julia&gt; c = Wireexpr(add, a, b); # equivalent to @wireexpr $a + $b

julia&gt; vshow(c);
(a + b)
type: Wireexpr

julia&gt; d = Wireexpr(redor, a); vshow(d); # @wireexpr |($a)
(|(a))
type: Wireexpr</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L115-L134">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{Wireop, Vector{Wireexpr}}" href="#VerilogWriter.Wireexpr-Tuple{Wireop, Vector{Wireexpr}}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(op::Wireop, v::Vector{Wireexpr})</code></pre><p>Apply an operation on wires in <code>v</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L109-L113">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Union{Tuple{T}, Tuple{String, T}} where T&lt;:Union{Int64, Wireexpr}" href="#VerilogWriter.Wireexpr-Union{Tuple{T}, Tuple{String, T}} where T&lt;:Union{Int64, Wireexpr}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(n::String, msb::T) where {T &lt;: Union{Int, Wireexpr}}</code></pre><p>Get one bit at <code>msb</code> from <code>n</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L64-L68">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Union{Tuple{T2}, Tuple{T1}, Tuple{String, T1, T2}} where {T1&lt;:Union{Int64, Wireexpr}, T2&lt;:Union{Int64, Wireexpr}}" href="#VerilogWriter.Wireexpr-Union{Tuple{T2}, Tuple{T1}, Tuple{String, T1, T2}} where {T1&lt;:Union{Int64, Wireexpr}, T2&lt;:Union{Int64, Wireexpr}}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(n::String, msb::T1, lsb::T2) where {T1 &lt;: Union{Int, Wireexpr}, T2 &lt;: Union{Int, Wireexpr}}</code></pre><p>Slice of <code>n</code> from <code>msb</code> to <code>lsb</code>.</p><p>Index for wires can be Int or Wireexpr.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L54-L60">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{Int64, Int64}" href="#VerilogWriter.Wireexpr-Tuple{Int64, Int64}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(w::Integer, n::Integer)</code></pre><p>Literal with width specification, printed in the decimal format.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L90-L94">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{Wireexpr}" href="#VerilogWriter.Wireexpr-Tuple{Wireexpr}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr(expr::Wireexpr)</code></pre><p>Return the argument itself, used in slice construction to make it possible to apply the same method to msb as Int and as Wireexpr.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L96-L101">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireexpr-Tuple{}" href="#VerilogWriter.Wireexpr-Tuple{}"><code>VerilogWriter.Wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">Wireexpr()</code></pre><p>Create an empty expression.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vconstructors.jl#L103-L107">source</a></section></article><h4 id="Wireop"><a class="docs-heading-anchor" href="#Wireop">Wireop</a><a id="Wireop-1"></a><a class="docs-heading-anchor-permalink" href="#Wireop" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Enum add minus mul vdiv lshift rshift band bor bxor neg uminus redand redor redxor logieq leq lt land lor id slice literal ipselm</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Wireop" href="#VerilogWriter.Wireop"><code>VerilogWriter.Wireop</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Verilog operators.</p><p>Unary <code>&amp;, |</code> does not exist so explicitly call as function e.g. <code>&amp;(wire), |(wire)</code> (&amp; behaves in a wickedmanner...?), and are only available inside quoted expressions. Xor in verilog <code>^</code> is in Julia exponential operator, and the difference in an association exists.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L1-L9">source</a></section></article><h3 id="Decls"><a class="docs-heading-anchor" href="#Decls">Decls</a><a id="Decls-1"></a><a class="docs-heading-anchor-permalink" href="#Decls" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Decls(val::Vector{Onedecl})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Decls" href="#VerilogWriter.Decls"><code>VerilogWriter.Decls</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Multiple wire declarations.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L172">source</a></section></article><h4 id="Onedecl"><a class="docs-heading-anchor" href="#Onedecl">Onedecl</a><a id="Onedecl-1"></a><a class="docs-heading-anchor-permalink" href="#Onedecl" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Onedecl(wtype::Wiretype, width::Wireexpr, name::String, is2d::Bool, wid2d::Wireexpr)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Onedecl" href="#VerilogWriter.Onedecl"><code>VerilogWriter.Onedecl</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Represent one wire declaration.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L162">source</a></section></article><h3 id="Assign"><a class="docs-heading-anchor" href="#Assign">Assign</a><a id="Assign-1"></a><a class="docs-heading-anchor-permalink" href="#Assign" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Assign(lhs::Wireexpr, rhs::Wireexpr)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Assign" href="#VerilogWriter.Assign"><code>VerilogWriter.Assign</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Assign one statement.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L296">source</a></section></article><h3 id="Alwayscontent"><a class="docs-heading-anchor" href="#Alwayscontent">Alwayscontent</a><a id="Alwayscontent-1"></a><a class="docs-heading-anchor-permalink" href="#Alwayscontent" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Alwayscontent(atype::Atype, sens::Sensitivity, content::Ifcontent)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Alwayscontent" href="#VerilogWriter.Alwayscontent"><code>VerilogWriter.Alwayscontent</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Represent always blocks.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L287">source</a></section></article><h4 id="Alassign"><a class="docs-heading-anchor" href="#Alassign">Alassign</a><a id="Alassign-1"></a><a class="docs-heading-anchor-permalink" href="#Alassign" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Alassign(lhs::Wireexpr, rhs::Wireexpr, atype::Atype)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Alassign" href="#VerilogWriter.Alassign"><code>VerilogWriter.Alassign</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Assign statement inside always blocks.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L195">source</a></section></article><h4 id="Ifelseblock"><a class="docs-heading-anchor" href="#Ifelseblock">Ifelseblock</a><a id="Ifelseblock-1"></a><a class="docs-heading-anchor-permalink" href="#Ifelseblock" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Ifelseblock(conds::Vector{Wireexpr}, contents::Vector{Ifcontent})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Ifelseblock" href="#VerilogWriter.Ifelseblock"><code>VerilogWriter.Ifelseblock</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Container of an if-else block. Parametrized by <code>T</code> for mutual recursion. Used as <code>Ifelseblock = Ifelseblock_inner{Case}</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L226-L229">source</a></section></article><h5 id="Ifcontent"><a class="docs-heading-anchor" href="#Ifcontent">Ifcontent</a><a id="Ifcontent-1"></a><a class="docs-heading-anchor-permalink" href="#Ifcontent" title="Permalink"></a></h5><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Ifcontent(assigns::Vector{Alassign}, ifelseblocks::Vector{Ifelseblock}, cases::Vector{Case})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Ifcontent" href="#VerilogWriter.Ifcontent"><code>VerilogWriter.Ifcontent</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Container of one if-block (, one elseif block, or one else block).</p><p>Parametrized by <code>T, U</code> only for mutual recursion with <code>Ifelseblock</code> and <code>Case</code>, thus used as <code>Ifcontent_inner{Ifelseblock, Case}</code>, which is aliased as <code>Ifcontent</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L202-L207">source</a></section></article><h4 id="Atype"><a class="docs-heading-anchor" href="#Atype">Atype</a><a id="Atype-1"></a><a class="docs-heading-anchor-permalink" href="#Atype" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Enum ff comb aunknown</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Atype" href="#VerilogWriter.Atype"><code>VerilogWriter.Atype</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Type of always blocks.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L190">source</a></section></article><h4 id="Edge"><a class="docs-heading-anchor" href="#Edge">Edge</a><a id="Edge-1"></a><a class="docs-heading-anchor-permalink" href="#Edge" title="Permalink"></a></h4><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Enum posedge negedge unknownedge</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Edge" href="#VerilogWriter.Edge"><code>VerilogWriter.Edge</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Edge in sensitivity lists.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L278">source</a></section></article><h3 id="Vmodinst"><a class="docs-heading-anchor" href="#Vmodinst">Vmodinst</a><a id="Vmodinst-1"></a><a class="docs-heading-anchor-permalink" href="#Vmodinst" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Vmodinst(vmodname::String, instname::String, params::Vector{Pair{String, Wireexpr}}, ports::Vector{Pair{String, Wireexpr}}, wildconn::Bool)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Vmodinst" href="#VerilogWriter.Vmodinst"><code>VerilogWriter.Vmodinst</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Represents module instantiation.</p><pre><code class="language-julia hljs">i = Vmodinst(
    &quot;mod1&quot;,
    &quot;u1&quot;,
    [
        &quot;A&quot; =&gt; Wireexpr(15)
    ],
    [
        &quot;p1&quot; =&gt; (@wireexpr x &lt;&lt; 1),
        &quot;p2&quot; =&gt; (@wireexpr y)
    ]
)
vshow(i)

# output

mod1 #(
    .A(15)
) u1 (
    .p1((x &lt;&lt; 1)),
    .p2(y)
);
type: Vmodinst</code></pre><p>For convenient instantiation  see also <a href="types.html#VerilogWriter.@preport"><code>@preport</code></a> and <a href="types.html#VerilogWriter.naiveinst"><code>naiveinst</code></a>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L302-L333">source</a></section></article><h3 id="Vmodule"><a class="docs-heading-anchor" href="#Vmodule">Vmodule</a><a id="Vmodule-1"></a><a class="docs-heading-anchor-permalink" href="#Vmodule" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Vmodule(name::String, params::Parameters, ports::Ports, lparams::Localparams, decls::Decls, insts::Vector{Vmodinst}, assigns::Vector{Assign}, always::Vector{Alwayscontent})</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Vmodule" href="#VerilogWriter.Vmodule"><code>VerilogWriter.Vmodule</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Represents one verilog module.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L346">source</a></section></article><h3 id="Vmodenv"><a class="docs-heading-anchor" href="#Vmodenv">Vmodenv</a><a id="Vmodenv-1"></a><a class="docs-heading-anchor-permalink" href="#Vmodenv" title="Permalink"></a></h3><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Vmodenv(prms::Parameters, prts::Ports, lprms::Localparams, dcls::Decls)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Vmodenv" href="#VerilogWriter.Vmodenv"><code>VerilogWriter.Vmodenv</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Environment in which wire width inference is done.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructs.jl#L362">source</a></section></article><h2 id="Converter-Macros"><a class="docs-heading-anchor" href="#Converter-Macros">Converter Macros</a><a id="Converter-Macros-1"></a><a class="docs-heading-anchor-permalink" href="#Converter-Macros" title="Permalink"></a></h2><p>As in previous examples we offer macros to convert Julia syntax into certain types described above. You may use these instead of calling constructors.</p><div class="admonition is-info"><header class="admonition-header">Note</header><div class="admonition-body"><p>Note that conveter functions are now deprecated, everything should be handled with the macros.</p></div></div><p>All the macros listed below accept <code>Expr</code> object as its argument (e.g. <code>@mac x = 10</code> internally takes <code>:(x = 10)</code> as its argument, see <a href="https://docs.julialang.org/en/v1/manual/metaprogramming/#man-macros">Julia Documents</a> for more information.), and that is why variables inside the argument do not have to be declared anywhere else in the source code. The syntaxes each function requires in an argument are also described below (or may be easily inferred from the examples in this page and <a href="qstart.html#Quick-Start">Quick Start</a>).</p><p>(be care full not to foreget <code>(one space)</code> between macros and <code>(</code>, i.e. <code>@macro(a,b)</code> and <code>@macro (a,b)</code> are different, and the latter is used here.)</p><h3 id="List-of-Converter-Macros"><a class="docs-heading-anchor" href="#List-of-Converter-Macros">List of Converter Macros</a><a id="List-of-Converter-Macros-1"></a><a class="docs-heading-anchor-permalink" href="#List-of-Converter-Macros" title="Permalink"></a></h3><p>Written inside parentheses are the types of objects the functions return.</p><ul><li><a href="types.html#parameters">parameters</a> (<a href="types.html#Parameters">Parameters</a>)<ul><li><a href="types.html#oneparam">oneparam</a> (<a href="types.html#Oneparam">Oneparam</a>)</li></ul></li><li><a href="types.html#ports">ports</a> (<a href="types.html#Ports">Ports</a>)<ul><li><a href="types.html#portoneline">portoneline</a> (<a href="types.html#Oneport">Oneport</a>)</li></ul></li><li><a href="types.html#wireexpr">wireexpr</a> (<a href="types.html#Wireexpr">Wireexpr</a>)</li><li><a href="types.html#localparams">localparams</a> (<a href="types.html#Localparams">Localparams</a>)<ul><li><a href="types.html#onelocalparam">onelocalparam</a> (<a href="types.html#Onelocalparam">Onelocalparam</a>)</li></ul></li><li><a href="types.html#decls">decls</a> (<a href="types.html#Decls">Decls</a>)<ul><li><a href="types.html#decloneline">decloneline</a> (Vector{<a href="types.html#Onedecl">Onedecl</a>})</li></ul></li><li><a href="types.html#always">always</a> (<a href="types.html#Alwayscontent">Alwayscontent</a>)</li></ul><h3 id="parameters"><a class="docs-heading-anchor" href="#parameters">parameters</a><a id="parameters-1"></a><a class="docs-heading-anchor-permalink" href="#parameters" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.parameters-Tuple{Expr}" href="#VerilogWriter.parameters-Tuple{Expr}"><code>VerilogWriter.parameters</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">parameters(expr::Expr)</code></pre><p>Multiple parameters.</p><p>Using <code>convert</code> and <code>localparams</code> inside.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; v = @parameters (
       x = 10;
       y = 20;
       z = 30
       );

julia&gt; vshow(v);
#(
    parameter x = 10,
    parameter y = 20,
    parameter z = 30
)
type: Parameters</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L48-L71">source</a></section></article><h4 id="oneparam"><a class="docs-heading-anchor" href="#oneparam">oneparam</a><a id="oneparam-1"></a><a class="docs-heading-anchor-permalink" href="#oneparam" title="Permalink"></a></h4><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.oneparam-Tuple{Expr}" href="#VerilogWriter.oneparam-Tuple{Expr}"><code>VerilogWriter.oneparam</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">oneparam(expr::Expr)</code></pre><p>One parameter. </p><p><strong>Syntax</strong></p><p><strong><code>&lt;paramname&gt; = &lt;val::Int&gt;</code></strong></p><pre><code class="language-julia-repl hljs">julia&gt; vshow(@oneparam x = 10);
parameter x = 10
type: Oneparam</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L10-L23">source</a></section></article><h3 id="ports"><a class="docs-heading-anchor" href="#ports">ports</a><a id="ports-1"></a><a class="docs-heading-anchor-permalink" href="#ports" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.ports-Tuple{Expr}" href="#VerilogWriter.ports-Tuple{Expr}"><code>VerilogWriter.ports</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">ports(expr::Expr)</code></pre><p>Convert Julia AST into port declarations as <a href="types.html#Ports">Ports</a> object.</p><p><strong>Syntax</strong></p><p><strong><code>&lt;portoneline&gt;[;&lt;portoneline&gt;;...]</code></strong></p><p>Multiple lines of <a href="types.html#VerilogWriter.portoneline-Tuple{Expr}"><code>portoneline</code></a> expressions  separated by <code>;</code> can be accepted. </p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; pp = @ports (
       @in p1;
       @in @wire 8 p2, p3, p4;
       @out @reg 2 p5, p6
       );

julia&gt; vshow(pp);
(
    input p1,
    input [7:0] p2,
    input [7:0] p3,
    input [7:0] p4,
    output reg [1:0] p5,
    output reg [1:0] p6
);
type: Ports</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L1022-L1051">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.ports-Tuple{Vector{Oneport}}" href="#VerilogWriter.ports-Tuple{Vector{Oneport}}"><code>VerilogWriter.ports</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">ports(expr::Vector{Oneport})</code></pre><p>Insertion through metaprogramming.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; a = @portoneline @in 8 d1, d2, d3;

julia&gt; b = @ports (
       @in d0;
       $a;
       @out @reg 8 dout
       );

julia&gt; vshow(b);
(
    input d0,
    input [7:0] d1,
    input [7:0] d2,
    input [7:0] d3,
    output reg [7:0] dout
);
type: Ports</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L1056-L1080">source</a></section></article><h4 id="portoneline"><a class="docs-heading-anchor" href="#portoneline">portoneline</a><a id="portoneline-1"></a><a class="docs-heading-anchor-permalink" href="#portoneline" title="Permalink"></a></h4><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.portoneline-Tuple{Expr}" href="#VerilogWriter.portoneline-Tuple{Expr}"><code>VerilogWriter.portoneline</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">portoneline(expr::Expr)</code></pre><p>Parse Julia AST to one line of port declaration as <a href="types.html#Oneport">Oneport</a>.</p><p><strong>Syntax</strong></p><p><strong><code>@in &lt;wirename&gt;</code>, <code>@out &lt;wirename&gt;</code></strong></p><p>One port declaration of width 1.</p><p><strong><code>@in/@out &lt;wirename1, wirename2, ...&gt;</code></strong></p><p>Multiple port declaration of width 1 in one line.</p><p><strong><code>@in/@out &lt;width&gt; &lt;wirename1[, wirename2, ...]&gt;</code></strong></p><p>Port declarations of width <code>&lt;width&gt;</code>.</p><p><strong><code>@in/@out @&lt;wiretype&gt; [&lt;width&gt;] &lt;wirename1[, wirename2, ...]&gt;</code></strong></p><p>Port declaration with wiretypes [of width <code>&lt;width&gt;</code>].</p><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; p1 = @portoneline @in din;

julia&gt; vshow(p1);
input din
type: Oneport

julia&gt; p2 = (@portoneline @out din1, din2, din3); vshow(p2);
output din1
type: Oneport
output din2
type: Oneport
output din3
type: Oneport

julia&gt; p3 = (@portoneline @in 8 din); vshow(p3);
input [7:0] din
type: Oneport

julia&gt; p4 = (@portoneline @out @reg 8 dout); vshow(p4);
output reg [7:0] dout
type: Oneport

julia&gt; p5 = (@portoneline @out (A+B)&lt;&lt;2 x, y); vshow(p5); # width with parameter
output [((A + B) &lt;&lt; 2)-1:0] x
type: Oneport
output [((A + B) &lt;&lt; 2)-1:0] y
type: Oneport</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L898-L946">source</a></section></article><h3 id="wireexpr"><a class="docs-heading-anchor" href="#wireexpr">wireexpr</a><a id="wireexpr-1"></a><a class="docs-heading-anchor-permalink" href="#wireexpr" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.wireexpr-Tuple{Expr}" href="#VerilogWriter.wireexpr-Tuple{Expr}"><code>VerilogWriter.wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">wireexpr(expr::Expr)</code></pre><p>Parse one wire expression. Be sure to put &#39;two e&#39;s&#39; in wir&#39;ee&#39;xpr, not &#39;wirexpr&#39;.</p><p><strong>Syntax</strong></p><p>Part of what can be done in Verilog can be accepted,  such as <code>din[7:0]</code>, <code>(w1 + w2) &lt;&lt; 5</code></p><p><strong><code>&lt;wirename&gt;</code></strong></p><p>One wire, without slicing or bit-selecting.</p><p><strong><code>&lt;val::Int&gt;</code>, <code>&lt;val::hex&gt;</code>, <code>&lt;val::bin&gt;</code></strong></p><p>Literals, e.g. <code>5</code>, <code>0x1f</code>, <code>0b10</code>.</p><p><strong><code>&lt;wire&gt; &lt;op&gt; &lt;wire&gt;</code>, <code>&lt;op&gt; &lt;wire&gt;</code></strong></p><p>Unary and binary operators.  For reduction operators (unary <code>&amp;, |, ^</code>), since these are  not operators in Julia, write it in the form of function  call explicitly, i.e. <code>&amp;(wire)</code>, <code>|(wire)</code> instead of doing <code>^wire</code>. Note that we use <code>^</code> as xor just as in Verilog, though this is not  a xor operator in Julia.</p><p><strong><code>&lt;wire&gt;[&lt;wire&gt;:&lt;wire&gt;]</code>, <code>&lt;wire&gt;[&lt;wire&gt;]</code></strong></p><p>Bit select and slicing as in Verilog/SystemVerilog. Does not reject even if both wires in <code>[&lt;wire&gt;:&lt;wire&gt;]</code> are not of constant value although it is not a valid verilog syntax.</p><p><strong><code>wire[&lt;wire&gt;-:&lt;wire&gt;]</code></strong></p><p>Indexed part select. Does not reject even if <code>&lt;wire&gt;</code> after <code>-:</code> is not of constant value. As using <code>-</code> operator and <code>:</code> (quote) in Julia syntax,  no spaces between <code>&lt;wire&gt;(here)-:(and here)&lt;wire&gt;</code> are allowed,  and <code>&lt;wire&gt;</code> after <code>-:</code> should in most cases be put inside parentheses.</p><p>Note that because <code>:</code> (quote) is used inside quote,  you (for now) cannot embed objects here through Metaprogramming.</p><p>e.g. <code>w = (@wireexpr w); always(:(x[A-:($w)] &lt;= y))</code> is not  allowed. </p><p>In such cases use constructors instead as shown below.</p><pre><code class="language-julia-repl hljs">julia&gt; e = Wireexpr(ipselm, @wireexpr(x), @wireexpr(A), @wireexpr(w)); # Indexed Part SELect with Minus operator 

julia&gt; @testonlyexport; vshow(oneblock(:($(e) &lt;= y))[2] |&gt; eval);
x[A -: w] &lt;= y;
type: Alassign</code></pre><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; (@wireexpr w) |&gt; vshow;
w
type: Wireexpr

julia&gt; (@wireexpr w1 &amp; &amp;(w2)) |&gt; vshow;
(w1 &amp; (&amp;(w2)))
type: Wireexpr

julia&gt; (@wireexpr w[i:0]) |&gt; vshow;
w[i:0]
type: Wireexpr

julia&gt; (@wireexpr w[(P*Q)-:(R+10)]) |&gt; vshow;
w[(P * Q) -: (R + 10)]
type: Wireexpr
</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L521-L592">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.wireexpr-Tuple{Wireexpr}" href="#VerilogWriter.wireexpr-Tuple{Wireexpr}"><code>VerilogWriter.wireexpr</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">wireexpr(expr::Wireexpr)</code></pre><p>Insertion through metaprogramming.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; w = @wireexpr x + y;

julia&gt; e = :(a + |($(w) &amp; z));

julia&gt; wireexpr(e) |&gt; eval |&gt; vshow;
(a + (|(((x + y) &amp; z))))
type: Wireexpr</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L607-L621">source</a></section></article><h3 id="localparams"><a class="docs-heading-anchor" href="#localparams">localparams</a><a id="localparams-1"></a><a class="docs-heading-anchor-permalink" href="#localparams" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.localparams-Tuple{Expr}" href="#VerilogWriter.localparams-Tuple{Expr}"><code>VerilogWriter.localparams</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">localparams(expr::Expr)</code></pre><p>Multiple localparams.</p><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; p = @localparams x = 10; vshow(p);
localparam x = 10;
type: Localparams</code></pre><pre><code class="language-julia-repl hljs">julia&gt; p = @localparams (
       a = 111;
       b = 222;
       c = 333
       );

julia&gt; vshow(p);
localparam a = 111;
localparam b = 222;
localparam c = 333;
type: Localparams</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L136-L159">source</a></section></article><h4 id="onelocalparam"><a class="docs-heading-anchor" href="#onelocalparam">onelocalparam</a><a id="onelocalparam-1"></a><a class="docs-heading-anchor-permalink" href="#onelocalparam" title="Permalink"></a></h4><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.onelocalparam-Tuple{Expr}" href="#VerilogWriter.onelocalparam-Tuple{Expr}"><code>VerilogWriter.onelocalparam</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">onelocalparam(expr::Expr)</code></pre><p>One localparam object. The syntax is the same as <code>oneparam</code>.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; vshow(@onelocalparam x = 100)
localparam x = 100;
type: Onelocalparam</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L95-L105">source</a></section></article><h3 id="decls"><a class="docs-heading-anchor" href="#decls">decls</a><a id="decls-1"></a><a class="docs-heading-anchor-permalink" href="#decls" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.decls-Tuple{Expr}" href="#VerilogWriter.decls-Tuple{Expr}"><code>VerilogWriter.decls</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">decls(expr::Expr)</code></pre><p>Parse Julia AST into wire declaration section object <a href="types.html#Decls">Decls</a>.</p><p><strong>Syntax</strong></p><p><strong><code>&lt;onedecl&gt;[;&lt;onedecl&gt;;...]</code></strong></p><p>Multiple <a href="types.html#decloneline">decloneline</a> expressions which are concatenated  by <code>;</code> can be accepted.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; d = @decls (
       @wire w1;
       @reg 8 w2,w3,w4;
       @logic 32 w5
       );

julia&gt; vshow(d)
wire w1;
reg [7:0] w2;
reg [7:0] w3;
reg [7:0] w4;
logic [31:0] w5;
type: Decls</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L1293-L1319">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.decls-Tuple{Vector{Onedecl}}" href="#VerilogWriter.decls-Tuple{Vector{Onedecl}}"><code>VerilogWriter.decls</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">decls(expr::Vector{Onedecl})</code></pre><p>For interpolation with metaprogramming.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; a = @decloneline @reg 8 x1, x2;

julia&gt; b = decls(:(
       $(a);
       @wire y1, y2
       )) |&gt; eval;

julia&gt; vshow(b);
reg [7:0] x1;
reg [7:0] x2;
wire y1;
wire y2;
type: Decls</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L1342-L1362">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.decls-Tuple{Vararg{Decls}}" href="#VerilogWriter.decls-Tuple{Vararg{Decls}}"><code>VerilogWriter.decls</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">decls(expr::Decls...)</code></pre><p>For interpolation of <code>Decls</code> objects.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L1333-L1337">source</a></section></article><h4 id="decloneline"><a class="docs-heading-anchor" href="#decloneline">decloneline</a><a id="decloneline-1"></a><a class="docs-heading-anchor-permalink" href="#decloneline" title="Permalink"></a></h4><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.decloneline-Tuple{Expr}" href="#VerilogWriter.decloneline-Tuple{Expr}"><code>VerilogWriter.decloneline</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">decloneline(expr::Expr)::Vector{Expr}</code></pre><p>Parse Julia AST into wire declaration as Vector{<a href="types.html#Onedecl">Onedecl</a>}.</p><p>The number of <code>Onedecl</code> objects returned may differ  according to the number of wires declared in one line  (e.g. <code>input dout</code> &lt;=&gt; <code>input din1, din2, din3</code>).</p><p><strong>Syntax</strong></p><p>Similar to that of <a href="types.html#portoneline">portoneline</a>.</p><p><strong><code>@wire/@reg/@logic [&lt;width&gt;] &lt;wirename1&gt;[, &lt;wirename2&gt;,...]</code></strong></p><p><strong>Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; d = (@decloneline @reg 10 d1); vshow(d);
reg [9:0] d1;
type: Onedecl

julia&gt; d = (@decloneline @logic 8 d1,d2,d3); vshow(d);
logic [7:0] d1;
type: Onedecl
logic [7:0] d2;
type: Onedecl
logic [7:0] d3;
type: Onedecl

julia&gt; d = (@decloneline @wire A &gt;&gt; 2 w1, w2); vshow(d);
wire [(A &gt;&gt; 2)-1:0] w1;
type: Onedecl
wire [(A &gt;&gt; 2)-1:0] w2;
type: Onedecl</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/rawparser.jl#L1161-L1194">source</a></section></article><h3 id="always"><a class="docs-heading-anchor" href="#always">always</a><a id="always-1"></a><a class="docs-heading-anchor-permalink" href="#always" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.always-Tuple{Expr}" href="#VerilogWriter.always-Tuple{Expr}"><code>VerilogWriter.always</code></a> — <span class="docstring-category">Method</span></header><section><div><pre><code class="language-julia hljs">always(expr::Expr)</code></pre><p>Parse AST into always block as <a href="types.html#Alwayscontent">Alwayscontent</a> using <code>ralways</code>.</p><p>Also infers type of always using <code>addatype!</code>.</p><p><strong>Syntax</strong></p><p><strong><code>&lt;oneblock&gt;;&lt;oneblock&gt;[;&lt;oneblock&gt;;...]</code></strong></p><p><code>&lt;oneblock&gt;</code> is the expression that follows either below syntax.</p><p><strong><code>&lt;wireoperation&gt; = &lt;wireoperation&gt;</code></strong></p><p>One blocking assignment. <code>&lt;wireoperation&gt;</code> is a expression accepted by <a href="types.html#wireexpr">wireexpr</a>. Not all syntax accepted here is of valid verilog syntax.</p><p><strong><code>&lt;wireoperation&gt; &lt;= &lt;wireoperation&gt;</code></strong></p><p>One non-blocking assignment.</p><p><strong>If-else statement</strong></p><pre><code class="nohighlight hljs">if &lt;wireoperation&gt;
    &lt;oneblock&gt;
    &lt;oneblock&gt;
    ...
elseif &lt;wireoperation&gt; 
    &lt;oneblock&gt;
    &lt;oneblock&gt;
    ...
else
    &lt;oneblock&gt;
    ...
end</code></pre><p>If-else statement written in &#39;Julia syntax&#39;, not in Verilog  syntax, can be accepted. <code>else</code> block and <code>elseif</code> are not mandatory. Since <code>if</code> <code>end</code> are at the top level, no <code>;</code> inside if-else statement is needed. Nested if-else statement can be also accepted as in usual Julia.</p><p>The order in which <code>oneblock</code> is placed within if,  elseif, and else block is not strictly preserved.  If-else statement inside if,elseif,else blocks is placed after blocking/non-blocking assignment there.</p><p><strong><code>@posedge &lt;wirename&gt;; &lt;ifelsestatements&gt;/&lt;assignments&gt;</code></strong></p><p>Set sensitivity list using macro syntax. <code>@negedge</code> is also possible.  You must put <code>@posegde/@negedge</code> statement at the beginning, and only once.</p><p><strong>Examples</strong></p><pre><code class="language-julia hljs">a1 = @always (
    w1 = w2;
    if b2 
        w1 = w3 
    end
)
vshow(a1)

# output

always_comb begin
    w1 = w2;
    if (b2) begin
        w1 = w3;
    end
end
type: Alwayscontent</code></pre><pre><code class="language-julia hljs">a1 = @always (
    @posedge clk;
    
    if b1 == b2
        w1 &lt;= w2 + w3 
    else
        w1 &lt;= ~w1 
    end
)
vshow(a1)

# output

always_ff @( posedge clk ) begin
    if ((b1 == b2)) begin
        w1 &lt;= (w2 + w3);
    end else begin
        w1 &lt;= (~w1);
    end
end
type: Alwayscontent</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/alwaysinference.jl#L94-L187">source</a></section></article><h2 id="Embed-Objects"><a class="docs-heading-anchor" href="#Embed-Objects">Embed Objects</a><a id="Embed-Objects-1"></a><a class="docs-heading-anchor-permalink" href="#Embed-Objects" title="Permalink"></a></h2><p>You can embed generated objects back into Verilog-like codes. The synatx is almost the same as those of <a href="https://docs.julialang.org/en/v1/manual/metaprogramming/#man-expression-interpolation">interpolation</a>.</p><p>By embedding objects as Julia AST, you can construct new objects that contain the information of embedded objects.</p><p>Every object (offered in this package) can be embedded almost anywhere it seems to be possible.</p><h3 id="Examples"><a class="docs-heading-anchor" href="#Examples">Examples</a><a id="Examples-1"></a><a class="docs-heading-anchor-permalink" href="#Examples" title="Permalink"></a></h3><pre><code class="language-julia-repl hljs">julia&gt; a = @portoneline @in clk;

julia&gt; b = @ports ($a; @out 8 dout); vshow(b);
(
    input clk,
    output [7:0] dout
);
type: Ports

julia&gt; a = @ports (@in clk; @out 8 dout);

julia&gt; b = @ports (@in resetn; $(a)); vshow(b);
(
    input resetn,
    input clk,
    output [7:0] dout
);
type: Ports

julia&gt; a = @wireexpr (x + y) &amp; z;

julia&gt; b = @always (lhs = $(a) | w); vshow(b);
always_comb begin
    lhs = (((x + y) &amp; z) | w);
end
type: Alwayscontent</code></pre><h2 id="Miscellaneous-Functions"><a class="docs-heading-anchor" href="#Miscellaneous-Functions">Miscellaneous Functions</a><a id="Miscellaneous-Functions-1"></a><a class="docs-heading-anchor-permalink" href="#Miscellaneous-Functions" title="Permalink"></a></h2><h3 id="vshow"><a class="docs-heading-anchor" href="#vshow">vshow</a><a id="vshow-1"></a><a class="docs-heading-anchor-permalink" href="#vshow" title="Permalink"></a></h3><p><code>vshow</code> calls <code>Base.string</code> inside. You may convert objects into a string of verilog codes calling <code>Base.string</code>. See also <a href="types.html#vexport">vexport</a>.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.vshow" href="#VerilogWriter.vshow"><code>VerilogWriter.vshow</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">vshow(x; systemverilog=true)</code></pre><p>Print the structs in <code>VerilogWriter.jl</code> in a readable  format (except for enums). When <code>systemverilog=false</code>, output <code>always</code>, <code>always @*</code>  instead of <code>always_ff</code>, <code>always_comb</code>, respectively.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/textutils.jl#L24-L31">source</a></section></article><h3 id="vexport"><a class="docs-heading-anchor" href="#vexport">vexport</a><a id="vexport-1"></a><a class="docs-heading-anchor-permalink" href="#vexport" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.vexport" href="#VerilogWriter.vexport"><code>VerilogWriter.vexport</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">vexport(x::Vmodule, fpath=&quot;&quot;; systemverilog=true, mode=&quot;w&quot;)</code></pre><p>Export <code>x</code> to a verilog/systemverilog file.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L357-L361">source</a></section><section><div><pre><code class="nohighlight hljs">vexport(x::Vector{Vmodule}, fpath=&quot;&quot;; systemverilog=true, mode=&quot;w&quot;)</code></pre><p>Export <code>x</code> to a verilog/systemverilog file.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L366-L370">source</a></section></article><h3 id="vpush!"><a class="docs-heading-anchor" href="#vpush!">vpush!</a><a id="vpush!-1"></a><a class="docs-heading-anchor-permalink" href="#vpush!" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.vpush!" href="#VerilogWriter.vpush!"><code>VerilogWriter.vpush!</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">vpush!(coll::Decls, x::Onedecl...)</code></pre><p>vpush! method, add Onedecl to Decls.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L1-L5">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Ports, x::Oneport...)</code></pre><p>vpush! method, add Oneport to Ports.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L10-L14">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Parameters, x::Oneparam...)</code></pre><p>vpush! method, add Oneparam to Parameters.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L19-L23">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Localparams, x::Onelocalparam...)</code></pre><p>vpush! method, add Onelocalparam to Localparams.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L28-L32">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::T, x::T...) where {T &lt;: Union{Decls, Ports, Parameters, Localparams}}</code></pre><p>vpush! method, add T to T.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L37-L41">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Vmodinst...)</code></pre><p>vpush! method, add Vmodinst to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L49-L53">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Assign...)</code></pre><p>vpush! method, add Assign to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L58-L62">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Alwayscontent...)</code></pre><p>vpush! method, add Alwayscontent to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L67-L71">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Oneparam...)</code></pre><p>vpush! method, add Oneparam to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L76-L80">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Oneport...)</code></pre><p>vpush! method, add Oneport to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L85-L89">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Onelocalparam...)</code></pre><p>vpush! method, add Onelocalparam to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L94-L98">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Onedecl...)</code></pre><p>vpush! method, add Onedecl to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L103-L107">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::T...) where {T &lt;: Union{Decls, Ports, Parameters, Localparams}}</code></pre><p>vpush! method, add T to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L112-L116">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::FSM...)</code></pre><p>vpush! method, add FSM to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L123-L127">source</a></section><section><div><pre><code class="nohighlight hljs">vpush!(coll::Vmodule, x::Vector{T}...) where {T}</code></pre><p>vpush! method, add Vector to Vmodule.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vpush.jl#L136-L140">source</a></section></article><h3 id="sym2wire"><a class="docs-heading-anchor" href="#sym2wire">sym2wire</a><a id="sym2wire-1"></a><a class="docs-heading-anchor-permalink" href="#sym2wire" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.@sym2wire" href="#VerilogWriter.@sym2wire"><code>VerilogWriter.@sym2wire</code></a> — <span class="docstring-category">Macro</span></header><section><div><pre><code class="language-julia hljs">@sym2wire(arg::Symbol)</code></pre><p>Declare new <code>Wireexpr</code> of name <code>arg</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L96-L100">source</a></section><section><div><pre><code class="nohighlight hljs">@sym2wire(arg::Expr)</code></pre><p>Declare new <code>Wireexpr</code>s of name <code>arg...</code>, respectively.</p><p><strong>Example</strong></p><pre><code class="language-julia-repl hljs">julia&gt; @sym2wire x, y, z;

julia&gt; vshow(y);
y
type: Wireexpr</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L107-L120">source</a></section></article><h3 id="naiveinst"><a class="docs-heading-anchor" href="#naiveinst">naiveinst</a><a id="naiveinst-1"></a><a class="docs-heading-anchor-permalink" href="#naiveinst" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.naiveinst" href="#VerilogWriter.naiveinst"><code>VerilogWriter.naiveinst</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">naiveinst(vmod::Vmodule, iname::String)</code></pre><p>Generate from <code>vmod</code> an <code>Vmodinst</code> object all ports of which are assigned a wire whose name is the same as each port.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L188-L193">source</a></section><section><div><pre><code class="nohighlight hljs">naiveinst(vmod::Vmodule)</code></pre><p>Naive instantiation of <code>vmod</code> with default instance name.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L203-L207">source</a></section></article><h3 id="@preport"><a class="docs-heading-anchor" href="#@preport">@preport</a><a id="@preport-1"></a><a class="docs-heading-anchor-permalink" href="#@preport" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.@preport" href="#VerilogWriter.@preport"><code>VerilogWriter.@preport</code></a> — <span class="docstring-category">Macro</span></header><section><div><pre><code class="language-julia hljs">@preport(pre::Symbol, pnames)</code></pre><p>Helper macro for port assignment declaration in module instantiation.</p><p>For each &lt;port name&gt; in <code>pnames</code>, assign wire whose name is <code>pre * &lt;port name&gt;</code> (add prefix).</p><p><strong>Examples</strong></p><p><strong>Unit Examples</strong></p><pre><code class="language-julia-repl hljs">julia&gt; p = @preport sub_ a,b
2-element Vector{Pair{String, Wireexpr}}:
 &quot;a&quot; =&gt; Wireexpr(id, &quot;sub_a&quot;, Wireexpr[], -1, -1)
 &quot;b&quot; =&gt; Wireexpr(id, &quot;sub_b&quot;, Wireexpr[], -1, -1)

julia&gt; (x -&gt;((a, b) = x; println(a, &quot; =&gt; &quot;, string(b)))).(p);
a =&gt; sub_a
b =&gt; sub_b</code></pre><p><strong>In <code>Vmodinst</code></strong></p><pre><code class="language-julia-repl hljs">julia&gt; v = Vmodinst(&quot;mod&quot;, &quot;umod&quot;, (@preport p_ a,b,c), true); vshow(v);
mod umod (
    .a(p_a),
    .b(p_b),
    .c(p_c),
    .*
);
type: Vmodinst</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L275-L307">source</a></section><section><div><pre><code class="nohighlight hljs">@preport(pnames)</code></pre><p>Add no prefix at the head of each port name in <code>pnames</code>.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L324-L328">source</a></section></article><h3 id="invports"><a class="docs-heading-anchor" href="#invports">invports</a><a id="invports-1"></a><a class="docs-heading-anchor-permalink" href="#invports" title="Permalink"></a></h3><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.invports" href="#VerilogWriter.invports"><code>VerilogWriter.invports</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">invports(ps::Ports)</code></pre><p>Return <a href="types.html#Ports">Ports</a> object whose directions are reversed from <code>ps</code>.</p><p><strong>Examples</strong></p><pre><code class="language-julia hljs">pts = @ports (
    @in 8 bus1, bus2;
    @out @reg bus3
)
ipts = invports(pts)
vshow(pts)
vshow(ipts)

# output

(
    input [7:0] bus1,
    input [7:0] bus2,
    output reg bus3
);
type: Ports
(
    output [7:0] bus1,
    output [7:0] bus2,
    input bus3
);
type: Ports</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/ac4d44ca01de892d7d4ff8086c4f5756e7aeafcc/src/core/vstructhandlers.jl#L34-L65">source</a></section></article></article><nav class="docs-footer"><a class="docs-footer-prevpage" href="qstart.html">« Quick Start</a><a class="docs-footer-nextpage" href="inference.html">Basic Automation »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 0.27.22 on <span class="colophon-date" title="Sunday 2 July 2023 12:08">Sunday 2 July 2023</span>. Using Julia version 1.7.2.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
