TimeQuest Timing Analyzer report for radioberry-10CL016
Sat Jul 07 16:11:35 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_ce0'
 14. Slow 1200mV 85C Model Setup: 'spi_sck'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 18. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 19. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 20. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 25. Slow 1200mV 85C Model Hold: 'spi_ce0'
 26. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 29. Slow 1200mV 85C Model Hold: 'spi_ce1'
 30. Slow 1200mV 85C Model Hold: 'spi_sck'
 31. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 32. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 33. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 34. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 35. Slow 1200mV 85C Model Recovery: 'spi_sck'
 36. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 37. Slow 1200mV 85C Model Removal: 'spi_sck'
 38. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'spi_ce0'
 47. Slow 1200mV 0C Model Setup: 'spi_sck'
 48. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 49. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 50. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 51. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 52. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 53. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 54. Slow 1200mV 0C Model Setup: 'spi_ce1'
 55. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 58. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 61. Slow 1200mV 0C Model Hold: 'spi_ce0'
 62. Slow 1200mV 0C Model Hold: 'spi_ce1'
 63. Slow 1200mV 0C Model Hold: 'spi_sck'
 64. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 65. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 66. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 67. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 68. Slow 1200mV 0C Model Recovery: 'spi_sck'
 69. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 70. Slow 1200mV 0C Model Removal: 'spi_sck'
 71. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'spi_sck'
 79. Fast 1200mV 0C Model Setup: 'spi_ce0'
 80. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 82. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 83. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 84. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 85. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 86. Fast 1200mV 0C Model Setup: 'spi_ce1'
 87. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 90. Fast 1200mV 0C Model Hold: 'spi_ce0'
 91. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 93. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 94. Fast 1200mV 0C Model Hold: 'spi_sck'
 95. Fast 1200mV 0C Model Hold: 'spi_ce1'
 96. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 97. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 98. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 99. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
100. Fast 1200mV 0C Model Recovery: 'spi_sck'
101. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
102. Fast 1200mV 0C Model Removal: 'spi_sck'
103. Fast 1200mV 0C Model Removal: 'clk_10mhz'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry-10CL016                                  ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  29.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Sat Jul 07 16:11:22 2018 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 40.99 MHz  ; 40.99 MHz       ; spi_sck                                                     ;                                                   ;
; 99.28 MHz  ; 99.28 MHz       ; ad9866_clk                                                  ;                                                   ;
; 104.9 MHz  ; 104.9 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 106.71 MHz ; 106.71 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 151.15 MHz ; 151.15 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 165.76 MHz ; 165.76 MHz      ; clk_10mhz                                                   ;                                                   ;
; 223.21 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
; 271.0 MHz  ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; 0.077     ; 0.000         ;
; spi_sck                                                     ; 0.200     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.650     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.706     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.692     ; 0.000         ;
; ad9866_clk                                                  ; 2.947     ; 0.000         ;
; virt_ad9866_txclk                                           ; 3.664     ; 0.000         ;
; clk_10mhz                                                   ; 93.967    ; 0.000         ;
; spi_ce1                                                     ; 2495.520  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.400  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33323.962 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.309  ; 0.000         ;
; spi_ce0                                                     ; 0.447  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; spi_ce1                                                     ; 0.477  ; 0.000         ;
; spi_sck                                                     ; 0.486  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.752  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.058  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.394  ; 0.000         ;
; virt_ad9866_txclk                                           ; 13.364 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 1.007  ; 0.000             ;
; clk_10mhz ; 96.517 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 1.863 ; 0.000             ;
; clk_10mhz ; 2.708 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.508     ; 0.000         ;
; ad9866_clk                                                  ; 5.778     ; 0.000         ;
; spi_sck                                                     ; 31.564    ; 0.000         ;
; clk_10mhz                                                   ; 49.555    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.339  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.345  ; 0.000         ;
; spi_ce0                                                     ; 1249.526  ; 0.000         ;
; spi_ce1                                                     ; 1249.544  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.373  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.873 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.077    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.002     ; 1.959      ;
; 0.078    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.002     ; 1.958      ;
; 0.115    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.002     ; 1.921      ;
; 0.125    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.002     ; 1.911      ;
; 0.157    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.036      ; 1.917      ;
; 0.179    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.117      ; 1.976      ;
; 0.234    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.140      ; 1.944      ;
; 0.267    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.183      ; 1.954      ;
; 0.294    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.172      ; 1.916      ;
; 0.365    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.322      ; 1.995      ;
; 0.396    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.215      ; 1.857      ;
; 0.408    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.322      ; 1.952      ;
; 0.442    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.322      ; 1.918      ;
; 0.443    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.322      ; 1.917      ;
; 0.452    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.036      ; 1.622      ;
; 0.460    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.072      ; 1.650      ;
; 0.539    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.422      ; 1.921      ;
; 0.544    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.458      ; 1.952      ;
; 0.546    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.113      ; 1.605      ;
; 0.546    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.072      ; 1.564      ;
; 0.551    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.172      ; 1.659      ;
; 0.579    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.422      ; 1.881      ;
; 0.583    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.172      ; 1.627      ;
; 0.605    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.548      ;
; 0.611    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.175      ; 1.602      ;
; 0.636    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.517      ;
; 0.649    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.175      ; 1.564      ;
; 0.654    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.215      ; 1.599      ;
; 0.785    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.041      ; 1.294      ;
; 0.828    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.041      ; 1.251      ;
; 0.904    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.249      ;
; 0.941    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.115      ; 1.212      ;
; 2496.310 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.258     ; 3.500      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.489 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.280     ; 3.299      ;
; 2496.504 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.258     ; 3.306      ;
; 2496.533 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.258     ; 3.277      ;
; 2496.617 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.025      ; 3.476      ;
; 2496.634 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.114      ; 3.501      ;
; 2496.635 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.114      ; 3.500      ;
; 2496.637 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.114      ; 3.498      ;
; 2496.659 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.114      ; 3.476      ;
; 2496.660 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.114      ; 3.475      ;
; 2496.662 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.114      ; 3.473      ;
; 2496.705 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.189      ;
; 2496.706 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.188      ;
; 2496.707 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.187      ;
; 2496.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.170      ;
; 2496.786 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.025      ; 3.307      ;
; 2496.805 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.025      ; 3.288      ;
; 2496.886 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.124      ;
; 2496.946 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.269     ; 2.853      ;
; 2496.995 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.280     ; 2.793      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 6.082      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.300 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.248      ; 4.939      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.302 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.981      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.348 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.291      ; 5.934      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.373 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.295      ; 5.913      ;
; 0.375 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 3.587      ; 5.203      ;
; 0.383 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.596      ; 5.204      ;
; 0.383 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.596      ; 5.204      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.292      ; 5.897      ;
; 0.419 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.563      ; 5.135      ;
; 0.419 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.563      ; 5.135      ;
; 0.419 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.563      ; 5.135      ;
; 0.419 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.563      ; 5.135      ;
; 0.463 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.284      ; 4.812      ;
; 0.463 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.284      ; 4.812      ;
; 0.463 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.284      ; 4.812      ;
; 0.463 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.284      ; 4.812      ;
; 0.463 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.284      ; 4.812      ;
; 0.463 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.284      ; 4.812      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.650 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.546     ; 2.546      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.547     ; 2.515      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.556      ;
; 0.727 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.475      ;
; 0.747 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.454      ;
; 0.759 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.443      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.441      ;
; 0.762 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.439      ;
; 0.768 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.433      ;
; 0.771 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.469      ;
; 0.789 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.413      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.549     ; 2.399      ;
; 0.803 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.398      ;
; 0.810 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.430      ;
; 0.812 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.389      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.385      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.421      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.414      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.476     ; 2.437      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.370      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.366      ;
; 0.839 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.351     ; 2.801      ;
; 0.840 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.400      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.397      ;
; 0.844 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.396      ;
; 0.845 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.476     ; 2.421      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.455     ; 2.441      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.458     ; 2.435      ;
; 0.851 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.389      ;
; 0.853 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.349      ;
; 0.860 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.380      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.334      ;
; 0.871 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.476     ; 2.395      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.326      ;
; 0.881 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.476     ; 2.385      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.541     ; 2.317      ;
; 0.885 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.476     ; 2.381      ;
; 0.887 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.455     ; 2.400      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.339      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.455     ; 2.391      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.486     ; 2.360      ;
; 0.899 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.331      ;
; 0.949 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.458     ; 2.335      ;
; 0.974 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.256      ;
; 1.004 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.236      ;
; 1.022 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.180      ;
; 1.024 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.458     ; 2.260      ;
; 1.043 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.351     ; 2.597      ;
; 1.044 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.540     ; 2.158      ;
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.171      ;
; 1.066 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.458     ; 2.218      ;
; 1.085 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.142      ;
; 1.087 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.153      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.109      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.138      ;
; 1.099 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.100      ;
; 1.103 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.456     ; 2.183      ;
; 1.104 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.126      ;
; 1.119 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.111      ;
; 1.124 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.458     ; 2.160      ;
; 1.127 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.100      ;
; 1.130 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.069      ;
; 1.132 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.095      ;
; 1.133 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.097      ;
; 1.134 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.093      ;
; 1.142 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.085      ;
; 1.150 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.049      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.073      ;
; 1.157 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.070      ;
; 1.157 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.042      ;
; 1.161 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.066      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.455     ; 2.125      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.455     ; 2.125      ;
; 1.168 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.486     ; 2.088      ;
; 1.171 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.056      ;
; 1.172 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.058      ;
; 1.174 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.486     ; 2.082      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.534     ; 2.032      ;
; 1.179 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.486     ; 2.077      ;
; 1.180 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.792     ; 1.770      ;
; 1.182 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.017      ;
; 1.183 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.044      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.043      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.013      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.456     ; 2.100      ;
; 1.188 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.456     ; 2.098      ;
; 1.193 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.515     ; 2.034      ;
; 1.195 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.489     ; 2.058      ;
; 1.198 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.543     ; 2.001      ;
; 1.200 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.536     ; 2.006      ;
; 1.200 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.489     ; 2.053      ;
; 1.201 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.029      ;
; 1.221 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.009      ;
; 1.233 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.547     ; 1.962      ;
; 1.234 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.486     ; 2.022      ;
; 1.235 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.489     ; 2.018      ;
; 1.246 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.489     ; 2.007      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.489     ; 2.003      ;
; 1.254 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.456     ; 2.032      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.456     ; 2.020      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.706 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.923     ; 2.362      ;
; 0.832 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.125     ; 1.785      ;
; 0.836 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.143     ; 1.763      ;
; 0.837 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.143     ; 1.762      ;
; 0.838 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.064     ; 1.840      ;
; 0.839 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.924     ; 2.228      ;
; 0.844 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.836      ;
; 0.848 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.800      ;
; 0.858 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.792      ;
; 0.873 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.777      ;
; 0.879 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.125     ; 1.738      ;
; 0.887 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.123     ; 1.732      ;
; 0.893 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.123     ; 1.726      ;
; 0.893 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.757      ;
; 0.893 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.757      ;
; 0.901 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.747      ;
; 0.907 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.741      ;
; 0.908 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.064     ; 1.770      ;
; 0.908 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.742      ;
; 0.920 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.728      ;
; 0.925 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.723      ;
; 0.938 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.710      ;
; 0.956 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.726      ;
; 0.999 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.636     ; 2.356      ;
; 1.001 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.681      ;
; 1.026 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.924     ; 2.041      ;
; 1.082 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.817     ; 1.843      ;
; 1.098 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.924     ; 1.969      ;
; 1.100 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.924     ; 1.967      ;
; 1.128 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.891     ; 1.972      ;
; 1.132 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.791      ;
; 1.160 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.490      ;
; 1.163 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.487      ;
; 1.166 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.757      ;
; 1.174 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.474      ;
; 1.175 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.746      ;
; 1.176 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.092     ; 1.474      ;
; 1.176 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.747      ;
; 1.178 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.898     ; 1.915      ;
; 1.183 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.740      ;
; 1.191 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.730      ;
; 1.191 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.892     ; 1.908      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.726      ;
; 1.197 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.726      ;
; 1.212 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.976     ; 1.803      ;
; 1.215 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.465      ;
; 1.215 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.094     ; 1.433      ;
; 1.227 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.066     ; 1.449      ;
; 1.242 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.440      ;
; 1.247 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.435      ;
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.433      ;
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.955      ;
; 1.253 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.429      ;
; 1.261 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.066     ; 1.415      ;
; 1.263 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.893     ; 1.835      ;
; 1.266 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.145     ; 1.331      ;
; 1.269 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.935      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.064     ; 1.408      ;
; 1.276 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.066     ; 1.400      ;
; 1.281 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.060     ; 1.401      ;
; 1.282 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.398      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.385      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.068     ; 1.362      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.343      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.867      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.068     ; 1.331      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.861      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.649     ; 1.996      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.327      ;
; 1.376 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.828      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.825      ;
; 1.406 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.652     ; 1.933      ;
; 1.411 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.648     ; 1.932      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.894     ; 1.679      ;
; 1.436 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.485      ;
; 1.438 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.638     ; 1.915      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.478      ;
; 1.461 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.895     ; 1.635      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.892     ; 1.629      ;
; 1.471 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.450      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.145     ; 1.115      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.895     ; 1.614      ;
; 1.484 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.439      ;
; 1.505 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.892     ; 1.594      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.414      ;
; 1.520 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.922     ; 1.549      ;
; 1.525 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.679      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.669      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.922     ; 1.526      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.794     ; 1.654      ;
; 1.547 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.133      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.068     ; 1.120      ;
; 1.556 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.971     ; 1.464      ;
; 1.558 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.122      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.787     ; 1.637      ;
; 1.568 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.785     ; 1.638      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.892     ; 1.523      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.089      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.646     ; 1.740      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.062     ; 1.068      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.692 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.687      ; 7.268      ;
; 1.748 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.915      ; 7.637      ;
; 1.837 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.897      ; 7.177      ;
; 1.981 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.912      ; 7.401      ;
; 1.990 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.910      ; 7.386      ;
; 2.039 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.915      ; 7.345      ;
; 2.055 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.895      ; 7.298      ;
; 2.222 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.896      ; 7.130      ;
; 2.223 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.914      ; 7.160      ;
; 2.327 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.897      ; 7.027      ;
; 2.398 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.659      ; 6.711      ;
; 2.551 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.895      ; 6.801      ;
; 2.613 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.893      ; 6.736      ;
; 6.373 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.687      ; 7.587      ;
; 6.572 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.915      ; 7.813      ;
; 6.663 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.912      ; 7.719      ;
; 6.672 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.910      ; 7.704      ;
; 6.721 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.915      ; 7.663      ;
; 6.893 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.916      ; 7.140      ;
; 6.916 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.914      ; 7.467      ;
; 6.966 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.914      ; 7.406      ;
; 7.238 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.916      ; 7.135      ;
; 7.278 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.915      ; 7.093      ;
; 7.282 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.659      ; 6.827      ;
; 7.827 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.912      ; 6.541      ;
; 7.928 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.914      ; 6.443      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.947 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 9.227      ;
; 2.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 9.195      ;
; 2.983 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.436      ; 3.474      ;
; 3.068 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.370      ; 3.323      ;
; 3.093 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 9.081      ;
; 3.097 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.434      ; 3.868      ;
; 3.125 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 9.049      ;
; 3.197 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.370      ; 3.194      ;
; 3.228 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.416      ;
; 3.239 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.935      ;
; 3.265 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.933      ;
; 3.271 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.903      ;
; 3.288 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.788      ; 3.521      ;
; 3.349 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.010      ; 3.682      ;
; 3.371 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.570      ; 3.220      ;
; 3.374 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.270      ;
; 3.383 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.815      ;
; 3.385 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.789      ;
; 3.404 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.240      ;
; 3.411 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.787      ;
; 3.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.757      ;
; 3.422 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.222      ;
; 3.432 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.434      ; 3.533      ;
; 3.506 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.241      ; 3.756      ;
; 3.520 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.124      ;
; 3.521 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.241      ; 3.741      ;
; 3.527 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.277      ; 2.771      ;
; 3.527 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.277      ; 2.771      ;
; 3.529 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.669      ;
; 3.530 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.010      ; 3.501      ;
; 3.531 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.643      ;
; 3.533 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.186      ; 10.694     ;
; 3.550 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.094      ;
; 3.557 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.641      ;
; 3.563 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.611      ;
; 3.568 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.076      ;
; 3.598 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 9.046      ;
; 3.603 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.793      ;
; 3.625 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.278      ; 2.674      ;
; 3.627 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.467      ; 3.371      ;
; 3.653 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.743      ;
; 3.653 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.494      ; 2.862      ;
; 3.663 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.278      ; 2.636      ;
; 3.666 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.978      ;
; 3.675 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.523      ;
; 3.677 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.497      ;
; 3.684 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.490      ;
; 3.685 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.711      ;
; 3.696 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.948      ;
; 3.703 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.495      ;
; 3.709 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.465      ;
; 3.714 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.930      ;
; 3.734 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.549     ; 8.758      ;
; 3.744 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.900      ;
; 3.747 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.186      ; 10.480     ;
; 3.748 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.430     ; 8.863      ;
; 3.749 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.647      ;
; 3.754 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.119      ; 10.406     ;
; 3.756 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.277      ; 2.542      ;
; 3.757 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.241      ; 3.505      ;
; 3.779 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.617      ;
; 3.784 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.241      ; 3.478      ;
; 3.798 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.430     ; 8.813      ;
; 3.799 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.597      ;
; 3.810 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.186      ; 10.417     ;
; 3.812 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[15]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.832      ;
; 3.821 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.377      ;
; 3.824 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.866     ; 8.351      ;
; 3.830 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.344      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.565      ;
; 3.842 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.119      ; 10.318     ;
; 3.842 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[16]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.802      ;
; 3.849 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.349      ;
; 3.856 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[10]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.866     ; 8.319      ;
; 3.860 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.784      ;
; 3.860 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.314      ;
; 3.860 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.730      ; 9.911      ;
; 3.880 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.549     ; 8.612      ;
; 3.890 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.754      ;
; 3.894 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.430     ; 8.717      ;
; 3.895 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.501      ;
; 3.909 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.436      ; 2.548      ;
; 3.910 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.549     ; 8.582      ;
; 3.912 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.119      ; 10.248     ;
; 3.913 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.186      ; 10.314     ;
; 3.925 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.471      ;
; 3.929 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.394     ; 8.718      ;
; 3.940 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[7]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.234      ;
; 3.943 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[7]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.231      ;
; 3.944 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.430     ; 8.667      ;
; 3.945 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.451      ;
; 3.953 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.430     ; 8.658      ;
; 3.954 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.436      ; 2.503      ;
; 3.958 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[13]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.397     ; 8.686      ;
; 3.963 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.394     ; 8.684      ;
; 3.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.091      ; 10.167     ;
; 3.967 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.843     ; 8.231      ;
; 3.970 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[9]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.866     ; 8.205      ;
; 3.976 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.867     ; 8.198      ;
; 3.977 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.645     ; 8.419      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                                                ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 3.664 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.696     ; 9.220      ;
; 4.554 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.614     ; 8.412      ;
; 4.627 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.614     ; 8.339      ;
; 5.294 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.653     ; 7.633      ;
; 6.346 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.173     ; 6.061      ;
; 6.713 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.076     ; 5.791      ;
; 6.982 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.076     ; 5.522      ;
; 7.177 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.614     ; 5.789      ;
; 8.064 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.198     ; 4.318      ;
; 8.066 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.198     ; 4.316      ;
; 8.094 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.164     ; 4.322      ;
; 8.101 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.164     ; 4.315      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 93.967 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.859      ;
; 93.967 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.859      ;
; 93.967 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.859      ;
; 93.967 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.859      ;
; 93.967 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.859      ;
; 93.967 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.859      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 93.992 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.824      ;
; 94.095 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.731      ;
; 94.095 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.731      ;
; 94.095 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.731      ;
; 94.095 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.731      ;
; 94.095 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.731      ;
; 94.095 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.731      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.120 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.185     ; 5.696      ;
; 94.228 ; counter[1]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 5.817      ;
; 94.310 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.612      ;
; 94.310 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.612      ;
; 94.323 ; counter[0]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 5.722      ;
; 94.370 ; counter[3]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 5.675      ;
; 94.422 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.178     ; 5.401      ;
; 94.432 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.489      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.443 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.479      ;
; 94.461 ; counter[2]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 5.584      ;
; 94.476 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.445      ;
; 94.476 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.445      ;
; 94.476 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.445      ;
; 94.476 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.445      ;
; 94.476 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.445      ;
; 94.476 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.445      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.484 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 5.410      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.425      ;
; 94.500 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.257     ; 5.244      ;
; 94.500 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.257     ; 5.244      ;
; 94.500 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.257     ; 5.244      ;
; 94.500 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.257     ; 5.244      ;
; 94.500 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.257     ; 5.244      ;
; 94.500 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.257     ; 5.244      ;
; 94.516 ; counter[5]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 5.529      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.525 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.267     ; 5.209      ;
; 94.550 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.178     ; 5.273      ;
; 94.565 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.356      ;
; 94.565 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.356      ;
; 94.565 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.356      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 4.408      ;
; 2495.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.414      ; 4.835      ;
; 2495.779 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.414      ; 4.656      ;
; 2496.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.204     ; 3.827      ;
; 2496.061 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 3.867      ;
; 2496.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.207     ; 3.798      ;
; 2496.109 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 3.819      ;
; 2496.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.342      ; 4.132      ;
; 2496.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.342      ; 4.132      ;
; 2496.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.054     ; 3.705      ;
; 2496.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.054     ; 3.705      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.147     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.353 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.179     ; 3.489      ;
; 2496.356 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.245     ; 3.467      ;
; 2496.359 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.204     ; 3.505      ;
; 2496.385 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.207     ; 3.476      ;
; 2496.410 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.342      ; 3.953      ;
; 2496.410 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.342      ; 3.953      ;
; 2496.437 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.536      ;
; 2496.439 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.534      ;
; 2496.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.204     ; 3.383      ;
; 2496.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.424      ; 3.963      ;
; 2496.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.424      ; 3.961      ;
; 2496.494 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.207     ; 3.367      ;
; 2496.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 3.428      ;
; 2496.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.179     ; 3.242      ;
; 2496.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.652     ; 2.766      ;
; 2496.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.245     ; 3.194      ;
; 2496.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.424      ; 3.784      ;
; 2496.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.424      ; 3.782      ;
; 2496.678 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.245     ; 3.145      ;
; 2496.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.656     ; 2.589      ;
; 2496.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.054     ; 3.164      ;
; 2496.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.054     ; 3.164      ;
; 2496.818 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.214     ; 3.036      ;
; 2496.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.245     ; 2.984      ;
; 2496.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.054     ; 3.116      ;
; 2496.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.054     ; 3.116      ;
; 2496.898 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.245     ; 2.925      ;
; 2496.932 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 2.982      ;
; 2496.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.207     ; 2.924      ;
; 2496.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.038      ;
; 2496.978 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 2.995      ;
; 2496.980 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 2.993      ;
; 2496.987 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.204     ; 2.877      ;
; 2497.026 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 2.947      ;
; 2497.028 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 2.945      ;
; 2497.053 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.204     ; 2.811      ;
; 2497.100 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.140     ; 2.781      ;
; 2497.100 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.140     ; 2.781      ;
; 2497.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.829     ; 2.059      ;
; 2497.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.214     ; 2.718      ;
; 2497.140 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.214     ; 2.714      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2599.400 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 4.536      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2600.044 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.232     ; 3.891      ;
; 2602.101 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 1.835      ;
; 2602.151 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 1.785      ;
; 2602.458 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.231     ; 1.478      ;
; 5202.380 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.874      ;
; 5202.380 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.874      ;
; 5202.380 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.874      ;
; 5202.380 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.874      ;
; 5202.381 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.873      ;
; 5202.381 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.873      ;
; 5202.381 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.873      ;
; 5202.381 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.873      ;
; 5202.381 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.873      ;
; 5202.381 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.873      ;
; 5202.408 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.845      ;
; 5202.408 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.845      ;
; 5202.408 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.845      ;
; 5202.408 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.845      ;
; 5202.409 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.844      ;
; 5202.409 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.844      ;
; 5202.409 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.844      ;
; 5202.409 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.844      ;
; 5202.409 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.844      ;
; 5202.409 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.844      ;
; 5202.758 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.495      ;
; 5202.758 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.495      ;
; 5202.758 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.495      ;
; 5202.758 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.495      ;
; 5202.759 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.494      ;
; 5202.759 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.494      ;
; 5202.759 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.494      ;
; 5202.759 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.494      ;
; 5202.759 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.494      ;
; 5202.759 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.494      ;
; 5202.884 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.370      ;
; 5202.884 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.370      ;
; 5202.884 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.370      ;
; 5202.884 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.370      ;
; 5202.885 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.369      ;
; 5202.885 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.369      ;
; 5202.885 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.369      ;
; 5202.885 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.369      ;
; 5202.885 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.369      ;
; 5202.885 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.369      ;
; 5202.892 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 5.347      ;
; 5202.957 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.296      ;
; 5202.957 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.296      ;
; 5202.957 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.296      ;
; 5202.957 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.296      ;
; 5202.958 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.295      ;
; 5202.958 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.295      ;
; 5202.958 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.295      ;
; 5202.958 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.295      ;
; 5202.958 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.295      ;
; 5202.958 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.295      ;
; 5202.990 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.263      ;
; 5202.990 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.263      ;
; 5202.990 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.263      ;
; 5202.990 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.263      ;
; 5202.991 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.262      ;
; 5202.991 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.262      ;
; 5202.991 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.262      ;
; 5202.991 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.262      ;
; 5202.991 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.262      ;
; 5202.991 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.262      ;
; 5203.126 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.094     ; 5.114      ;
; 5203.133 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.094     ; 5.107      ;
; 5203.158 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 5.081      ;
; 5203.161 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 5.078      ;
; 5203.161 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 5.078      ;
; 5203.163 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 5.076      ;
; 5203.239 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 5.000      ;
; 5203.348 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 4.891      ;
; 5203.351 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 4.888      ;
; 5203.379 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.095     ; 4.860      ;
; 5203.398 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.856      ;
; 5203.398 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.856      ;
; 5203.398 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.856      ;
; 5203.398 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.856      ;
; 5203.399 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.855      ;
; 5203.399 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.855      ;
; 5203.399 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.855      ;
; 5203.399 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.855      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33323.962 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.294      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.160 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 9.096      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.349 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.906      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.523 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.732      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.547 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.708      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.556 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.557 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.699      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.577 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.679      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.599 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.657      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.876 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.380      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.890 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.365      ;
; 33324.893 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 8.363      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.309 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.307      ; 0.828      ;
; 0.442 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.365      ; 1.019      ;
; 0.477 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.455      ; 1.189      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.484 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.307      ; 1.003      ;
; 0.490 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.758      ;
; 0.494 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.816      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.460      ; 1.218      ;
; 0.508 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                            ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.307      ; 1.027      ;
; 0.509 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][1]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.776      ;
; 0.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.776      ;
; 0.512 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.834      ;
; 0.512 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.780      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[2]                                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[2]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.786      ;
; 0.521 ; receiver:receiver_rx_inst|cordic:cordic_inst|X[9][18]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|X[10][18]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.250      ; 0.983      ;
; 0.522 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.264      ; 0.998      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[4]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.402      ; 1.180      ;
; 0.524 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[1]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.447 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 0.786      ;
; 0.463 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 0.802      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.820      ;
; 0.510 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.778      ;
; 0.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.817      ;
; 0.554 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.822      ;
; 0.572 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.842      ;
; 0.573 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.843      ;
; 0.593 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 0.932      ;
; 0.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.205      ; 1.013      ;
; 0.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.203      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.213      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.217      ;
; 0.645 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.917      ;
; 0.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.173      ; 1.033      ;
; 0.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.920      ;
; 0.661 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.237      ;
; 0.670 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 1.009      ;
; 0.678 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 1.038      ;
; 0.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 1.013      ;
; 0.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 1.022      ;
; 0.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 1.027      ;
; 0.706 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.974      ;
; 0.707 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.975      ;
; 0.718 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.119     ; 0.811      ;
; 0.722 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.942      ;
; 0.725 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.301      ;
; 0.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.999      ;
; 0.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.999      ;
; 0.737 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 1.076      ;
; 0.737 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 1.076      ;
; 0.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.249      ; 1.242      ;
; 0.745 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 1.084      ;
; 0.764 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 1.036      ;
; 0.789 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 1.128      ;
; 0.794 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 1.014      ;
; 0.798 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 1.018      ;
; 0.803 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.072      ;
; 0.805 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.075      ;
; 0.807 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.076      ;
; 0.808 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.078      ;
; 0.811 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.080      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.082      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 1.033      ;
; 0.816 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.086      ;
; 0.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.085      ;
; 0.825 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.094      ;
; 0.827 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.096      ;
; 0.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.097      ;
; 0.830 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.321      ; 1.363      ;
; 0.831 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.101      ;
; 0.833 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.103      ;
; 0.835 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.104      ;
; 0.853 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 1.073      ;
; 0.864 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 1.203      ;
; 0.872 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.096      ;
; 0.889 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.114     ; 0.987      ;
; 0.899 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.578      ;
; 0.909 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.119     ; 1.002      ;
; 0.920 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.599      ;
; 0.928 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.198      ;
; 0.931 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.201      ;
; 0.940 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.087      ; 1.239      ;
; 0.946 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.114     ; 1.044      ;
; 0.947 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.119     ; 1.040      ;
; 0.948 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 1.271      ;
; 0.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.380      ; 1.586      ;
; 0.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.387      ; 1.593      ;
; 0.954 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.633      ;
; 0.960 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 1.320      ;
; 0.960 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.639      ;
; 0.963 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.233      ;
; 0.969 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.380      ; 1.603      ;
; 0.974 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.173      ; 1.359      ;
; 0.982 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.119     ; 1.075      ;
; 0.993 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.380      ; 1.627      ;
; 0.996 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.089      ; 1.297      ;
; 0.998 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.249      ; 1.501      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.494 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.552 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
; 0.578 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.296      ;
; 0.654 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.946      ;
; 0.744 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.756 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.474      ;
; 0.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.474      ;
; 0.758 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.760 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.763 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.771 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.777 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.069      ;
; 0.789 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.507      ;
; 0.800 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.518      ;
; 0.815 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.533      ;
; 0.816 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.108      ;
; 0.820 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.112      ;
; 0.821 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.822 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.114      ;
; 0.981 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.699      ;
; 1.006 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.724      ;
; 1.039 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.757      ;
; 1.098 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.390      ;
; 1.099 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.106 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.106 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.107 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.111 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.115 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.407      ;
; 1.117 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.636 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.655 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.947      ;
; 0.658 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.754 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.045      ;
; 0.754 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.045      ;
; 0.755 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.046      ;
; 0.755 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.046      ;
; 0.756 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.047      ;
; 0.764 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.776 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.069      ;
; 0.782 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.074      ;
; 0.785 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.077      ;
; 0.798 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.089      ;
; 0.807 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.099      ;
; 0.868 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.160      ;
; 0.952 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.244      ;
; 0.954 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.246      ;
; 0.961 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.252      ;
; 1.108 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.399      ;
; 1.108 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.400      ;
; 1.116 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.407      ;
; 1.117 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.409      ;
; 1.120 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.125 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.416      ;
; 1.126 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.417      ;
; 1.127 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.135 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.426      ;
; 1.136 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.145 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.436      ;
; 1.198 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.490      ;
; 1.239 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.530      ;
; 1.239 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.530      ;
; 1.240 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.531      ;
; 1.248 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.539      ;
; 1.249 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.540      ;
; 1.251 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.542      ;
; 1.256 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.547      ;
; 1.256 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.258 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.549      ;
; 1.265 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.556      ;
; 1.266 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.557      ;
; 1.267 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.557      ;
; 1.267 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.276 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.566      ;
; 1.276 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.566      ;
; 1.276 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.285 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.576      ;
; 1.316 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.607      ;
; 1.331 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.622      ;
; 1.379 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.670      ;
; 1.380 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.671      ;
; 1.380 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.670      ;
; 1.388 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.679      ;
; 1.389 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.679      ;
; 1.389 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.680      ;
; 1.390 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.680      ;
; 1.397 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.688      ;
; 1.397 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.687      ;
; 1.397 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.688      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.793      ;
; 0.511 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.802      ;
; 0.686 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.977      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.983      ;
; 0.736 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.027      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.793 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.085      ;
; 0.812 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.104      ;
; 0.815 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.106      ;
; 0.825 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.116      ;
; 0.828 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.057      ; 1.097      ;
; 0.829 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.120      ;
; 0.830 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.121      ;
; 0.900 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.191      ;
; 0.949 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 1.247      ;
; 1.033 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.324      ;
; 1.040 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.057      ; 1.309      ;
; 1.059 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.175      ; 1.446      ;
; 1.068 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.175      ; 1.455      ;
; 1.091 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.382      ;
; 1.091 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.390      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.778      ;
; 0.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.918      ;
; 0.700 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.968      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.013      ;
; 0.791 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.059      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.137      ; 1.191      ;
; 1.002 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.268      ;
; 1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.278      ;
; 1.089 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.355      ;
; 1.112 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.098      ; 1.464      ;
; 1.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.322     ; 1.013      ;
; 1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.396      ;
; 1.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.031      ;
; 1.175 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.045      ;
; 1.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.053      ;
; 1.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.083      ; 1.526      ;
; 1.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.079      ;
; 1.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.096      ;
; 1.245 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.092      ; 1.549      ;
; 1.256 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.083      ; 1.593      ;
; 1.289 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.555      ;
; 1.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.556      ;
; 1.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.095      ;
; 1.312 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.006     ; 1.560      ;
; 1.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.219      ; 1.799      ;
; 1.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.219      ; 1.802      ;
; 1.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 1.610      ;
; 1.353 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.039     ; 1.568      ;
; 1.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.039     ; 1.581      ;
; 1.380 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 1.638      ;
; 1.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.001      ; 1.636      ;
; 1.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.138      ; 1.775      ;
; 1.395 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.138      ; 1.787      ;
; 1.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.293      ;
; 1.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.499      ; 2.183      ;
; 1.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.216      ; 1.866      ;
; 1.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.239      ;
; 1.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.086      ; 1.793      ;
; 1.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.219      ; 1.928      ;
; 1.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.216      ; 1.885      ;
; 1.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 1.726      ;
; 1.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.796      ;
; 1.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.366      ;
; 1.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.302      ;
; 1.507 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 1.804      ;
; 1.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.138      ; 1.907      ;
; 1.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.137      ; 1.914      ;
; 1.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 1.832      ;
; 1.569 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.370      ;
; 1.574 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.003      ; 1.831      ;
; 1.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.902      ;
; 1.601 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.322     ; 1.491      ;
; 1.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.871      ;
; 1.624 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.520     ; 1.316      ;
; 1.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.006     ; 1.899      ;
; 1.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.455      ;
; 1.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.219      ; 2.136      ;
; 1.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.930      ;
; 1.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.001      ; 1.919      ;
; 1.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.675      ; 2.597      ;
; 1.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.957      ;
; 1.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.179      ; 2.131      ;
; 1.716 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.594      ; 2.564      ;
; 1.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.990      ;
; 1.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.342     ; 1.594      ;
; 1.732 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.998      ;
; 1.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.138      ; 2.126      ;
; 1.740 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.083      ; 2.077      ;
; 1.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.175      ; 2.145      ;
; 1.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.138      ; 2.192      ;
; 1.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.532      ; 2.596      ;
; 1.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 2.119      ;
; 1.825 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.219      ; 2.298      ;
; 1.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.646      ;
; 1.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.216      ; 2.277      ;
; 1.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.216      ; 2.278      ;
; 1.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 2.124      ;
; 1.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.093      ; 2.164      ;
; 1.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.662      ;
; 1.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.093      ; 2.171      ;
; 1.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 2.163      ;
; 1.879 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 2.179      ;
; 1.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.502     ; 1.592      ;
; 1.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 2.225      ;
; 1.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.752      ;
; 1.965 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 2.231      ;
; 1.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 2.314      ;
; 1.986 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.219      ; 2.459      ;
; 2.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.138      ; 2.397      ;
; 2.022 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.414     ; 1.820      ;
; 2.058 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 2.859      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.802      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.803      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.803      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.803      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.820      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.777      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.797      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.795      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.801      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.800      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.801      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.802      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.819      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.820      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.822      ;
; 0.569 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.448      ; 1.229      ;
; 0.571 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.802      ;
; 0.571 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.802      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.803      ;
; 0.573 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.019      ; 0.804      ;
; 0.607 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.448      ; 1.267      ;
; 0.659 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.127      ; 0.998      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.933      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.937      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.938      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.937      ;
; 0.675 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 1.003      ;
; 0.684 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 1.000      ;
; 0.691 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 0.000        ; -0.083     ; 0.820      ;
; 0.695 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.090      ; 0.997      ;
; 0.700 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 1.016      ;
; 0.703 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 1.016      ;
; 0.709 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.976      ;
; 0.712 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.982      ;
; 0.715 ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.981      ;
; 0.720 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.728      ; 4.690      ;
; 0.720 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.728      ; 4.690      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.752 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.101      ; 6.114      ;
; 0.848 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.100      ; 6.209      ;
; 1.212 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.102      ; 6.575      ;
; 1.346 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.103      ; 6.710      ;
; 1.395 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.874      ; 6.530      ;
; 1.431 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.103      ; 6.795      ;
; 1.482 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.140      ; 6.883      ;
; 1.634 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.102      ; 6.997      ;
; 1.722 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.141      ; 7.124      ;
; 1.736 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.138      ; 7.135      ;
; 1.757 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.136      ; 7.154      ;
; 1.916 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.141      ; 7.318      ;
; 1.931 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.903      ; 7.095      ;
; 6.011 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.119      ; 6.411      ;
; 6.069 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.120      ; 6.470      ;
; 6.216 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.121      ; 6.618      ;
; 6.217 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.140      ; 6.638      ;
; 6.274 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.874      ; 6.429      ;
; 6.274 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.122      ; 6.677      ;
; 6.350 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.122      ; 6.753      ;
; 6.390 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.141      ; 6.812      ;
; 6.404 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.138      ; 6.823      ;
; 6.424 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.136      ; 6.841      ;
; 6.464 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.121      ; 6.866      ;
; 6.532 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.141      ; 6.954      ;
; 6.599 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.903      ; 6.783      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.058 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.307     ; 0.993      ;
; 1.060 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.307     ; 0.995      ;
; 1.349 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.068     ; 1.523      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 1.725      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.093     ; 1.761      ;
; 1.641 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 1.789      ;
; 1.652 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.132     ; 1.329      ;
; 1.706 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.326      ;
; 1.730 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.350      ;
; 1.748 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.368      ;
; 1.774 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 1.363      ;
; 1.847 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.333     ; 1.756      ;
; 1.890 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.510      ;
; 1.894 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.514      ;
; 1.898 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.518      ;
; 1.902 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.164     ; 1.547      ;
; 1.907 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.164     ; 1.552      ;
; 1.909 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.529      ;
; 1.911 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.531      ;
; 1.924 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.164     ; 1.569      ;
; 1.928 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.164     ; 1.573      ;
; 1.938 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.164     ; 1.583      ;
; 1.940 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 2.088      ;
; 1.941 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.561      ;
; 1.942 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 2.090      ;
; 1.959 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.579      ;
; 1.962 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.132     ; 1.639      ;
; 1.964 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.132     ; 1.641      ;
; 1.993 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.132     ; 1.670      ;
; 1.994 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.614      ;
; 2.006 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.626      ;
; 2.026 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.622      ;
; 2.029 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.625      ;
; 2.031 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 1.620      ;
; 2.032 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.652      ;
; 2.034 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.622      ;
; 2.038 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 1.627      ;
; 2.039 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.635      ;
; 2.040 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.636      ;
; 2.040 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.636      ;
; 2.051 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.219     ; 1.641      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.132     ; 1.730      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.651      ;
; 2.058 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.654      ;
; 2.059 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 1.648      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.704      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 1.826      ;
; 2.173 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.168     ; 1.814      ;
; 2.178 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 1.849      ;
; 2.180 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.168     ; 1.821      ;
; 2.199 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.168     ; 1.840      ;
; 2.204 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.848      ;
; 2.207 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.224     ; 1.792      ;
; 2.230 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 1.901      ;
; 2.234 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.850      ;
; 2.234 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.168     ; 1.875      ;
; 2.235 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.851      ;
; 2.235 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.823      ;
; 2.237 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.825      ;
; 2.239 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.168     ; 1.880      ;
; 2.240 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.859      ;
; 2.241 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.857      ;
; 2.241 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.860      ;
; 2.245 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.833      ;
; 2.246 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.069     ; 2.419      ;
; 2.246 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.834      ;
; 2.250 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.866      ;
; 2.250 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.211     ; 1.848      ;
; 2.251 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.867      ;
; 2.255 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.851      ;
; 2.257 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.901      ;
; 2.259 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.875      ;
; 2.264 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 1.935      ;
; 2.269 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.885      ;
; 2.272 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.888      ;
; 2.274 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.918      ;
; 2.275 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.919      ;
; 2.282 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.870      ;
; 2.285 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.904      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.459     ; 1.637      ;
; 2.290 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.906      ;
; 2.292 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.880      ;
; 2.293 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.909      ;
; 2.299 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.136     ; 1.972      ;
; 2.307 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.136     ; 1.980      ;
; 2.310 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.926      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.932      ;
; 2.323 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.221     ; 1.911      ;
; 2.329 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.948      ;
; 2.332 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.140     ; 2.001      ;
; 2.333 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.952      ;
; 2.336 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.955      ;
; 2.338 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 1.927      ;
; 2.377 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.190     ; 1.996      ;
; 2.384 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.180     ; 2.013      ;
; 2.387 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 2.058      ;
; 2.400 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 2.016      ;
; 2.410 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.140     ; 2.079      ;
; 2.420 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.140     ; 2.089      ;
; 2.427 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.217     ; 2.019      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.394 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.617     ; 1.019      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.617     ; 1.043      ;
; 1.435 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 1.002      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.618     ; 1.250      ;
; 1.631 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 1.198      ;
; 1.693 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.382     ; 1.553      ;
; 1.715 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.382     ; 1.575      ;
; 1.720 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.382     ; 1.580      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.380     ; 1.594      ;
; 1.741 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.645     ; 1.338      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.382     ; 1.636      ;
; 1.784 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.522     ; 1.504      ;
; 1.814 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.512     ; 1.544      ;
; 1.817 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.693     ; 1.366      ;
; 1.823 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.617     ; 1.448      ;
; 1.837 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.565      ;
; 1.849 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.645     ; 1.446      ;
; 1.849 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.645     ; 1.446      ;
; 1.874 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.602      ;
; 1.878 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.606      ;
; 1.899 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.617     ; 1.524      ;
; 1.909 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.620     ; 1.531      ;
; 1.918 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.617     ; 1.543      ;
; 1.929 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.620     ; 1.551      ;
; 1.929 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.800      ;
; 1.937 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.001      ;
; 1.957 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.021      ;
; 1.961 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.382     ; 1.821      ;
; 1.985 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.713      ;
; 1.986 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.050      ;
; 1.991 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.386     ; 1.847      ;
; 1.992 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.620     ; 1.614      ;
; 1.993 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.751     ; 1.051      ;
; 1.993 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.057      ;
; 1.995 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.723      ;
; 2.013 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.872      ;
; 2.032 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.760      ;
; 2.038 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.766      ;
; 2.052 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.350      ;
; 2.058 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.825     ; 1.042      ;
; 2.069 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.367      ;
; 2.086 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.618     ; 1.710      ;
; 2.090 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.513     ; 1.386      ;
; 2.105 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.833      ;
; 2.109 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.513     ; 1.405      ;
; 2.110 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.514     ; 1.838      ;
; 2.113 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.513     ; 1.409      ;
; 2.133 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.698     ; 1.677      ;
; 2.159 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.624     ; 1.777      ;
; 2.164 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.617     ; 1.789      ;
; 2.184 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.248      ;
; 2.197 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.616     ; 1.823      ;
; 2.198 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.262      ;
; 2.205 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.751     ; 1.263      ;
; 2.207 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.751     ; 1.265      ;
; 2.216 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.280      ;
; 2.246 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.647     ; 1.841      ;
; 2.248 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.315      ;
; 2.263 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.647     ; 1.858      ;
; 2.265 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.747     ; 1.327      ;
; 2.267 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.825     ; 1.251      ;
; 2.272 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.336      ;
; 2.278 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.345      ;
; 2.280 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.749     ; 1.340      ;
; 2.284 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.351      ;
; 2.286 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.749     ; 1.346      ;
; 2.286 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.353      ;
; 2.302 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.600      ;
; 2.305 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.372      ;
; 2.307 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.513     ; 1.603      ;
; 2.307 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.369     ; 2.180      ;
; 2.309 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.745     ; 1.373      ;
; 2.313 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.647     ; 1.908      ;
; 2.320 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.749     ; 1.380      ;
; 2.323 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.621      ;
; 2.324 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.513     ; 1.620      ;
; 2.327 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.625      ;
; 2.328 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.513     ; 1.624      ;
; 2.331 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.365      ;
; 2.352 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.650      ;
; 2.365 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.399      ;
; 2.372 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.772     ; 1.409      ;
; 2.380 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.772     ; 1.417      ;
; 2.382 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.772     ; 1.419      ;
; 2.387 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.511     ; 1.685      ;
; 2.433 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.508     ; 1.734      ;
; 2.457 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.647     ; 2.052      ;
; 2.495 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.562      ;
; 2.529 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.742     ; 1.596      ;
; 2.559 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.747     ; 1.621      ;
; 2.564 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.598      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.603      ;
; 2.577 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.611      ;
; 2.577 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.772     ; 1.614      ;
; 2.579 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.613      ;
; 2.588 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.772     ; 1.625      ;
; 2.590 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.646     ; 2.186      ;
; 2.596 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.775     ; 1.630      ;
; 2.596 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.805     ; 1.600      ;
; 2.596 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.802     ; 1.603      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 13.364 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.000     ; 4.174      ;
; 13.368 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.000     ; 4.178      ;
; 13.398 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.033     ; 4.175      ;
; 13.401 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.033     ; 4.178      ;
; 14.151 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.472     ; 5.489      ;
; 14.417 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.916     ; 5.311      ;
; 14.588 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.916     ; 5.482      ;
; 14.894 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.009     ; 5.695      ;
; 15.845 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.510     ; 7.145      ;
; 16.505 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.472     ; 7.843      ;
; 16.580 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.472     ; 7.918      ;
; 17.536 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.551     ; 8.795      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.007 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.405      ;
; 1.035 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.392      ;
; 1.035 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.392      ;
; 1.035 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.392      ;
; 1.035 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.392      ;
; 1.035 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.436      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.046 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.447      ; 3.392      ;
; 1.054 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.456      ; 3.393      ;
; 1.054 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.456      ; 3.393      ;
; 1.054 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.456      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.061 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.463      ; 3.393      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.393      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.393      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.393      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.393      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.467      ; 3.393      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.475      ; 3.401      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.490      ; 3.392      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.492      ; 3.393      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.382      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.097 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.491      ; 3.385      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
; 1.098 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.494      ; 3.387      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.517 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.388      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.521 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.391      ;
; 96.537 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 3.382      ;
; 96.537 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 3.382      ;
; 96.537 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 3.382      ;
; 96.537 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 3.382      ;
; 96.537 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 3.382      ;
; 96.537 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 3.382      ;
; 96.576 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.388      ;
; 96.576 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.388      ;
; 96.576 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.388      ;
; 96.653 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.043      ; 3.391      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.070      ; 3.175      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.166      ;
; 1.883 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.175      ;
; 1.883 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.175      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.163      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.163      ;
; 1.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.182      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.032      ; 3.176      ;
; 1.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.178      ;
; 1.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.178      ;
; 1.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.178      ;
; 1.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.178      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 3.164      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.176      ;
; 1.934 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.181      ;
; 1.934 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.181      ;
; 1.934 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 3.181      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.940 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.981      ; 3.163      ;
; 1.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 3.176      ;
; 1.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 3.176      ;
; 1.961 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 3.176      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.960      ; 3.164      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.970      ; 3.176      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 1.967 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.178      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
; 2.001 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.938      ; 3.181      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.708 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.258      ; 3.178      ;
; 2.785 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.176      ; 3.173      ;
; 2.785 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.176      ; 3.173      ;
; 2.785 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.176      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.098      ; 3.173      ;
; 2.877 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.166      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.178      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 19.014 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 44.15 MHz  ; 44.15 MHz       ; spi_sck                                                     ;                                                   ;
; 105.15 MHz ; 105.15 MHz      ; ad9866_clk                                                  ;                                                   ;
; 109.9 MHz  ; 109.9 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 111.47 MHz ; 111.47 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 155.52 MHz ; 155.52 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 173.88 MHz ; 173.88 MHz      ; clk_10mhz                                                   ;                                                   ;
; 239.87 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
; 287.19 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; -0.011    ; -0.011        ;
; spi_sck                                                     ; 0.476     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.691     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.707     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.785     ; 0.000         ;
; ad9866_clk                                                  ; 2.988     ; 0.000         ;
; virt_ad9866_txclk                                           ; 5.148     ; 0.000         ;
; clk_10mhz                                                   ; 94.249    ; 0.000         ;
; spi_ce1                                                     ; 2495.831  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.617  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33324.362 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.309  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; clk_10mhz                                                   ; 0.403  ; 0.000         ;
; spi_ce0                                                     ; 0.418  ; 0.000         ;
; spi_ce1                                                     ; 0.424  ; 0.000         ;
; spi_sck                                                     ; 0.447  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.697  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.115  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.445  ; 0.000         ;
; virt_ad9866_txclk                                           ; 12.515 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 1.339  ; 0.000            ;
; clk_10mhz ; 96.818 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.489 ; 0.000            ;
; clk_10mhz ; 2.402 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.385     ; 0.000         ;
; ad9866_clk                                                  ; 5.689     ; 0.000         ;
; spi_sck                                                     ; 31.444    ; 0.000         ;
; clk_10mhz                                                   ; 49.503    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.383  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.414  ; 0.000         ;
; spi_ce0                                                     ; 1249.449  ; 0.000         ;
; spi_ce1                                                     ; 1249.474  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.435  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.935 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.011   ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.151     ; 1.889      ;
; -0.010   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.151     ; 1.888      ;
; 0.029    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.151     ; 1.849      ;
; 0.039    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.151     ; 1.839      ;
; 0.058    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.128     ; 1.843      ;
; 0.072    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.048     ; 1.909      ;
; 0.123    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.029     ; 1.877      ;
; 0.154    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.009      ; 1.884      ;
; 0.193    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.008      ; 1.844      ;
; 0.274    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.167      ; 1.922      ;
; 0.307    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.046      ; 1.768      ;
; 0.318    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.167      ; 1.878      ;
; 0.345    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.128     ; 1.556      ;
; 0.349    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.096     ; 1.584      ;
; 0.350    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.167      ; 1.846      ;
; 0.350    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.167      ; 1.846      ;
; 0.416    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.062     ; 1.551      ;
; 0.427    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.096     ; 1.506      ;
; 0.440    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.294      ; 1.883      ;
; 0.441    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.264      ; 1.852      ;
; 0.448    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.008      ; 1.589      ;
; 0.480    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.008      ; 1.557      ;
; 0.482    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.264      ; 1.811      ;
; 0.482    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.002      ; 1.549      ;
; 0.487    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.050     ; 1.492      ;
; 0.518    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.050     ; 1.461      ;
; 0.528    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.002      ; 1.503      ;
; 0.545    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.046      ; 1.530      ;
; 0.667    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.119     ; 1.243      ;
; 0.710    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.119     ; 1.200      ;
; 0.783    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.050     ; 1.196      ;
; 0.815    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.050     ; 1.164      ;
; 2496.518 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.204     ; 3.337      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.699 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.228     ; 3.132      ;
; 2496.716 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.204     ; 3.139      ;
; 2496.736 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.204     ; 3.119      ;
; 2496.796 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.049      ; 3.312      ;
; 2496.849 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 3.271      ;
; 2496.863 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 3.257      ;
; 2496.866 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 3.254      ;
; 2496.923 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 3.197      ;
; 2496.935 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 3.185      ;
; 2496.938 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 3.182      ;
; 2496.964 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 2.948      ;
; 2496.965 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 2.947      ;
; 2496.966 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 2.946      ;
; 2496.969 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.049      ; 3.139      ;
; 2496.976 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.049      ; 3.132      ;
; 2496.981 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 2.931      ;
; 2497.082 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 2.941      ;
; 2497.138 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.217     ; 2.704      ;
; 2497.174 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.228     ; 2.657      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.476 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.524      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.514 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.484      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.544 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.008      ; 5.456      ;
; 0.564 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.439      ; 4.867      ;
; 0.564 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.439      ; 4.867      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.601 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.491      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.618 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.007      ; 5.381      ;
; 0.620 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.770      ;
; 0.620 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.770      ;
; 0.620 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.770      ;
; 0.620 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.770      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.627 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.006      ; 5.371      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
; 0.650 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.125      ; 4.467      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.691 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.646     ; 2.422      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.443      ;
; 0.721 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.649     ; 2.389      ;
; 0.757 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.365      ;
; 0.769 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.350      ;
; 0.790 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.332      ;
; 0.797 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.325      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.317      ;
; 0.803 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.316      ;
; 0.811 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.344      ;
; 0.822 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.651     ; 2.286      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.292      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.282      ;
; 0.839 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.280      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.314      ;
; 0.844 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 2.271      ;
; 0.851 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.268      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.575     ; 2.327      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.298      ;
; 0.864 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.291      ;
; 0.867 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.453     ; 2.672      ;
; 0.871 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.284      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.247      ;
; 0.877 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.575     ; 2.307      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.277      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.562     ; 2.319      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.324      ;
; 0.880 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.275      ;
; 0.885 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 2.232      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.265      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.263      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.230      ;
; 0.905 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.579     ; 2.275      ;
; 0.910 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.209      ;
; 0.914 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.575     ; 2.270      ;
; 0.915 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.640     ; 2.204      ;
; 0.915 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.575     ; 2.269      ;
; 0.917 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.234      ;
; 0.923 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.279      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.226      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.575     ; 2.259      ;
; 0.940 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.262      ;
; 0.963 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.562     ; 2.234      ;
; 1.008 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.143      ;
; 1.022 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.133      ;
; 1.039 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.562     ; 2.158      ;
; 1.048 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.074      ;
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.453     ; 2.480      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.077      ;
; 1.078 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.637     ; 2.044      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 2.025      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.562     ; 2.107      ;
; 1.095 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 2.052      ;
; 1.104 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.047      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.050      ;
; 1.112 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.560     ; 2.087      ;
; 1.114 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.037      ;
; 1.117 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 2.000      ;
; 1.124 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.027      ;
; 1.136 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.562     ; 2.061      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 2.006      ;
; 1.143 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 2.004      ;
; 1.151 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 2.000      ;
; 1.156 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 1.961      ;
; 1.160 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.987      ;
; 1.168 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.979      ;
; 1.174 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.973      ;
; 1.175 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.972      ;
; 1.175 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.579     ; 2.005      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 1.941      ;
; 1.179 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.023      ;
; 1.180 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 1.937      ;
; 1.183 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.579     ; 1.997      ;
; 1.183 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.579     ; 1.997      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 1.967      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.018      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.962      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.885     ; 1.688      ;
; 1.187 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.960      ;
; 1.188 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.560     ; 2.011      ;
; 1.189 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.636     ; 1.934      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.948      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.560     ; 2.000      ;
; 1.201 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 1.916      ;
; 1.202 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.633     ; 1.924      ;
; 1.202 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 1.949      ;
; 1.208 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 1.909      ;
; 1.212 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.935      ;
; 1.218 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.929      ;
; 1.219 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 1.957      ;
; 1.220 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 1.956      ;
; 1.222 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.642     ; 1.895      ;
; 1.224 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 1.927      ;
; 1.243 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.579     ; 1.937      ;
; 1.251 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 1.864      ;
; 1.258 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 1.918      ;
; 1.269 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 1.907      ;
; 1.271 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 1.905      ;
; 1.274 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.560     ; 1.925      ;
; 1.279 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.560     ; 1.920      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.707 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.023     ; 2.262      ;
; 0.842 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.217     ; 1.700      ;
; 0.842 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.024     ; 2.126      ;
; 0.843 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.237     ; 1.679      ;
; 0.845 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.720      ;
; 0.847 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.159     ; 1.753      ;
; 0.850 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.237     ; 1.672      ;
; 0.856 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.711      ;
; 0.861 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.741      ;
; 0.870 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.697      ;
; 0.893 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.674      ;
; 0.895 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.672      ;
; 0.896 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.217     ; 1.646      ;
; 0.898 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.667      ;
; 0.899 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.668      ;
; 0.901 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.664      ;
; 0.901 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.215     ; 1.643      ;
; 0.908 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.215     ; 1.636      ;
; 0.918 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.647      ;
; 0.926 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.159     ; 1.674      ;
; 0.926 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.639      ;
; 0.936 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.629      ;
; 0.963 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.641      ;
; 1.010 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.594      ;
; 1.026 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.024     ; 1.942      ;
; 1.056 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.727     ; 2.209      ;
; 1.098 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.024     ; 1.870      ;
; 1.101 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.024     ; 1.867      ;
; 1.102 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.907     ; 1.750      ;
; 1.122 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.986     ; 1.884      ;
; 1.139 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.711      ;
; 1.155 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.412      ;
; 1.158 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.409      ;
; 1.167 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.398      ;
; 1.168 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.004     ; 1.820      ;
; 1.173 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.677      ;
; 1.174 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.192     ; 1.393      ;
; 1.187 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.663      ;
; 1.188 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.911     ; 1.660      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.658      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.813      ;
; 1.199 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.911     ; 1.649      ;
; 1.205 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.911     ; 1.643      ;
; 1.205 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.645      ;
; 1.211 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.070     ; 1.711      ;
; 1.213 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.194     ; 1.352      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.385      ;
; 1.218 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.171     ; 1.370      ;
; 1.236 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.854      ;
; 1.245 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.359      ;
; 1.252 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.352      ;
; 1.253 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.171     ; 1.335      ;
; 1.255 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.349      ;
; 1.260 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.344      ;
; 1.261 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.239     ; 1.259      ;
; 1.264 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.171     ; 1.324      ;
; 1.265 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.825      ;
; 1.266 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.988     ; 1.738      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.159     ; 1.330      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.322      ;
; 1.282 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.155     ; 1.322      ;
; 1.293 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.309      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.173     ; 1.291      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.173     ; 1.268      ;
; 1.334 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.268      ;
; 1.347 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.255      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.739      ;
; 1.357 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.739     ; 1.896      ;
; 1.357 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.733      ;
; 1.394 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.696      ;
; 1.402 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.688      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.742     ; 1.835      ;
; 1.420 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.990     ; 1.582      ;
; 1.433 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.739     ; 1.820      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.001     ; 1.554      ;
; 1.442 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.911     ; 1.406      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.911     ; 1.400      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.729     ; 1.809      ;
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.542      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.001     ; 1.522      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.911     ; 1.373      ;
; 1.484 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.599      ;
; 1.490 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.022     ; 1.480      ;
; 1.493 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.357      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.239     ; 1.022      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.590      ;
; 1.503 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.502      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.022     ; 1.461      ;
; 1.514 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.909     ; 1.336      ;
; 1.516 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.574      ;
; 1.536 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.065     ; 1.391      ;
; 1.548 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.902     ; 1.542      ;
; 1.555 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.173     ; 1.031      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.987     ; 1.440      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.035      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 1.029      ;
; 1.575 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.022     ; 1.395      ;
; 1.580 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.512      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.733     ; 1.672      ;
; 1.606 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.157     ; 0.996      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.785 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.395      ; 6.795      ;
; 1.870 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.202      ; 6.659      ;
; 1.899 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.409      ; 7.014      ;
; 2.097 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.392      ; 6.788      ;
; 2.122 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.393      ; 6.762      ;
; 2.130 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.404      ; 6.775      ;
; 2.135 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.406      ; 6.775      ;
; 2.180 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.409      ; 6.733      ;
; 2.346 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.394      ; 6.540      ;
; 2.350 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.408      ; 6.562      ;
; 2.418 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.392      ; 6.466      ;
; 2.461 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.390      ; 6.420      ;
; 2.533 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.179      ; 6.131      ;
; 6.234 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.202      ; 7.295      ;
; 6.415 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.409      ; 7.498      ;
; 6.494 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.404      ; 7.411      ;
; 6.500 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.406      ; 7.410      ;
; 6.545 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.409      ; 7.368      ;
; 6.757 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.408      ; 7.155      ;
; 7.048 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.413      ; 6.550      ;
; 7.104 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.410      ; 6.799      ;
; 7.238 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.179      ; 6.426      ;
; 7.344 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.412      ; 6.560      ;
; 7.385 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.411      ; 6.517      ;
; 8.020 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.408      ; 5.879      ;
; 8.091 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.410      ; 5.811      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.988 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.292      ; 3.326      ;
; 3.061 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.223      ; 3.184      ;
; 3.085 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.251      ; 3.698      ;
; 3.160 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.223      ; 3.085      ;
; 3.257 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.604      ; 3.369      ;
; 3.303 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.823      ; 3.542      ;
; 3.367 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.419      ; 3.074      ;
; 3.410 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.251      ; 3.373      ;
; 3.454 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.105      ; 2.673      ;
; 3.454 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.105      ; 2.673      ;
; 3.461 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.043      ; 3.604      ;
; 3.466 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.043      ; 3.599      ;
; 3.510 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.669      ;
; 3.531 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.823      ; 3.314      ;
; 3.576 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.284      ; 3.240      ;
; 3.588 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.125      ; 2.559      ;
; 3.610 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.341      ; 2.753      ;
; 3.617 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.125      ; 2.530      ;
; 3.636 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.543      ;
; 3.669 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.510      ;
; 3.687 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.105      ; 2.440      ;
; 3.716 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.043      ; 3.349      ;
; 3.725 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.043      ; 3.340      ;
; 3.762 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.417      ;
; 3.795 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.384      ;
; 3.853 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.806      ;
; 3.858 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 8.374      ;
; 3.872 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.292      ; 2.442      ;
; 3.888 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.291      ;
; 3.905 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.292      ; 2.409      ;
; 3.921 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.258      ;
; 3.953 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.189     ; 2.390      ;
; 3.979 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.680      ;
; 3.984 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 8.248      ;
; 3.999 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.292      ; 2.315      ;
; 4.002 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.282      ; 2.302      ;
; 4.002 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.282      ; 2.302      ;
; 4.012 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.284      ; 2.804      ;
; 4.014 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.165      ;
; 4.018 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.641      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 8.209      ;
; 4.038 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.621      ;
; 4.047 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.132      ;
; 4.105 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.554      ;
; 4.110 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 8.122      ;
; 4.125 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[12]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.148     ; 2.259      ;
; 4.140 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.039      ;
; 4.142 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[13]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.258      ; 2.648      ;
; 4.144 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.515      ;
; 4.149 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 8.083      ;
; 4.149 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.150      ; 10.043     ;
; 4.164 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.495      ;
; 4.173 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 8.006      ;
; 4.196 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.918      ; 2.744      ;
; 4.203 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.456      ;
; 4.213 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.966      ;
; 4.231 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.428      ;
; 4.234 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.408     ; 8.400      ;
; 4.236 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 7.996      ;
; 4.249 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.632     ; 8.161      ;
; 4.262 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.632     ; 8.148      ;
; 4.267 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.862     ; 7.913      ;
; 4.270 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.389      ;
; 4.275 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 7.957      ;
; 4.290 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.369      ;
; 4.299 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.880      ;
; 4.312 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.535     ; 8.195      ;
; 4.329 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.330      ;
; 4.339 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.840      ;
; 4.351 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][5]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.487     ; 8.204      ;
; 4.357 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[15]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.302      ;
; 4.360 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.408     ; 8.274      ;
; 4.362 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 7.870      ;
; 4.374 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.067      ; 9.735      ;
; 4.375 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.632     ; 8.035      ;
; 4.378 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.801      ;
; 4.388 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.632     ; 8.022      ;
; 4.393 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[9]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.862     ; 7.787      ;
; 4.396 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[16]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.263      ;
; 4.397 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][5]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.487     ; 8.158      ;
; 4.399 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.408     ; 8.235      ;
; 4.401 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 7.831      ;
; 4.402 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.698      ; 2.318      ;
; 4.414 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.632     ; 7.996      ;
; 4.416 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.243      ;
; 4.423 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.150      ; 9.769      ;
; 4.426 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[10]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.862     ; 7.754      ;
; 4.427 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.632     ; 7.983      ;
; 4.438 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.535     ; 8.069      ;
; 4.447 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.150      ; 9.745      ;
; 4.452 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[7]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.727      ;
; 4.454 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.223     ; 1.855      ;
; 4.455 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.204      ;
; 4.465 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.714      ;
; 4.475 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.371     ; 8.196      ;
; 4.477 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.535     ; 8.030      ;
; 4.483 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[13]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.383     ; 8.176      ;
; 4.486 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.408     ; 8.148      ;
; 4.488 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.810     ; 7.744      ;
; 4.493 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.863     ; 7.686      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                                                 ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 5.148 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.372     ; 8.060      ;
; 5.995 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.295     ; 7.290      ;
; 6.057 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.295     ; 7.228      ;
; 6.665 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.329     ; 6.586      ;
; 7.250 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.795     ; 5.535      ;
; 7.590 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.717     ; 5.273      ;
; 7.848 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.717     ; 5.015      ;
; 7.998 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.295     ; 5.287      ;
; 8.902 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.822     ; 3.856      ;
; 8.904 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.822     ; 3.854      ;
; 8.933 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.788     ; 3.859      ;
; 8.939 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.788     ; 3.853      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.249 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.580      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.580      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.580      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.580      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.580      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.580      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.264 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.555      ;
; 94.404 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.425      ;
; 94.404 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.425      ;
; 94.404 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.425      ;
; 94.404 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.425      ;
; 94.404 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.425      ;
; 94.404 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.425      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.419 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.183     ; 5.400      ;
; 94.585 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.347      ;
; 94.585 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.347      ;
; 94.674 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 5.153      ;
; 94.726 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.205      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.740 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.192      ;
; 94.743 ; counter[1]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.056      ; 5.315      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.186      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.186      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.186      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.186      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.186      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.186      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.161      ;
; 94.758 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 4.995      ;
; 94.758 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 4.995      ;
; 94.758 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 4.995      ;
; 94.758 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 4.995      ;
; 94.758 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 4.995      ;
; 94.758 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 4.995      ;
; 94.761 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.171      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.773 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.259     ; 4.970      ;
; 94.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.002      ;
; 94.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.002      ;
; 94.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.002      ;
; 94.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.002      ;
; 94.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.002      ;
; 94.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 5.002      ;
; 94.829 ; counter[0]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.056      ; 5.229      ;
; 94.829 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.175     ; 4.998      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.831 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 4.111      ;
; 2495.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.384      ; 4.497      ;
; 2495.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.384      ; 4.416      ;
; 2496.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.166     ; 3.631      ;
; 2496.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.169     ; 3.599      ;
; 2496.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 3.605      ;
; 2496.390 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 3.552      ;
; 2496.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.316      ; 3.841      ;
; 2496.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.316      ; 3.841      ;
; 2496.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 3.455      ;
; 2496.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 3.455      ;
; 2496.547 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 3.321      ;
; 2496.567 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.201     ; 3.291      ;
; 2496.578 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.316      ; 3.760      ;
; 2496.578 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.316      ; 3.760      ;
; 2496.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.166     ; 3.311      ;
; 2496.611 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.169     ; 3.279      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 3.306      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 3.305      ;
; 2496.681 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.166     ; 3.212      ;
; 2496.693 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.169     ; 3.197      ;
; 2496.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.387      ; 3.692      ;
; 2496.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.387      ; 3.691      ;
; 2496.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 3.208      ;
; 2496.798 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.387      ; 3.611      ;
; 2496.799 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.387      ; 3.610      ;
; 2496.807 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.590     ; 2.625      ;
; 2496.809 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.201     ; 3.049      ;
; 2496.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 2.995      ;
; 2496.887 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.201     ; 2.971      ;
; 2496.983 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.588     ; 2.451      ;
; 2497.001 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.175     ; 2.883      ;
; 2497.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.201     ; 2.834      ;
; 2497.026 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 2.949      ;
; 2497.026 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 2.949      ;
; 2497.076 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.201     ; 2.782      ;
; 2497.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 2.896      ;
; 2497.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 2.896      ;
; 2497.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.133     ; 2.827      ;
; 2497.109 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.169     ; 2.781      ;
; 2497.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.060     ; 2.881      ;
; 2497.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.166     ; 2.732      ;
; 2497.178 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 2.800      ;
; 2497.179 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 2.799      ;
; 2497.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.166     ; 2.683      ;
; 2497.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 2.747      ;
; 2497.232 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 2.746      ;
; 2497.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.175     ; 2.604      ;
; 2497.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 2.600      ;
; 2497.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 2.600      ;
; 2497.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.166     ; 2.586      ;
; 2497.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.175     ; 2.573      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2599.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 4.331      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2600.250 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 3.696      ;
; 2602.204 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 1.744      ;
; 2602.282 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 1.666      ;
; 2602.536 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 1.412      ;
; 5202.641 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.622      ;
; 5202.641 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.622      ;
; 5202.641 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.622      ;
; 5202.641 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.622      ;
; 5202.641 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.622      ;
; 5202.641 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.622      ;
; 5202.642 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.622      ;
; 5202.642 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.622      ;
; 5202.642 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.622      ;
; 5202.642 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.622      ;
; 5202.662 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.601      ;
; 5202.662 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.601      ;
; 5202.662 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.601      ;
; 5202.662 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.601      ;
; 5202.662 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.601      ;
; 5202.662 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.601      ;
; 5202.663 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.601      ;
; 5202.663 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.601      ;
; 5202.663 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.601      ;
; 5202.663 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.601      ;
; 5202.989 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.274      ;
; 5202.989 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.274      ;
; 5202.989 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.274      ;
; 5202.989 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.274      ;
; 5202.989 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.274      ;
; 5202.989 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.274      ;
; 5202.990 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.274      ;
; 5202.990 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.274      ;
; 5202.990 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.274      ;
; 5202.990 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.274      ;
; 5203.131 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.131 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.131 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.131 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.131 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.131 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.132 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.132      ;
; 5203.132 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.132      ;
; 5203.132 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.132      ;
; 5203.132 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.132      ;
; 5203.189 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.065      ;
; 5203.197 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.066      ;
; 5203.197 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.066      ;
; 5203.197 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.066      ;
; 5203.197 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.066      ;
; 5203.197 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.066      ;
; 5203.197 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.066      ;
; 5203.198 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.066      ;
; 5203.198 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.066      ;
; 5203.198 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.066      ;
; 5203.198 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.066      ;
; 5203.230 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.033      ;
; 5203.230 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.033      ;
; 5203.230 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.033      ;
; 5203.230 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.033      ;
; 5203.230 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.033      ;
; 5203.230 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.033      ;
; 5203.231 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.033      ;
; 5203.231 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.033      ;
; 5203.231 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.033      ;
; 5203.231 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.033      ;
; 5203.391 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.863      ;
; 5203.392 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.862      ;
; 5203.413 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.841      ;
; 5203.415 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.839      ;
; 5203.467 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.787      ;
; 5203.468 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.786      ;
; 5203.500 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.754      ;
; 5203.603 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 4.651      ;
; 5203.614 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.649      ;
; 5203.614 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.649      ;
; 5203.614 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.649      ;
; 5203.614 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.649      ;
; 5203.614 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.649      ;
; 5203.614 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.649      ;
; 5203.615 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.649      ;
; 5203.615 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.649      ;
; 5203.615 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.649      ;
; 5203.615 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.649      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.362 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.903      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.577 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.688      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.739 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.525      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.897 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.368      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.902 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.363      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.930 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.335      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.954 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.310      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.956 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.309      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33324.998 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.267      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.238 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.027      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.240 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 8.025      ;
; 33325.274 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.990      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.309 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.264      ; 0.768      ;
; 0.404 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 0.937      ;
; 0.422 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.438 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.684      ;
; 0.439 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.264      ; 0.898      ;
; 0.450 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.750      ;
; 0.456 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.242      ; 0.893      ;
; 0.458 ; receiver:receiver_rx_inst|cordic:cordic_inst|X[9][18]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|X[10][18]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.232      ; 0.885      ;
; 0.462 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                   ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.248      ; 0.905      ;
; 0.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.388      ; 1.085      ;
; 0.470 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][1]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.471 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.715      ;
; 0.473 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.773      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.719      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[2]                                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[2]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.723      ;
; 0.487 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                            ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.264      ; 0.946      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[4]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[10] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[8]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[7]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                        ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.736      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.459 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.722      ;
; 0.517 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.783      ;
; 0.538 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.175      ;
; 0.611 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.877      ;
; 0.693 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.699 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.700 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.700 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.338      ;
; 0.703 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.341      ;
; 0.707 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.713 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.713 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.716 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.979      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.727 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.990      ;
; 0.729 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.368      ;
; 0.742 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.380      ;
; 0.755 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.393      ;
; 0.763 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.029      ;
; 0.764 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.030      ;
; 0.768 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.034      ;
; 0.773 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.039      ;
; 0.898 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.536      ;
; 0.922 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.559      ;
; 0.955 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.592      ;
; 1.013 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.279      ;
; 1.016 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.017 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.282      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.022 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.023 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.028 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.294      ;
; 1.031 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.294      ;
; 1.031 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.295      ;
; 1.032 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.295      ;
; 1.032 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.295      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.590 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.856      ;
; 0.609 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.875      ;
; 0.611 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.877      ;
; 0.702 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.967      ;
; 0.703 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.968      ;
; 0.703 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.969      ;
; 0.704 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.970      ;
; 0.704 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.970      ;
; 0.708 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.719 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.984      ;
; 0.719 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.986      ;
; 0.722 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.988      ;
; 0.723 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.989      ;
; 0.725 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.991      ;
; 0.729 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.995      ;
; 0.746 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.011      ;
; 0.756 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.022      ;
; 0.809 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.075      ;
; 0.875 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.140      ;
; 0.903 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.169      ;
; 0.905 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.171      ;
; 1.022 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.287      ;
; 1.023 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.289      ;
; 1.026 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.291      ;
; 1.027 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.028 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.033 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.037 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.302      ;
; 1.038 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.304      ;
; 1.041 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.306      ;
; 1.041 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.043 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.043 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.043 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.310      ;
; 1.056 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.321      ;
; 1.112 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.378      ;
; 1.124 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.125 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.390      ;
; 1.126 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.392      ;
; 1.127 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.393      ;
; 1.129 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.394      ;
; 1.140 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.405      ;
; 1.141 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.406      ;
; 1.144 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.409      ;
; 1.145 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.411      ;
; 1.148 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.413      ;
; 1.149 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.415      ;
; 1.150 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.150 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.416      ;
; 1.155 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.421      ;
; 1.159 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.424      ;
; 1.160 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.426      ;
; 1.163 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.428      ;
; 1.165 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.431      ;
; 1.165 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.430      ;
; 1.165 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.430      ;
; 1.165 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.430      ;
; 1.166 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.431      ;
; 1.170 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.436      ;
; 1.178 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.443      ;
; 1.179 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.444      ;
; 1.242 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.507      ;
; 1.247 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.512      ;
; 1.248 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.514      ;
; 1.249 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.515      ;
; 1.249 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.515      ;
; 1.251 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.516      ;
; 1.262 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.527      ;
; 1.263 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.528      ;
; 1.266 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.531      ;
; 1.267 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.533      ;
; 1.270 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.535      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.464 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.730      ;
; 0.477 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.743      ;
; 0.480 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.746      ;
; 0.615 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.880      ;
; 0.638 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.904      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.949      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.956      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.956      ;
; 0.691 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.737 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.002      ;
; 0.759 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.025      ;
; 0.759 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.024      ;
; 0.772 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.038      ;
; 0.774 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.040      ;
; 0.774 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 1.019      ;
; 0.775 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.041      ;
; 0.833 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.099      ;
; 0.845 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 1.115      ;
; 0.953 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.173      ; 1.321      ;
; 0.954 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.220      ;
; 0.968 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.173      ; 1.336      ;
; 0.975 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 1.220      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.271      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.723      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.439 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.744      ;
; 0.457 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.108      ; 0.760      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.717      ;
; 0.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.753      ;
; 0.512 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.754      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.184      ; 0.911      ;
; 0.534 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.776      ;
; 0.535 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.777      ;
; 0.555 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.860      ;
; 0.568 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.302      ; 1.100      ;
; 0.573 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.925      ;
; 0.574 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.302      ; 1.106      ;
; 0.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.302      ; 1.113      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.846      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.302      ; 1.133      ;
; 0.606 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.848      ;
; 0.616 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.904      ;
; 0.616 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.135      ; 0.946      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.912      ;
; 0.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.931      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.917      ;
; 0.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.103     ; 0.744      ;
; 0.652 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.302      ; 1.184      ;
; 0.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.899      ;
; 0.658 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.900      ;
; 0.662 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.900      ;
; 0.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.871      ;
; 0.674 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.233      ; 1.137      ;
; 0.689 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.927      ;
; 0.691 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.996      ;
; 0.691 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.996      ;
; 0.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.005      ;
; 0.715 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.960      ;
; 0.728 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.033      ;
; 0.733 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.935      ;
; 0.734 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.936      ;
; 0.753 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.998      ;
; 0.753 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.995      ;
; 0.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.958      ;
; 0.757 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.999      ;
; 0.758 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.003      ;
; 0.759 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.003      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.006      ;
; 0.762 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.006      ;
; 0.763 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.279      ; 1.237      ;
; 0.767 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.009      ;
; 0.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.018      ;
; 0.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.018      ;
; 0.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.021      ;
; 0.777 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.019      ;
; 0.779 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.021      ;
; 0.786 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.030      ;
; 0.794 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.098     ; 0.891      ;
; 0.797 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.999      ;
; 0.805 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.435      ;
; 0.806 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.111      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 1.017      ;
; 0.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.454      ;
; 0.833 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.103     ; 0.925      ;
; 0.835 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.098     ; 0.932      ;
; 0.844 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.369      ; 1.443      ;
; 0.850 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 1.440      ;
; 0.851 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.135      ; 1.181      ;
; 0.852 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.094      ;
; 0.852 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.075      ; 1.122      ;
; 0.855 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.097      ;
; 0.855 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.097      ;
; 0.856 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.486      ;
; 0.862 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 1.214      ;
; 0.862 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 1.150      ;
; 0.863 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.400      ; 1.493      ;
; 0.870 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.103     ; 0.962      ;
; 0.870 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 1.460      ;
; 0.886 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 1.476      ;
; 0.900 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.233      ; 1.363      ;
; 0.903 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 1.493      ;
; 0.904 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.103     ; 0.996      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.716      ;
; 0.604 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.847      ;
; 0.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.890      ;
; 0.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.930      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.123      ; 1.087      ;
; 0.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.979      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.154      ;
; 0.924 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.166      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.294     ; 0.921      ;
; 1.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.334      ;
; 1.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.267      ;
; 1.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.281      ;
; 1.061 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 0.940      ;
; 1.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 0.943      ;
; 1.078 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.388      ;
; 1.078 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 0.957      ;
; 1.096 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 0.975      ;
; 1.100 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 0.979      ;
; 1.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 1.386      ;
; 1.132 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.442      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 1.875      ;
; 1.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.427      ;
; 1.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.427      ;
; 1.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.002      ; 1.419      ;
; 1.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 1.637      ;
; 1.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 1.639      ;
; 1.222 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.024     ; 1.428      ;
; 1.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.012      ; 1.465      ;
; 1.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.024     ; 1.440      ;
; 1.244 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.009      ; 1.483      ;
; 1.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.012      ; 1.488      ;
; 1.264 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.118      ; 1.612      ;
; 1.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.118      ; 1.621      ;
; 1.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.189      ; 1.674      ;
; 1.300 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.463      ; 1.993      ;
; 1.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.189      ; 1.689      ;
; 1.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.035      ;
; 1.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.042      ; 1.545      ;
; 1.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 1.193      ;
; 1.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.083      ; 1.627      ;
; 1.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 1.740      ;
; 1.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.073      ; 1.631      ;
; 1.356 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 1.235      ;
; 1.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.639      ;
; 1.379 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.118      ; 1.727      ;
; 1.384 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.123      ; 1.737      ;
; 1.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.663      ;
; 1.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.128      ;
; 1.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.135      ;
; 1.418 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.009      ; 1.657      ;
; 1.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.294     ; 1.344      ;
; 1.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.723      ;
; 1.458 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.473     ; 1.180      ;
; 1.471 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.200      ;
; 1.494 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.736      ;
; 1.494 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.002      ; 1.726      ;
; 1.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.738      ;
; 1.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.009      ; 1.742      ;
; 1.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 1.938      ;
; 1.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.772      ;
; 1.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.156      ; 1.926      ;
; 1.546 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.316     ; 1.425      ;
; 1.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.796      ;
; 1.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.610      ; 2.395      ;
; 1.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.880      ;
; 1.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.826      ;
; 1.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.118      ; 1.932      ;
; 1.602 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.157      ; 1.954      ;
; 1.609 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.373      ;
; 1.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.118      ; 1.980      ;
; 1.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.042      ; 1.915      ;
; 1.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.393      ;
; 1.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 2.088      ;
; 1.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.944      ;
; 1.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.951      ;
; 1.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.489      ; 2.395      ;
; 1.690 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.035      ; 1.955      ;
; 1.692 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.189      ; 2.076      ;
; 1.694 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.189      ; 2.078      ;
; 1.701 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 1.976      ;
; 1.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.455     ; 1.444      ;
; 1.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.443      ;
; 1.725 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.967      ;
; 1.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.463      ;
; 1.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 2.013      ;
; 1.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.073      ; 2.100      ;
; 1.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 2.236      ;
; 1.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 2.063      ;
; 1.831 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.384     ; 1.642      ;
; 1.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.118      ; 2.182      ;
; 1.863 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.435     ; 1.623      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.744      ;
; 0.448 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.745      ;
; 0.448 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.467 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.759      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.716      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.067      ; 0.745      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.067      ; 0.745      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.739      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.740      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.743      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.747      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.035      ; 0.745      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.035      ; 0.745      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.035      ; 0.745      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.758      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.035      ; 0.746      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.428      ; 1.142      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.762      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.428      ; 1.163      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.893      ;
; 0.604 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.560      ; 4.389      ;
; 0.604 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.560      ; 4.389      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.081      ; 0.893      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.617 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.537      ; 4.379      ;
; 0.618 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.924      ;
; 0.619 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.425      ; 4.269      ;
; 0.619 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.425      ; 4.269      ;
; 0.619 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.425      ; 4.269      ;
; 0.619 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.425      ; 4.269      ;
; 0.619 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.425      ; 4.269      ;
; 0.619 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.425      ; 4.269      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.697 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.574      ; 5.511      ;
; 0.765 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.573      ; 5.578      ;
; 1.103 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.575      ; 5.918      ;
; 1.240 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.577      ; 6.057      ;
; 1.425 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.576      ; 6.241      ;
; 1.538 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.371      ; 6.149      ;
; 1.604 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.574      ; 6.418      ;
; 1.614 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.609      ; 6.463      ;
; 1.854 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.610      ; 6.704      ;
; 1.855 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.607      ; 6.702      ;
; 1.885 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.605      ; 6.730      ;
; 2.004 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.610      ; 6.854      ;
; 2.035 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.395      ; 6.670      ;
; 6.063 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.609      ; 5.932      ;
; 6.220 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.610      ; 6.090      ;
; 6.221 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.607      ; 6.088      ;
; 6.239 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.371      ; 5.870      ;
; 6.251 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.605      ; 6.116      ;
; 6.256 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.591      ; 6.107      ;
; 6.296 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.592      ; 6.148      ;
; 6.307 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.593      ; 6.160      ;
; 6.351 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.610      ; 6.221      ;
; 6.359 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.594      ; 6.213      ;
; 6.401 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.395      ; 6.056      ;
; 6.443 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.595      ; 6.298      ;
; 6.532 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.592      ; 6.384      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.115 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 0.915      ;
; 1.116 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 0.916      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 1.384      ;
; 1.546 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.558      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.212     ; 1.590      ;
; 1.600 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.612      ;
; 1.631 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.263     ; 1.197      ;
; 1.682 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.196      ;
; 1.702 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.216      ;
; 1.717 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.231      ;
; 1.748 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.232      ;
; 1.809 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.446     ; 1.588      ;
; 1.841 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.355      ;
; 1.847 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.361      ;
; 1.848 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.390      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.363      ;
; 1.854 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.396      ;
; 1.859 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.373      ;
; 1.861 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.375      ;
; 1.870 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.412      ;
; 1.872 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.213     ; 1.884      ;
; 1.872 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.414      ;
; 1.874 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.214     ; 1.885      ;
; 1.879 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.421      ;
; 1.891 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.405      ;
; 1.903 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.417      ;
; 1.906 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.263     ; 1.472      ;
; 1.910 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.263     ; 1.476      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.448      ;
; 1.937 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.263     ; 1.503      ;
; 1.954 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.464      ;
; 1.970 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.454      ;
; 1.972 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.462      ;
; 1.972 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.486      ;
; 1.974 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.464      ;
; 1.983 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.473      ;
; 1.983 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.473      ;
; 1.984 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.474      ;
; 1.984 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.464      ;
; 1.984 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.464      ;
; 1.993 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.483      ;
; 1.993 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.263     ; 1.559      ;
; 1.994 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.347     ; 1.476      ;
; 1.996 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.486      ;
; 2.004 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.484      ;
; 2.017 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.531      ;
; 2.088 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.270     ; 1.647      ;
; 2.093 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.631      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.642      ;
; 2.106 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.270     ; 1.665      ;
; 2.114 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.652      ;
; 2.117 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.659      ;
; 2.134 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.194     ; 2.165      ;
; 2.135 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.615      ;
; 2.147 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.685      ;
; 2.147 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.685      ;
; 2.149 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.270     ; 1.708      ;
; 2.152 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.666      ;
; 2.154 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.668      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.665      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.665      ;
; 2.160 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.670      ;
; 2.163 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.644      ;
; 2.164 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.706      ;
; 2.165 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.646      ;
; 2.166 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.676      ;
; 2.169 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.679      ;
; 2.170 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.651      ;
; 2.170 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.651      ;
; 2.175 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.341     ; 1.663      ;
; 2.177 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.667      ;
; 2.177 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.687      ;
; 2.180 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.722      ;
; 2.180 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.287     ; 1.722      ;
; 2.182 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.692      ;
; 2.182 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.270     ; 1.741      ;
; 2.191 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.701      ;
; 2.191 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.705      ;
; 2.202 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.712      ;
; 2.206 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.687      ;
; 2.209 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.719      ;
; 2.211 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.692      ;
; 2.211 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.267     ; 1.773      ;
; 2.215 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.267     ; 1.777      ;
; 2.219 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.733      ;
; 2.223 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.733      ;
; 2.226 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.581     ; 1.474      ;
; 2.236 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.750      ;
; 2.236 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.750      ;
; 2.236 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.717      ;
; 2.239 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.753      ;
; 2.242 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.272     ; 1.799      ;
; 2.249 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.729      ;
; 2.277 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.791      ;
; 2.293 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.311     ; 1.811      ;
; 2.297 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.807      ;
; 2.300 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.270     ; 1.859      ;
; 2.310 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.272     ; 1.867      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.272     ; 1.870      ;
; 2.325 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.343     ; 1.811      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.445 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.734     ; 0.936      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.790     ; 0.897      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.734     ; 0.959      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.735     ; 1.117      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.790     ; 1.089      ;
; 1.662 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.391      ;
; 1.691 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.490     ; 1.426      ;
; 1.703 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.432      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.438      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.768     ; 1.193      ;
; 1.750 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.479      ;
; 1.774 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.660     ; 1.339      ;
; 1.806 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.809     ; 1.222      ;
; 1.820 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.734     ; 1.311      ;
; 1.838 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.768     ; 1.295      ;
; 1.843 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.768     ; 1.300      ;
; 1.850 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.423      ;
; 1.857 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.650     ; 1.432      ;
; 1.880 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.453      ;
; 1.884 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.457      ;
; 1.887 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.734     ; 1.378      ;
; 1.892 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.486     ; 1.631      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.747     ; 1.379      ;
; 1.907 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.734     ; 1.398      ;
; 1.915 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.747     ; 1.393      ;
; 1.922 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.651      ;
; 1.953 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.500     ; 1.678      ;
; 1.961 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 0.923      ;
; 1.966 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.497     ; 1.694      ;
; 1.974 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.737     ; 1.462      ;
; 1.978 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 0.940      ;
; 2.007 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 0.969      ;
; 2.014 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 0.976      ;
; 2.020 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.593      ;
; 2.022 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.221      ;
; 2.023 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.883     ; 0.969      ;
; 2.023 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.596      ;
; 2.037 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.236      ;
; 2.051 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.624      ;
; 2.054 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.735     ; 1.544      ;
; 2.056 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.629      ;
; 2.057 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.632     ; 1.254      ;
; 2.072 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.632     ; 1.269      ;
; 2.076 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.632     ; 1.273      ;
; 2.080 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.946     ; 0.963      ;
; 2.086 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.659      ;
; 2.090 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.663      ;
; 2.105 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.814     ; 1.516      ;
; 2.127 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.734     ; 1.618      ;
; 2.131 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.751     ; 1.605      ;
; 2.140 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.733     ; 1.632      ;
; 2.162 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 1.124      ;
; 2.177 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 1.139      ;
; 2.190 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.883     ; 1.136      ;
; 2.191 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 1.153      ;
; 2.194 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.883     ; 1.140      ;
; 2.212 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.770     ; 1.667      ;
; 2.219 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.184      ;
; 2.223 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.770     ; 1.678      ;
; 2.235 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.869     ; 1.195      ;
; 2.240 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.439      ;
; 2.241 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.484     ; 1.982      ;
; 2.242 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 1.204      ;
; 2.244 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.209      ;
; 2.246 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.632     ; 1.443      ;
; 2.247 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.946     ; 1.130      ;
; 2.250 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.215      ;
; 2.252 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.217      ;
; 2.258 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.457      ;
; 2.261 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.881     ; 1.209      ;
; 2.261 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.460      ;
; 2.262 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.632     ; 1.459      ;
; 2.264 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.632     ; 1.461      ;
; 2.266 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.770     ; 1.721      ;
; 2.267 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.881     ; 1.215      ;
; 2.271 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.236      ;
; 2.277 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.867     ; 1.239      ;
; 2.290 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.489      ;
; 2.297 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.881     ; 1.245      ;
; 2.305 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.231      ;
; 2.316 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.630     ; 1.515      ;
; 2.338 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.264      ;
; 2.342 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.900     ; 1.271      ;
; 2.350 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.900     ; 1.279      ;
; 2.351 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.900     ; 1.280      ;
; 2.364 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.627     ; 1.566      ;
; 2.397 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.770     ; 1.852      ;
; 2.442 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.407      ;
; 2.469 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.864     ; 1.434      ;
; 2.497 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.869     ; 1.457      ;
; 2.510 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.436      ;
; 2.515 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.441      ;
; 2.520 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.769     ; 1.976      ;
; 2.523 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.900     ; 1.452      ;
; 2.524 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.450      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.451      ;
; 2.535 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.900     ; 1.464      ;
; 2.536 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.925     ; 1.440      ;
; 2.537 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.922     ; 1.444      ;
; 2.540 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.903     ; 1.466      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 12.515 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.645     ; 3.680      ;
; 12.519 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.645     ; 3.684      ;
; 12.549 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.678     ; 3.681      ;
; 12.552 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.678     ; 3.684      ;
; 13.216 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.171     ; 4.855      ;
; 13.468 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.577     ; 4.701      ;
; 13.613 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.577     ; 4.846      ;
; 13.890 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.652     ; 5.048      ;
; 14.658 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.205     ; 6.263      ;
; 15.295 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.171     ; 6.934      ;
; 15.367 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.171     ; 7.006      ;
; 16.250 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.246     ; 7.814      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.446      ; 3.099      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.342 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.445      ; 3.095      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.444      ; 3.093      ;
; 1.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.472      ; 3.110      ;
; 1.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.472      ; 3.110      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.102      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.378 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.496      ; 3.110      ;
; 1.380 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.501      ; 3.113      ;
; 1.412 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.520      ; 3.100      ;
; 1.412 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.520      ; 3.100      ;
; 1.412 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.520      ; 3.100      ;
; 1.412 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.520      ; 3.100      ;
; 1.412 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.520      ; 3.100      ;
; 1.426 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.537      ; 3.103      ;
; 1.426 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.537      ; 3.103      ;
; 1.426 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.537      ; 3.103      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.538      ; 3.100      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.538      ; 3.100      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.538      ; 3.100      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
; 1.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.556      ; 3.118      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.818 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.096      ;
; 96.818 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.096      ;
; 96.818 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.096      ;
; 96.819 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.095      ;
; 96.819 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.095      ;
; 96.819 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.095      ;
; 96.819 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.095      ;
; 96.819 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.095      ;
; 96.819 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.095      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.822 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.097      ;
; 96.837 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.090      ;
; 96.837 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.090      ;
; 96.837 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.090      ;
; 96.837 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.090      ;
; 96.837 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.090      ;
; 96.837 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.090      ;
; 96.888 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.018     ; 3.096      ;
; 96.888 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.018     ; 3.096      ;
; 96.888 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.018     ; 3.096      ;
; 96.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.055      ; 3.097      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 2.842      ;
; 1.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 2.841      ;
; 1.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 2.841      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.506 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.103      ; 2.834      ;
; 1.515 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.091      ; 2.831      ;
; 1.515 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.091      ; 2.831      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 2.847      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.529 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 2.841      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.832      ;
; 1.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.846      ;
; 1.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.846      ;
; 1.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.846      ;
; 1.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 2.846      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.060      ; 2.843      ;
; 1.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 2.846      ;
; 1.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 2.846      ;
; 1.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 2.846      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.568 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.831      ;
; 1.571 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 2.841      ;
; 1.571 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 2.841      ;
; 1.571 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 2.841      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.040      ; 2.843      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.582 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.025      ; 2.832      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.587 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 2.843      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.007      ; 2.846      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.402 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.247      ; 2.844      ;
; 2.473 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.171      ; 2.839      ;
; 2.473 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.171      ; 2.839      ;
; 2.473 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.171      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.561 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 2.839      ;
; 2.572 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 2.834      ;
; 2.572 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 2.834      ;
; 2.572 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 2.834      ;
; 2.572 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 2.834      ;
; 2.572 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 2.834      ;
; 2.572 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 2.834      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
; 2.591 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 2.844      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 19.538 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.493     ; 0.000         ;
; spi_ce0                                                     ; 1.792     ; 0.000         ;
; ad9866_clk                                                  ; 2.377     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.576     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.687     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.447     ; 0.000         ;
; virt_ad9866_txclk                                           ; 8.963     ; 0.000         ;
; clk_10mhz                                                   ; 97.322    ; 0.000         ;
; spi_ce1                                                     ; 2498.065  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2602.100  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33329.208 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; ad9866_clk                                                  ; 0.092 ; 0.000         ;
; spi_ce0                                                     ; 0.172 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; clk_10mhz                                                   ; 0.187 ; 0.000         ;
; spi_sck                                                     ; 0.189 ; 0.000         ;
; spi_ce1                                                     ; 0.193 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.269 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.320 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.415 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.727 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.532  ; 0.000            ;
; clk_10mhz ; 98.382 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.332 ; 0.000            ;
; clk_10mhz ; 1.182 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.783     ; 0.000         ;
; ad9866_clk                                                  ; 5.460     ; 0.000         ;
; spi_sck                                                     ; 31.011    ; 0.000         ;
; clk_10mhz                                                   ; 49.225    ; 0.000         ;
; spi_ce1                                                     ; 1248.973  ; 0.000         ;
; spi_ce0                                                     ; 1249.002  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.661  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.688  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.671  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.211 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.324      ; 2.808      ;
; 0.493 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.460      ; 2.944      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.635 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.348      ; 2.690      ;
; 0.706 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.606      ;
; 0.718 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.467      ; 2.726      ;
; 0.718 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.467      ; 2.726      ;
; 0.723 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.456      ; 2.710      ;
; 0.723 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.456      ; 2.710      ;
; 0.723 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.456      ; 2.710      ;
; 0.723 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.456      ; 2.710      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.364      ; 2.600      ;
; 0.743 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.338      ; 2.572      ;
; 0.743 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.338      ; 2.572      ;
; 0.743 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.338      ; 2.572      ;
; 0.743 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.338      ; 2.572      ;
; 0.743 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.338      ; 2.572      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.368      ; 2.585      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.368      ; 2.585      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.368      ; 2.585      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.368      ; 2.585      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.368      ; 2.585      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.368      ; 2.585      ;
; 0.760 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.434      ; 2.651      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.766 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.351      ; 2.562      ;
; 0.767 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.429      ; 2.639      ;
; 0.767 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.429      ; 2.639      ;
; 0.767 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.429      ; 2.639      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.346      ; 2.542      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.346      ; 2.542      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.346      ; 2.542      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.346      ; 2.542      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.346      ; 2.542      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.440      ; 2.630      ;
; 0.805 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.462      ; 2.634      ;
; 0.805 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.462      ; 2.634      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.817 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.357      ; 2.517      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.368      ; 2.512      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.792    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.696      ; 0.903      ;
; 1.796    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.696      ; 0.899      ;
; 1.801    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.696      ; 0.894      ;
; 1.804    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.696      ; 0.891      ;
; 1.807    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.694      ; 0.886      ;
; 1.812    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.728      ; 0.915      ;
; 1.834    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.751      ; 0.916      ;
; 1.863    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 0.924      ;
; 1.869    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.776      ; 0.906      ;
; 1.877    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.782      ; 0.904      ;
; 1.887    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.757      ; 0.869      ;
; 1.894    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 0.893      ;
; 1.899    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 0.888      ;
; 1.910    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 0.877      ;
; 1.937    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.694      ; 0.756      ;
; 1.945    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.869      ; 0.923      ;
; 1.948    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.710      ; 0.761      ;
; 1.950    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.851      ; 0.900      ;
; 1.964    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.851      ; 0.886      ;
; 1.984    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.710      ; 0.725      ;
; 1.987    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.757      ; 0.769      ;
; 2.001    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.757      ; 0.755      ;
; 2.005    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.733      ; 0.727      ;
; 2.010    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.725      ; 0.714      ;
; 2.022    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.725      ; 0.702      ;
; 2.022    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.769      ; 0.746      ;
; 2.034    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.782      ; 0.747      ;
; 2.045    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.769      ; 0.723      ;
; 2.092    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.687      ; 0.594      ;
; 2.103    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.687      ; 0.583      ;
; 2.149    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.725      ; 0.575      ;
; 2.162    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.725      ; 0.562      ;
; 2498.285 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.599      ;
; 2498.310 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.564      ;
; 2498.313 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.571      ;
; 2498.362 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.522      ;
; 2498.434 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.002     ; 1.593      ;
; 2498.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.002     ; 1.572      ;
; 2498.501 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.002     ; 1.526      ;
; 2498.528 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.347      ;
; 2498.543 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.058      ; 1.522      ;
; 2498.551 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.058      ; 1.514      ;
; 2498.555 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.058      ; 1.510      ;
; 2498.582 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.292      ;
; 2498.585 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.299      ;
; 2498.602 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.058      ; 1.463      ;
; 2498.604 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.271      ;
; 2498.610 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.058      ; 1.455      ;
; 2498.614 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.058      ; 1.451      ;
; 2498.623 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.045     ; 1.361      ;
; 2498.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 1.388      ;
; 2498.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.014     ; 1.389      ;
; 2498.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.319      ;
; 2498.628 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.318      ;
; 2498.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.317      ;
; 2498.639 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.307      ;
; 2498.648 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.226      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.000      ; 1.378      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.070     ; 1.248      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.377 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.374      ; 2.004      ;
; 2.388 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.348      ; 1.967      ;
; 2.472 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.348      ; 1.883      ;
; 2.481 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.678      ; 2.204      ;
; 2.503 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.601      ; 2.105      ;
; 2.533 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.442      ; 1.916      ;
; 2.582 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.678      ; 2.103      ;
; 2.627 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.782      ; 2.162      ;
; 2.636 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.782      ; 2.153      ;
; 2.653 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.341      ; 1.695      ;
; 2.653 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.341      ; 1.695      ;
; 2.664 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.782      ; 2.125      ;
; 2.699 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.421      ; 1.729      ;
; 2.732 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.340      ; 1.615      ;
; 2.740 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.340      ; 1.607      ;
; 2.760 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.782      ; 2.029      ;
; 2.803 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.341      ; 1.545      ;
; 2.844 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.374      ; 1.537      ;
; 2.852 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.374      ; 1.529      ;
; 2.870 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.374      ; 1.511      ;
; 2.927 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.683      ; 1.763      ;
; 2.931 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.386      ; 1.462      ;
; 2.931 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.386      ; 1.462      ;
; 3.115 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.606      ; 1.498      ;
; 5.542 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.896      ; 1.871      ;
; 5.750 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.896      ; 1.663      ;
; 5.837 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.928      ; 1.608      ;
; 6.002 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.653      ; 1.168      ;
; 6.066 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.928      ; 1.379      ;
; 6.131 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[13]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.907      ; 1.293      ;
; 6.143 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[12]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.690      ; 1.064      ;
; 6.258 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.638      ; 0.897      ;
; 6.532 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.638      ; 0.623      ;
; 6.537 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.638      ; 0.618      ;
; 6.941 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.873      ; 0.449      ;
; 7.016 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.873      ; 0.374      ;
; 8.590 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 4.147      ;
; 8.594 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 4.143      ;
; 8.658 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 4.035      ;
; 8.658 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 4.079      ;
; 8.662 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 4.031      ;
; 8.662 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 4.075      ;
; 8.684 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.203      ;
; 8.688 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.199      ;
; 8.726 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.967      ;
; 8.726 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 4.011      ;
; 8.730 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.963      ;
; 8.730 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 4.007      ;
; 8.752 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.135      ;
; 8.756 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.131      ;
; 8.763 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.124      ;
; 8.767 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.120      ;
; 8.794 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.899      ;
; 8.794 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 3.943      ;
; 8.798 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.895      ;
; 8.798 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 3.939      ;
; 8.820 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.067      ;
; 8.824 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.063      ;
; 8.831 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.056      ;
; 8.835 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 4.052      ;
; 8.839 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.174     ; 4.014      ;
; 8.843 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.174     ; 4.010      ;
; 8.858 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.930      ;
; 8.862 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.926      ;
; 8.862 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.831      ;
; 8.862 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 3.875      ;
; 8.866 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.827      ;
; 8.866 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 3.871      ;
; 8.888 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.999      ;
; 8.892 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[16]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.995      ;
; 8.896 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.173     ; 3.958      ;
; 8.899 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.988      ;
; 8.900 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.173     ; 3.954      ;
; 8.903 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.984      ;
; 8.907 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.174     ; 3.946      ;
; 8.908 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.024     ; 4.095      ;
; 8.911 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.174     ; 3.942      ;
; 8.912 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.024     ; 4.091      ;
; 8.920 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.475      ; 4.582      ;
; 8.926 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.862      ;
; 8.927 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.861      ;
; 8.930 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.858      ;
; 8.930 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.763      ;
; 8.930 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 3.807      ;
; 8.931 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.857      ;
; 8.934 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.334     ; 3.759      ;
; 8.934 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.290     ; 3.803      ;
; 8.948 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.475      ; 4.554      ;
; 8.956 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[15]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.931      ;
; 8.960 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[14]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.927      ;
; 8.964 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.173     ; 3.890      ;
; 8.967 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.920      ;
; 8.968 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.173     ; 3.886      ;
; 8.971 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Iacc[16]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.140     ; 3.916      ;
; 8.975 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.174     ; 3.878      ;
; 8.976 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.024     ; 4.027      ;
; 8.979 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.174     ; 3.874      ;
; 8.980 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.024     ; 4.023      ;
; 8.984 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.475      ; 4.518      ;
; 8.985 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.230     ; 3.812      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.576 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.108     ; 1.178      ;
; 2.583 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.109     ; 1.170      ;
; 2.625 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.036     ; 1.316      ;
; 2.630 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.129      ;
; 2.633 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.140      ;
; 2.644 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.114      ;
; 2.660 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.099      ;
; 2.662 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.097      ;
; 2.674 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.111     ; 1.077      ;
; 2.675 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.083      ;
; 2.675 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.098      ;
; 2.681 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.077      ;
; 2.684 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.075      ;
; 2.686 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.072      ;
; 2.686 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 1.070      ;
; 2.689 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.084      ;
; 2.693 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.065      ;
; 2.694 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.079      ;
; 2.696 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.062      ;
; 2.696 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.076     ; 1.090      ;
; 2.697 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 1.086      ;
; 2.697 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 1.086      ;
; 2.698 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.075      ;
; 2.699 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.074      ;
; 2.699 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.060      ;
; 2.702 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.071      ;
; 2.703 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.070      ;
; 2.704 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 1.081      ;
; 2.705 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.068      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 1.075      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 1.075      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.036     ; 1.231      ;
; 2.711 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 1.074      ;
; 2.711 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.062      ;
; 2.712 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.047      ;
; 2.716 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.042      ;
; 2.718 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 1.067      ;
; 2.718 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.076     ; 1.068      ;
; 2.721 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.076     ; 1.065      ;
; 2.723 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 1.046      ;
; 2.725 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.104     ; 1.033      ;
; 2.736 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 1.020      ;
; 2.739 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 1.030      ;
; 2.740 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 1.041      ;
; 2.741 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 1.028      ;
; 2.746 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 1.027      ;
; 2.753 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 1.006      ;
; 2.755 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 1.030      ;
; 2.764 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 1.019      ;
; 2.777 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 1.006      ;
; 2.787 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 0.972      ;
; 2.793 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.974      ;
; 2.793 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 0.980      ;
; 2.797 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.972      ;
; 2.805 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 0.978      ;
; 2.815 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.941      ;
; 2.819 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.950      ;
; 2.819 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.950      ;
; 2.821 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.948      ;
; 2.824 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.932      ;
; 2.825 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.076     ; 0.961      ;
; 2.832 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.935      ;
; 2.833 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.934      ;
; 2.835 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.921      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.931      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.933      ;
; 2.838 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.076     ; 0.948      ;
; 2.839 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 0.946      ;
; 2.842 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.914      ;
; 2.846 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.921      ;
; 2.846 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.923      ;
; 2.847 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.920      ;
; 2.847 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.934      ;
; 2.850 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.931      ;
; 2.855 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.912      ;
; 2.859 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.897      ;
; 2.860 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.907      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.906      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.895      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.906      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.918      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.918      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.920      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.101     ; 0.898      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 0.922      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.904      ;
; 2.864 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.101     ; 0.897      ;
; 2.867 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.902      ;
; 2.867 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.889      ;
; 2.867 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 0.889      ;
; 2.868 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.899      ;
; 2.871 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.898      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.197     ; 0.790      ;
; 2.882 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.899      ;
; 2.882 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 0.903      ;
; 2.885 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.894      ;
; 2.885 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.107     ; 0.870      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.889      ;
; 2.893 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.886      ;
; 2.899 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.077     ; 0.886      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.687 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.257     ; 1.033      ;
; 2.726 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.340     ; 0.796      ;
; 2.734 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.811      ;
; 2.741 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.810      ;
; 2.744 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.345     ; 0.773      ;
; 2.745 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.345     ; 0.772      ;
; 2.745 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.313     ; 0.804      ;
; 2.753 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.338     ; 0.771      ;
; 2.753 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.340     ; 0.769      ;
; 2.753 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.338     ; 0.771      ;
; 2.754 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.793      ;
; 2.755 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.792      ;
; 2.758 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.789      ;
; 2.761 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.258     ; 0.958      ;
; 2.764 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.781      ;
; 2.770 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.775      ;
; 2.771 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.774      ;
; 2.772 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.775      ;
; 2.772 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.775      ;
; 2.781 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.764      ;
; 2.781 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.764      ;
; 2.786 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.313     ; 0.763      ;
; 2.794 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.846      ;
; 2.799 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.754      ;
; 2.812 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 1.008      ;
; 2.816 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.737      ;
; 2.827 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.811      ;
; 2.835 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.258     ; 0.884      ;
; 2.841 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.797      ;
; 2.852 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 0.874      ;
; 2.852 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 0.784      ;
; 2.856 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.258     ; 0.863      ;
; 2.858 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 0.778      ;
; 2.861 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.777      ;
; 2.861 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.777      ;
; 2.871 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.258     ; 0.848      ;
; 2.872 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 0.764      ;
; 2.876 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.671      ;
; 2.876 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.671      ;
; 2.879 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.759      ;
; 2.883 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 0.664      ;
; 2.886 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.659      ;
; 2.903 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 0.642      ;
; 2.905 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 0.820      ;
; 2.906 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.645      ;
; 2.912 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.641      ;
; 2.913 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.306     ; 0.643      ;
; 2.924 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.627      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.628      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.627      ;
; 2.929 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 0.799      ;
; 2.929 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.624      ;
; 2.930 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.306     ; 0.626      ;
; 2.931 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.306     ; 0.625      ;
; 2.932 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.313     ; 0.617      ;
; 2.935 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.289     ; 0.753      ;
; 2.938 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.347     ; 0.577      ;
; 2.940 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.165     ; 0.872      ;
; 2.941 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.168     ; 0.868      ;
; 2.942 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.309     ; 0.611      ;
; 2.948 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.253     ; 0.776      ;
; 2.949 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.851      ;
; 2.959 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.841      ;
; 2.965 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.586      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 0.668      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.583      ;
; 2.971 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.308     ; 0.583      ;
; 2.972 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 0.664      ;
; 2.973 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.308     ; 0.581      ;
; 2.976 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.165     ; 0.836      ;
; 2.976 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.575      ;
; 2.980 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 0.656      ;
; 2.980 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 0.838      ;
; 2.982 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.818      ;
; 2.987 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.813      ;
; 2.993 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.254     ; 0.730      ;
; 2.995 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.643      ;
; 2.997 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 0.733      ;
; 3.002 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.224     ; 0.636      ;
; 3.004 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.796      ;
; 3.005 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.795      ;
; 3.010 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 0.720      ;
; 3.035 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.284     ; 0.658      ;
; 3.036 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.347     ; 0.479      ;
; 3.036 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.160     ; 0.781      ;
; 3.045 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.256     ; 0.676      ;
; 3.047 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.256     ; 0.674      ;
; 3.051 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 0.674      ;
; 3.056 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 0.669      ;
; 3.067 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.165     ; 0.745      ;
; 3.067 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.484      ;
; 3.068 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.732      ;
; 3.069 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.179     ; 0.729      ;
; 3.072 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.177     ; 0.728      ;
; 3.072 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.479      ;
; 3.075 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.165     ; 0.737      ;
; 3.075 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.308     ; 0.479      ;
; 3.086 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.311     ; 0.465      ;
; 3.086 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 0.639      ;
; 3.087 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.256     ; 0.634      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.447 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.209      ; 3.430      ;
; 3.528 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.309      ; 3.553      ;
; 3.535 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.299      ; 3.366      ;
; 3.541 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.303      ; 3.532      ;
; 3.561 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.309      ; 3.519      ;
; 3.587 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.305      ; 3.490      ;
; 3.678 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.307      ; 3.400      ;
; 3.682 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.299      ; 3.382      ;
; 3.771 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.300      ; 3.294      ;
; 3.822 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.299      ; 3.243      ;
; 3.912 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.196      ; 3.043      ;
; 4.168 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.297      ; 2.894      ;
; 4.195 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.298      ; 2.868      ;
; 8.346 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.306      ; 3.562      ;
; 8.633 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.306      ; 3.439      ;
; 8.665 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.306      ; 3.406      ;
; 8.719 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.209      ; 3.158      ;
; 8.746 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.309      ; 3.335      ;
; 8.768 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.307      ; 3.304      ;
; 8.813 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.303      ; 3.260      ;
; 8.834 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.309      ; 3.246      ;
; 8.838 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.304      ; 3.231      ;
; 8.860 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.305      ; 3.217      ;
; 8.895 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.305      ; 3.175      ;
; 8.971 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.307      ; 3.107      ;
; 9.070 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.196      ; 2.885      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 8.963  ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.231     ; 5.386      ;
; 9.440  ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.178     ; 4.962      ;
; 9.469  ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.178     ; 4.933      ;
; 9.834  ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.193     ; 4.553      ;
; 11.014 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.458     ; 3.108      ;
; 11.178 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.422     ; 2.980      ;
; 11.250 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.422     ; 2.908      ;
; 11.411 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.178     ; 2.991      ;
; 11.810 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.480     ; 2.290      ;
; 11.812 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.480     ; 2.288      ;
; 11.844 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.446     ; 2.290      ;
; 11.846 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.446     ; 2.288      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.322 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.562      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.562      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.562      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.562      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.562      ;
; 97.322 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.562      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.543      ;
; 97.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.491      ;
; 97.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.491      ;
; 97.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.491      ;
; 97.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.491      ;
; 97.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.491      ;
; 97.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 2.491      ;
; 97.399 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.553      ;
; 97.402 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.550      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.407 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 2.472      ;
; 97.440 ; counter[1]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.048      ; 2.595      ;
; 97.452 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.499      ;
; 97.474 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 2.413      ;
; 97.484 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.468      ;
; 97.485 ; counter[0]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.048      ; 2.550      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.467      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.488 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.464      ;
; 97.504 ; counter[3]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.048      ; 2.531      ;
; 97.525 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.426      ;
; 97.530 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.421      ;
; 97.534 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.417      ;
; 97.535 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.157     ; 2.295      ;
; 97.535 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.157     ; 2.295      ;
; 97.535 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.157     ; 2.295      ;
; 97.535 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.157     ; 2.295      ;
; 97.535 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.157     ; 2.295      ;
; 97.535 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.157     ; 2.295      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.538 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.413      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 2.342      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.549 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.276      ;
; 97.554 ; counter[2]                                         ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.048      ; 2.481      ;
; 97.556 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.396      ;
; 97.570 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.382      ;
; 97.570 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.382      ;
; 97.570 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.382      ;
; 97.570 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.382      ;
; 97.570 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.382      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.065 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.045     ; 1.897      ;
; 2498.107 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 1.794      ;
; 2498.110 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 1.788      ;
; 2498.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.214      ; 2.085      ;
; 2498.147 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.214      ; 2.074      ;
; 2498.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 1.638      ;
; 2498.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 1.627      ;
; 2498.283 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 1.618      ;
; 2498.285 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 1.613      ;
; 2498.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 1.612      ;
; 2498.288 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.045     ; 1.674      ;
; 2498.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.094     ; 1.597      ;
; 2498.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.356     ; 1.325      ;
; 2498.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.045     ; 1.631      ;
; 2498.377 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 1.498      ;
; 2498.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 1.462      ;
; 2498.420 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 1.455      ;
; 2498.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.029     ; 1.548      ;
; 2498.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.029     ; 1.548      ;
; 2498.462 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.154     ; 1.413      ;
; 2498.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.364     ; 1.168      ;
; 2498.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 1.419      ;
; 2498.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.020     ; 1.503      ;
; 2498.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.131     ; 1.412      ;
; 2498.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.020     ; 1.501      ;
; 2498.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.094     ; 1.418      ;
; 2498.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.045     ; 1.464      ;
; 2498.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 1.736      ;
; 2498.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 1.736      ;
; 2498.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 1.725      ;
; 2498.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 1.725      ;
; 2498.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 1.386      ;
; 2498.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 1.384      ;
; 2498.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.428      ;
; 2498.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.239      ; 1.691      ;
; 2498.557 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.239      ; 1.689      ;
; 2498.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.239      ; 1.680      ;
; 2498.568 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.239      ; 1.678      ;
; 2498.589 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 1.312      ;
; 2498.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 1.281      ;
; 2498.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 1.263      ;
; 2498.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.364     ; 1.002      ;
; 2498.642 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.450     ; 0.915      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 1.252      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 1.250      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.653 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.029     ; 1.325      ;
; 2498.653 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.029     ; 1.325      ;
; 2498.656 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 1.243      ;
; 2498.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.247      ;
; 2498.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 1.247      ;
; 2498.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.029     ; 1.290      ;
; 2498.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.029     ; 1.290      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.100 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.980      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2602.382 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.074     ; 1.697      ;
; 2603.251 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 0.829      ;
; 2603.275 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 0.805      ;
; 2603.421 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 0.659      ;
; 5205.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.528      ;
; 5205.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.528      ;
; 5205.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.528      ;
; 5205.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.528      ;
; 5205.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.528      ;
; 5205.756 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.528      ;
; 5205.757 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.527      ;
; 5205.757 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.527      ;
; 5205.757 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.527      ;
; 5205.757 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.527      ;
; 5205.767 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.517      ;
; 5205.767 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.517      ;
; 5205.767 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.517      ;
; 5205.767 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.517      ;
; 5205.767 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.517      ;
; 5205.767 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.517      ;
; 5205.768 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.516      ;
; 5205.768 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.516      ;
; 5205.768 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.516      ;
; 5205.768 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.516      ;
; 5205.920 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.364      ;
; 5205.920 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.364      ;
; 5205.920 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.364      ;
; 5205.920 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.364      ;
; 5205.920 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.364      ;
; 5205.920 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.364      ;
; 5205.921 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.363      ;
; 5205.921 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.363      ;
; 5205.921 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.363      ;
; 5205.921 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.363      ;
; 5205.966 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.318      ;
; 5205.966 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.318      ;
; 5205.966 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.318      ;
; 5205.966 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.318      ;
; 5205.966 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.318      ;
; 5205.966 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.318      ;
; 5205.967 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.967 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.967 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.967 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.984 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.293      ;
; 5205.989 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.295      ;
; 5205.989 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.295      ;
; 5205.989 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.295      ;
; 5205.989 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.295      ;
; 5205.989 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.295      ;
; 5205.989 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.295      ;
; 5205.990 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.294      ;
; 5205.990 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.294      ;
; 5205.990 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.294      ;
; 5205.990 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.294      ;
; 5206.019 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.258      ;
; 5206.022 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.262      ;
; 5206.022 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.262      ;
; 5206.022 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.262      ;
; 5206.022 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.262      ;
; 5206.022 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.262      ;
; 5206.022 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.262      ;
; 5206.023 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.032 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.245      ;
; 5206.042 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.235      ;
; 5206.053 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.224      ;
; 5206.073 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.204      ;
; 5206.078 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.199      ;
; 5206.124 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.153      ;
; 5206.136 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.141      ;
; 5206.154 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.123      ;
; 5206.157 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.120      ;
; 5206.165 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.112      ;
; 5206.178 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.099      ;
; 5206.186 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.043     ; 2.091      ;
; 5206.189 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.095      ;
; 5206.189 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.095      ;
; 5206.189 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.095      ;
; 5206.189 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.095      ;
; 5206.189 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.095      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.208 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.077      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.266 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.019      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.359 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.925      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.410 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.875      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.417 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.867      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.431 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.854      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.456 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.829      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.463 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.822      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.469 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.816      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.561 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.723      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.721      ;
; 33329.570 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.715      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.092 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.155      ; 0.331      ;
; 0.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.175      ; 0.401      ;
; 0.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.234      ; 0.484      ;
; 0.150 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.155      ; 0.389      ;
; 0.167 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                            ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.155      ; 0.406      ;
; 0.173 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                   ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.393      ;
; 0.176 ; transmitter:transmitter_inst|tx_IQ_data[8]                                                                                         ; transmitter:transmitter_inst|fir_q[8]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.314      ;
; 0.177 ; transmitter:transmitter_inst|tx_IQ_data[1]                                                                                         ; transmitter:transmitter_inst|fir_q[1]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.315      ;
; 0.178 ; receiver:receiver_rx_inst|cordic:cordic_inst|X[9][18]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|X[10][18]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.123      ; 0.385      ;
; 0.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.485      ;
; 0.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.499      ;
; 0.188 ; transmitter:transmitter_inst|tx_IQ_data[3]                                                                                         ; transmitter:transmitter_inst|fir_q[3]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; transmitter:transmitter_inst|tx_IQ_data[6]                                                                                         ; transmitter:transmitter_inst|fir_q[6]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; transmitter:transmitter_inst|tx_IQ_data[7]                                                                                         ; transmitter:transmitter_inst|fir_q[7]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.390      ;
; 0.190 ; transmitter:transmitter_inst|tx_IQ_data[5]                                                                                         ; transmitter:transmitter_inst|fir_q[5]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; transmitter:transmitter_inst|tx_IQ_data[31]                                                                                        ; transmitter:transmitter_inst|fir_i[15]                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; transmitter:transmitter_inst|tx_IQ_data[4]                                                                                         ; transmitter:transmitter_inst|fir_q[4]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.316      ;
; 0.195 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][22]                                                                      ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][22]                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.120      ; 0.399      ;
; 0.197 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[8]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][1]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][1]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.317      ;
; 0.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.318      ;
; 0.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.325      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 0.392      ;
; 0.196 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.220 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 0.402      ;
; 0.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.334      ;
; 0.225 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.336      ;
; 0.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.380      ;
; 0.237 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.347      ;
; 0.237 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 0.497      ;
; 0.238 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.348      ;
; 0.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.086      ; 0.408      ;
; 0.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 0.506      ;
; 0.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 0.507      ;
; 0.253 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.398      ;
; 0.256 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 0.516      ;
; 0.259 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.372      ;
; 0.263 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.374      ;
; 0.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.044      ; 0.395      ;
; 0.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.044      ; 0.398      ;
; 0.272 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.044      ; 0.400      ;
; 0.279 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 0.539      ;
; 0.290 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.401      ;
; 0.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.391      ;
; 0.292 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.437      ;
; 0.292 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.403      ;
; 0.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.439      ;
; 0.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.395      ;
; 0.297 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.387      ;
; 0.298 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.443      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.444      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.418      ;
; 0.306 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.061     ; 0.329      ;
; 0.309 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.109      ; 0.522      ;
; 0.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.400      ;
; 0.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.400      ;
; 0.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.459      ;
; 0.324 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.414      ;
; 0.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.438      ;
; 0.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.439      ;
; 0.326 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.436      ;
; 0.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.438      ;
; 0.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.439      ;
; 0.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.441      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.442      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.445      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.443      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.443      ;
; 0.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.445      ;
; 0.338 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.449      ;
; 0.338 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.448      ;
; 0.341 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.451      ;
; 0.346 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.158      ; 0.588      ;
; 0.347 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.086      ; 0.517      ;
; 0.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.441      ;
; 0.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.441      ;
; 0.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.213      ; 0.671      ;
; 0.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.483      ;
; 0.362 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 0.544      ;
; 0.362 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.058     ; 0.388      ;
; 0.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.213      ; 0.685      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.194      ; 0.669      ;
; 0.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.513      ;
; 0.372 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.061     ; 0.395      ;
; 0.373 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.044      ; 0.501      ;
; 0.380 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.490      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.213      ; 0.697      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.186      ; 0.670      ;
; 0.381 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.158      ; 0.623      ;
; 0.381 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.058     ; 0.407      ;
; 0.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.474      ;
; 0.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.213      ; 0.701      ;
; 0.393 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.503      ;
; 0.396 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.061     ; 0.419      ;
; 0.396 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.506      ;
; 0.398 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.186      ; 0.688      ;
; 0.399 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.158      ; 0.641      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.217 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.535      ;
; 0.218 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.259 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.296 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.625      ;
; 0.307 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.628      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.325 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.643      ;
; 0.326 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.644      ;
; 0.332 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.650      ;
; 0.334 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.411 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.729      ;
; 0.417 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.735      ;
; 0.433 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.751      ;
; 0.444 ; profile:profile_CW|timer[17]        ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.448 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.454 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.582      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.583      ;
; 0.457 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.257 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.268 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.302 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.323 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.442      ;
; 0.327 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.351 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.471      ;
; 0.370 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.490      ;
; 0.371 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.492      ;
; 0.452 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.460 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.473 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.592      ;
; 0.473 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.504 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.624      ;
; 0.515 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.640      ;
; 0.523 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.646      ;
; 0.528 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.536 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.655      ;
; 0.539 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.658      ;
; 0.558 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.678      ;
; 0.581 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.700      ;
; 0.581 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.701      ;
; 0.582 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.703      ;
; 0.586 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.706      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.322      ;
; 0.208 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.328      ;
; 0.264 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.382      ;
; 0.283 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.403      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.416      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.416      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.421      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.321 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.440      ;
; 0.332 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.452      ;
; 0.338 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.340 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.451      ;
; 0.359 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.479      ;
; 0.381 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 0.504      ;
; 0.411 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.103      ; 0.598      ;
; 0.413 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.533      ;
; 0.414 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.103      ; 0.601      ;
; 0.415 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.524      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.199 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.318      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.213 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.175      ; 0.472      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.016      ; 0.318      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.016      ; 0.318      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.328      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.222 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.175      ; 0.481      ;
; 0.248 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 0.000        ; -0.006     ; 0.326      ;
; 0.251 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.388      ;
; 0.251 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.017     ; 0.318      ;
; 0.251 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.017     ; 0.318      ;
; 0.251 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.017     ; 0.318      ;
; 0.253 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.017     ; 0.320      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.372      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.375      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.375      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.375      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.373      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; -0.031     ; 0.316      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.264 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.375      ;
; 0.264 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.376      ;
; 0.264 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; -0.031     ; 0.318      ;
; 0.265 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; -0.031     ; 0.318      ;
; 0.265 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.395      ;
; 0.265 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.393      ;
; 0.268 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.379      ;
; 0.270 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.397      ;
; 0.275 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.382      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.030      ; 0.307      ;
; 0.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.030      ; 0.307      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.314      ;
; 0.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.373      ;
; 0.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.396      ;
; 0.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.403      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.427      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.488      ;
; 0.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.030      ; 0.501      ;
; 0.390 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.503      ;
; 0.431 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.544      ;
; 0.445 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 0.846      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.568      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.619      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 0.890      ;
; 0.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.188     ; 0.398      ;
; 0.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.623      ;
; 0.518 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.412      ;
; 0.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.023      ; 0.647      ;
; 0.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.415      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.420      ;
; 0.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.647      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.648      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.429      ;
; 0.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.432      ;
; 0.539 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.023      ; 0.666      ;
; 0.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 0.946      ;
; 0.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 0.954      ;
; 0.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.247      ; 0.915      ;
; 0.575 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.117      ; 0.776      ;
; 0.575 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.024     ; 0.655      ;
; 0.577 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.117      ; 0.778      ;
; 0.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 0.981      ;
; 0.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 0.771      ;
; 0.595 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.021     ; 0.678      ;
; 0.597 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.017      ; 0.698      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 0.781      ;
; 0.602 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.021     ; 0.685      ;
; 0.606 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.025     ; 0.685      ;
; 0.610 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.049     ; 0.665      ;
; 0.617 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.049     ; 0.672      ;
; 0.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.522      ;
; 0.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.760      ;
; 0.631 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.763      ;
; 0.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.764      ;
; 0.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 0.822      ;
; 0.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.760      ;
; 0.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.541      ;
; 0.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.024      ; 0.775      ;
; 0.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 1.053      ;
; 0.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.774      ;
; 0.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.781      ;
; 0.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.774      ;
; 0.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.787      ;
; 0.681 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.813      ;
; 0.684 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.817      ;
; 0.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.788      ;
; 0.694 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.325      ; 1.123      ;
; 0.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 1.099      ;
; 0.703 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.025     ; 0.782      ;
; 0.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.820      ;
; 0.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 1.109      ;
; 0.712 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.188     ; 0.608      ;
; 0.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.276      ; 1.098      ;
; 0.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.020     ; 0.813      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.847      ;
; 0.743 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.025     ; 0.822      ;
; 0.743 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.024     ; 0.823      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.294     ; 0.534      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.190     ; 0.641      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.093      ; 0.924      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.272      ; 1.123      ;
; 0.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 0.942      ;
; 0.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 1.163      ;
; 0.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.023      ; 0.896      ;
; 0.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.928      ;
; 0.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 0.900      ;
; 0.772 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 0.901      ;
; 0.798 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.930      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.117      ; 1.001      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.117      ; 1.002      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.936      ;
; 0.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.001     ; 0.908      ;
; 0.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.278     ; 0.620      ;
; 0.816 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.929      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 1.002      ;
; 0.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.000      ; 0.928      ;
; 0.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 1.239      ;
; 0.842 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.003      ; 0.949      ;
; 0.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.020     ; 0.957      ;
; 0.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.024      ; 1.002      ;
; 0.884 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 1.065      ;
; 0.885 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.271      ; 1.260      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.269 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.006      ; 0.389      ;
; 0.270 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.006      ; 0.390      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.094      ; 0.597      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.081      ; 0.696      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.082      ; 0.702      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.081      ; 0.714      ;
; 0.564 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.070      ; 0.541      ;
; 0.581 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.541      ;
; 0.590 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.550      ;
; 0.598 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.558      ;
; 0.599 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.705      ;
; 0.606 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.042      ; 0.555      ;
; 0.648 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.081      ; 0.843      ;
; 0.661 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.080      ; 0.855      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.623      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.629      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.629      ;
; 0.671 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.642      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.643      ;
; 0.675 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.635      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.649      ;
; 0.679 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.650      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.640      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.655      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.644      ;
; 0.693 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.653      ;
; 0.703 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.070      ; 0.680      ;
; 0.703 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.663      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.070      ; 0.691      ;
; 0.718 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.041      ; 0.666      ;
; 0.719 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.051      ; 0.677      ;
; 0.722 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.682      ;
; 0.727 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.070      ; 0.704      ;
; 0.728 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.679      ;
; 0.732 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.683      ;
; 0.735 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.682      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.687      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.688      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.684      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.688      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.685      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.689      ;
; 0.739 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.070      ; 0.716      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.691      ;
; 0.744 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.703      ;
; 0.744 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.691      ;
; 0.806 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.067      ; 0.780      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.776      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.063      ; 0.779      ;
; 0.811 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.779      ;
; 0.814 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.782      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.039      ; 0.764      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.067      ; 0.792      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.779      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.783      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.091      ; 1.029      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.048     ; 0.683      ;
; 0.827 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.795      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.787      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.063      ; 0.802      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.800      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.784      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.778      ;
; 0.834 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.063      ; 0.804      ;
; 0.835 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.063      ; 0.805      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.793      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.046      ; 0.789      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.067      ; 0.810      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.794      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.794      ;
; 0.838 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.783      ;
; 0.839 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.796      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.800      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.798      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.786      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.803      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.067      ; 0.821      ;
; 0.848 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.068      ; 0.823      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.808      ;
; 0.850 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.795      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.809      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.809      ;
; 0.856 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.815      ;
; 0.856 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.801      ;
; 0.858 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.815      ;
; 0.859 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.818      ;
; 0.862 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.819      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.812      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.810      ;
; 0.866 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.068      ; 0.841      ;
; 0.867 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.826      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.831      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 0.819      ;
; 0.879 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.838      ;
; 0.881 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.852      ;
; 0.888 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.057      ; 0.852      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.091      ; 1.095      ;
; 0.897 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.042      ; 0.846      ;
; 0.900 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.871      ;
; 0.901 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.067      ; 0.875      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.320 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.416      ; 2.841      ;
; 0.349 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.300      ; 2.754      ;
; 0.443 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.414      ; 2.962      ;
; 0.464 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.418      ; 2.987      ;
; 0.474 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.418      ; 2.997      ;
; 0.481 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.412      ; 2.998      ;
; 0.514 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.400      ; 3.019      ;
; 0.516 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.314      ; 2.935      ;
; 0.569 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.399      ; 3.073      ;
; 0.602 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.401      ; 3.108      ;
; 0.642 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.402      ; 3.149      ;
; 0.712 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.401      ; 3.218      ;
; 0.716 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.400      ; 3.221      ;
; 5.199 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.407      ; 2.731      ;
; 5.224 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.406      ; 2.755      ;
; 5.380 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.408      ; 2.913      ;
; 5.490 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.408      ; 3.023      ;
; 5.494 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.300      ; 2.919      ;
; 5.555 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.416      ; 3.096      ;
; 5.600 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.409      ; 3.134      ;
; 5.654 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.407      ; 3.186      ;
; 5.692 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.414      ; 3.231      ;
; 5.713 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.418      ; 3.256      ;
; 5.729 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.412      ; 3.266      ;
; 5.747 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.418      ; 3.290      ;
; 5.764 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.314      ; 3.203      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.415 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 0.400      ;
; 0.427 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 0.412      ;
; 0.430 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.155     ; 0.389      ;
; 0.506 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.155     ; 0.465      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.130     ; 0.499      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 0.613      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.133     ; 0.533      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 0.623      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 0.625      ;
; 0.563 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.059     ; 0.618      ;
; 0.566 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.623      ;
; 0.570 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 0.639      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.055     ; 0.631      ;
; 0.574 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.631      ;
; 0.576 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.633      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 0.562      ;
; 0.585 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.041     ; 0.658      ;
; 0.585 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.133     ; 0.566      ;
; 0.593 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.133     ; 0.574      ;
; 0.598 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.160     ; 0.552      ;
; 0.601 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 0.586      ;
; 0.612 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 0.597      ;
; 0.614 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.605      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.123     ; 0.611      ;
; 0.649 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.131     ; 0.632      ;
; 0.653 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.710      ;
; 0.656 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.713      ;
; 0.660 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 0.729      ;
; 0.660 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.040     ; 0.734      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.401      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.723      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.723      ;
; 0.672 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.410      ;
; 0.674 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.731      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.736      ;
; 0.680 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.166     ; 0.421      ;
; 0.682 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.420      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.049     ; 0.748      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 0.751      ;
; 0.685 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.423      ;
; 0.699 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.130     ; 0.683      ;
; 0.713 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.204     ; 0.416      ;
; 0.714 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.126     ; 0.702      ;
; 0.718 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.165     ; 0.667      ;
; 0.727 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.129     ; 0.712      ;
; 0.730 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.551      ;
; 0.740 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.561      ;
; 0.748 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.567      ;
; 0.748 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.128     ; 0.734      ;
; 0.758 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.577      ;
; 0.760 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.579      ;
; 0.762 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.135     ; 0.741      ;
; 0.766 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.166     ; 0.507      ;
; 0.767 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.505      ;
; 0.771 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.135     ; 0.750      ;
; 0.775 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.513      ;
; 0.778 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.166     ; 0.519      ;
; 0.780 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.135     ; 0.759      ;
; 0.784 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.522      ;
; 0.799 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.164     ; 0.542      ;
; 0.799 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.539      ;
; 0.804 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.542      ;
; 0.805 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.164     ; 0.548      ;
; 0.805 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.204     ; 0.508      ;
; 0.805 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.171     ; 0.541      ;
; 0.812 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.552      ;
; 0.814 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.554      ;
; 0.814 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.554      ;
; 0.815 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.555      ;
; 0.816 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.164     ; 0.559      ;
; 0.829 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.561      ;
; 0.830 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.169     ; 0.568      ;
; 0.834 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.038     ; 0.910      ;
; 0.841 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.573      ;
; 0.844 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.578      ;
; 0.846 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.580      ;
; 0.846 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.667      ;
; 0.847 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.581      ;
; 0.850 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.671      ;
; 0.853 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.674      ;
; 0.853 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.672      ;
; 0.856 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.675      ;
; 0.858 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.088     ; 0.677      ;
; 0.860 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.135     ; 0.839      ;
; 0.862 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.683      ;
; 0.873 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.694      ;
; 0.904 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.084     ; 0.727      ;
; 0.907 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.647      ;
; 0.911 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.134     ; 0.891      ;
; 0.918 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.167     ; 0.658      ;
; 0.933 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.665      ;
; 0.939 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.671      ;
; 0.940 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.171     ; 0.676      ;
; 0.942 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.674      ;
; 0.942 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.676      ;
; 0.943 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.677      ;
; 0.945 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.677      ;
; 0.946 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.680      ;
; 0.948 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.175     ; 0.680      ;
; 0.951 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.173     ; 0.685      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.727  ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.364     ; 2.173      ;
; 9.729  ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.364     ; 2.175      ;
; 9.759  ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.396     ; 2.173      ;
; 9.760  ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.396     ; 2.174      ;
; 10.061 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.106     ; 2.765      ;
; 10.211 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.341     ; 2.680      ;
; 10.292 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.341     ; 2.761      ;
; 10.442 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.375     ; 2.877      ;
; 11.267 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.121     ; 3.956      ;
; 11.566 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.106     ; 4.270      ;
; 11.602 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.106     ; 4.306      ;
; 12.023 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.158     ; 4.675      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.532 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.114      ; 1.559      ;
; 2.535 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.567      ;
; 2.546 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.128      ; 1.559      ;
; 2.546 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.128      ; 1.559      ;
; 2.546 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.128      ; 1.559      ;
; 2.546 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.128      ; 1.559      ;
; 2.546 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.128      ; 1.559      ;
; 2.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.134      ; 1.561      ;
; 2.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.134      ; 1.561      ;
; 2.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.134      ; 1.561      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.551 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.138      ; 1.564      ;
; 2.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.136      ; 1.560      ;
; 2.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.136      ; 1.560      ;
; 2.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.136      ; 1.560      ;
; 2.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.136      ; 1.560      ;
; 2.553 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.136      ; 1.560      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.137      ; 1.559      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.147      ; 1.561      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.553      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.154      ; 1.557      ;
; 2.574 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.561      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.559      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.559      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.559      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.559      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.559      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.559      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.560      ;
; 2.638 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.220      ; 1.559      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.382 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.554      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.383 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.558      ;
; 98.397 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 1.552      ;
; 98.397 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 1.552      ;
; 98.397 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 1.552      ;
; 98.397 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 1.552      ;
; 98.397 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 1.552      ;
; 98.397 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 1.552      ;
; 98.430 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.003     ; 1.554      ;
; 98.430 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.003     ; 1.554      ;
; 98.430 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.003     ; 1.554      ;
; 98.477 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.048      ; 1.558      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.984      ; 1.430      ;
; 0.371 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.940      ; 1.425      ;
; 0.371 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.940      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.934      ; 1.425      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.388 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.920      ; 1.422      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.397 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.909      ; 1.420      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.901      ; 1.413      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.897      ; 1.415      ;
; 0.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.381      ; 1.418      ;
; 0.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.381      ; 1.418      ;
; 0.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.381      ; 1.418      ;
; 0.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.381      ; 1.418      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.182 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.151      ; 1.417      ;
; 1.235 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.416      ;
; 1.235 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.416      ;
; 1.235 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.293 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 1.416      ;
; 1.297 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.414      ;
; 1.297 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.414      ;
; 1.297 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.414      ;
; 1.297 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.414      ;
; 1.297 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.414      ;
; 1.297 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.414      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
; 1.310 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.023      ; 1.417      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 23.087 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -0.011    ; 0.092 ; 1.007    ; 0.332   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.400  ; 0.185 ; N/A      ; N/A     ; 2603.373            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33323.962 ; 0.187 ; N/A      ; N/A     ; 16665.873           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.692     ; 0.320 ; N/A      ; N/A     ; 4.385               ;
;  ad9866_clk                                                  ; 2.377     ; 0.092 ; N/A      ; N/A     ; 5.460               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 93.967    ; 0.187 ; 96.517   ; 1.182   ; 49.225              ;
;  spi_ce0                                                     ; -0.011    ; 0.172 ; N/A      ; N/A     ; 1249.002            ;
;  spi_ce1                                                     ; 2495.520  ; 0.193 ; N/A      ; N/A     ; 1248.973            ;
;  spi_sck                                                     ; 0.200     ; 0.189 ; 1.007    ; 0.332   ; 31.011              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.650     ; 0.269 ; N/A      ; N/A     ; 1249.345            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.706     ; 0.415 ; N/A      ; N/A     ; 1249.339            ;
;  virt_ad9866_txclk                                           ; 3.664     ; 9.727 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; -0.011    ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; -0.011    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pistrobe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 13         ; 13         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463222     ; 0          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 439        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 91         ; 91         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2842       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 110        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 13         ; 13         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463222     ; 0          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 439        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 91         ; 91         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2842       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 110        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 192        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 192        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat Jul 07 16:11:19 2018
Info: Command: quartus_sta radioberry -c radioberry-10CL016
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ngk1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(98): reset_handler:reset_handler_inst|reset~_Duplicate_1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 98
Warning (332049): Ignored set_max_delay at radioberry.sdc(98): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 98
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx_inst|rdata[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 98
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.077               0.000 spi_ce0 
    Info (332119):     0.200               0.000 spi_sck 
    Info (332119):     0.650               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.706               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.692               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.947               0.000 ad9866_clk 
    Info (332119):     3.664               0.000 virt_ad9866_txclk 
    Info (332119):    93.967               0.000 clk_10mhz 
    Info (332119):  2495.520               0.000 spi_ce1 
    Info (332119):  2599.400               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33323.962               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 ad9866_clk 
    Info (332119):     0.447               0.000 spi_ce0 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.477               0.000 spi_ce1 
    Info (332119):     0.486               0.000 spi_sck 
    Info (332119):     0.752               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.058               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.394               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    13.364               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 1.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.007               0.000 spi_sck 
    Info (332119):    96.517               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.863               0.000 spi_sck 
    Info (332119):     2.708               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.508               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.778               0.000 ad9866_clk 
    Info (332119):    31.564               0.000 spi_sck 
    Info (332119):    49.555               0.000 clk_10mhz 
    Info (332119):  1249.339               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.345               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.526               0.000 spi_ce0 
    Info (332119):  1249.544               0.000 spi_ce1 
    Info (332119):  2603.373               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.873               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 19.014 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.011              -0.011 spi_ce0 
    Info (332119):     0.476               0.000 spi_sck 
    Info (332119):     0.691               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.707               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.785               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.988               0.000 ad9866_clk 
    Info (332119):     5.148               0.000 virt_ad9866_txclk 
    Info (332119):    94.249               0.000 clk_10mhz 
    Info (332119):  2495.831               0.000 spi_ce1 
    Info (332119):  2599.617               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33324.362               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 ad9866_clk 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.418               0.000 spi_ce0 
    Info (332119):     0.424               0.000 spi_ce1 
    Info (332119):     0.447               0.000 spi_sck 
    Info (332119):     0.697               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.115               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.445               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    12.515               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 1.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.339               0.000 spi_sck 
    Info (332119):    96.818               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.489               0.000 spi_sck 
    Info (332119):     2.402               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.385               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.689               0.000 ad9866_clk 
    Info (332119):    31.444               0.000 spi_sck 
    Info (332119):    49.503               0.000 clk_10mhz 
    Info (332119):  1249.383               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.414               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.449               0.000 spi_ce0 
    Info (332119):  1249.474               0.000 spi_ce1 
    Info (332119):  2603.435               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.935               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 19.538 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 spi_sck 
    Info (332119):     1.792               0.000 spi_ce0 
    Info (332119):     2.377               0.000 ad9866_clk 
    Info (332119):     2.576               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.687               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.447               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     8.963               0.000 virt_ad9866_txclk 
    Info (332119):    97.322               0.000 clk_10mhz 
    Info (332119):  2498.065               0.000 spi_ce1 
    Info (332119):  2602.100               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33329.208               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 ad9866_clk 
    Info (332119):     0.172               0.000 spi_ce0 
    Info (332119):     0.185               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 clk_10mhz 
    Info (332119):     0.189               0.000 spi_sck 
    Info (332119):     0.193               0.000 spi_ce1 
    Info (332119):     0.269               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.320               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.415               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     9.727               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.532               0.000 spi_sck 
    Info (332119):    98.382               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 spi_sck 
    Info (332119):     1.182               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.783               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.460               0.000 ad9866_clk 
    Info (332119):    31.011               0.000 spi_sck 
    Info (332119):    49.225               0.000 clk_10mhz 
    Info (332119):  1248.973               0.000 spi_ce1 
    Info (332119):  1249.002               0.000 spi_ce0 
    Info (332119):  1249.661               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.688               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2603.671               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.211               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 23.087 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Sat Jul 07 16:11:35 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


