%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/OAAO233_circuit.tex
%%
%%  Purpose:        Circuit File for OAAO233
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2019 by chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Circuit
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{31}{20}
            \usgate
            \gate[\inputs{2}]{or}{5}{17}{R}{}{}  % OR
            \gate[\inputs{4}]{and}{12}{12}{R}{}{}% AND
            \gate[\inputs{4}]{and}{12}{4}{R}{}{} % AND
            \gate[\inputs{2}]{nor}{19}{8}{R}{}{} % NOR
            \gate{not}{26}{8}{R}{}{} % NOT
            \pin{1}{1}{L}{A}     % pin A
            \wire{2}{1}{9}{1}    % wire pin A
            \pin{1}{3}{L}{A1}    % pin A1
            \wire{2}{3}{9}{3}    % wire pin A2
            \pin{1}{5}{L}{A2}    % pin A2
            \wire{2}{5}{9}{5}    % wire pin A2
            \pin{1}{7}{L}{A3}    % pin A3
            \wire{2}{7}{9}{7}    % wire pin A3
            \pin{1}{9}{L}{B}     % pin B
            \wire{2}{9}{9}{9}    % wire pin B
            \pin{1}{11}{L}{B1}   % pin B1
            \wire{2}{11}{9}{11}  % wire pin B1
            \pin{1}{13}{L}{B2}   % pin B2
            \wire{2}{13}{9}{13}  % wire pin B2
            \pin{1}{15}{L}{C}    % pin C
            \pin{1}{19}{L}{C1}   % pin C1
            \wire{9}{15}{9}{17}  % wire between OR and AND
            \wire{16}{4}{16}{6}  % wire between AND and NOR
            \wire{16}{10}{16}{12}% wire between AND and NOR
            \pin{30}{8}{R}{Z}    % pin Z
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
