

================================================================
== Vivado HLS Report for 'mnist_lstm'
================================================================
* Date:           Thu May 22 20:21:40 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27795940|  28226020| 0.278 sec | 0.282 sec |  27795940|  28226020|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |                  |       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |     Instance     | Module|    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_infer_fu_215  |infer  |  27795126|  28225206| 0.278 sec | 0.282 sec |  27795126|  28225206|   none  |
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      799|      799|        17|          1|          1|   784|    yes   |
        |- Loop 2  |       10|       10|         2|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i1* %out_user_V, i1* %out_last_V, i1* %out_id_V, i1* %out_dest_V, [5 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i4* %in_keep_V, i4* %in_strb_V, i1* %in_user_V, i1* %in_last_V, i1* %in_id_V, i1* %in_dest_V, [5 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%img_dat = alloca [784 x float], align 16" [lstm_hls/rnn_top.cpp:7]   --->   Operation 26 'alloca' 'img_dat' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%res = alloca [10 x float], align 16"   --->   Operation 27 'alloca' 'res' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [lstm_hls/rnn_top.cpp:10]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %i_0, -240" [lstm_hls/rnn_top.cpp:10]   --->   Operation 30 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [lstm_hls/rnn_top.cpp:10]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %hls_label_0" [lstm_hls/rnn_top.cpp:10]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_31 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_data_V, i4* %in_keep_V, i4* %in_strb_V, i1* %in_user_V, i1* %in_last_V, i1* %in_id_V, i1* %in_dest_V)" [lstm_hls/rnn_top.cpp:5]   --->   Operation 34 'read' 'empty_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_data_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_31, 0" [lstm_hls/rnn_top.cpp:5]   --->   Operation 35 'extractvalue' 'in_data_V_tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %in_data_V_tmp to float" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:13]   --->   Operation 36 'bitcast' 'ret' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [16/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 37 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 38 [15/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 38 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 39 [14/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 39 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 40 [13/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 40 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 41 [12/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 41 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 42 [11/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 42 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 43 [10/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 43 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 44 [9/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 44 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 45 [8/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 45 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 46 [7/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 46 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 47 [6/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 47 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 48 [5/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 48 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 49 [4/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 49 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 50 [3/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 50 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 51 [2/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 51 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 52 [1/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 52 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [lstm_hls/rnn_top.cpp:11]   --->   Operation 53 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_hls/rnn_top.cpp:12]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i10 %i_0 to i64" [lstm_hls/rnn_top.cpp:13]   --->   Operation 55 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%img_dat_addr = getelementptr inbounds [784 x float]* %img_dat, i64 0, i64 %zext_ln13" [lstm_hls/rnn_top.cpp:14]   --->   Operation 56 'getelementptr' 'img_dat_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (3.25ns)   --->   "store float %tmp, float* %img_dat_addr, align 4" [lstm_hls/rnn_top.cpp:14]   --->   Operation 57 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [lstm_hls/rnn_top.cpp:15]   --->   Operation 58 'specregionend' 'empty_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [lstm_hls/rnn_top.cpp:10]   --->   Operation 59 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @infer([784 x float]* %img_dat, [10 x float]* %res)" [lstm_hls/rnn_top.cpp:19]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @infer([784 x float]* %img_dat, [10 x float]* %res)" [lstm_hls/rnn_top.cpp:19]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 62 [1/1] (1.76ns)   --->   "br label %3" [lstm_hls/rnn_top.cpp:23]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 4> <Delay = 2.32>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ 0, %2 ], [ %i_1, %hls_label_1 ]"   --->   Operation 63 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %i1_0, -6" [lstm_hls/rnn_top.cpp:23]   --->   Operation 64 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 65 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i1_0, 1" [lstm_hls/rnn_top.cpp:23]   --->   Operation 66 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %4, label %hls_label_1" [lstm_hls/rnn_top.cpp:23]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %i1_0 to i64" [lstm_hls/rnn_top.cpp:26]   --->   Operation 68 'zext' 'zext_ln26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%res_addr = getelementptr inbounds [10 x float]* %res, i64 0, i64 %zext_ln26" [lstm_hls/rnn_top.cpp:26]   --->   Operation 69 'getelementptr' 'res_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i1_0, -7" [lstm_hls/rnn_top.cpp:26]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 71 [2/2] (2.32ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26]   --->   Operation 71 'load' 'res_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 5> <Delay = 2.32>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [lstm_hls/rnn_top.cpp:24]   --->   Operation 72 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_hls/rnn_top.cpp:25]   --->   Operation 73 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 74 [1/2] (2.32ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26]   --->   Operation 74 'load' 'res_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast float %res_load to i32" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26]   --->   Operation 75 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i1* %out_user_V, i1* %out_last_V, i1* %out_id_V, i1* %out_dest_V, i32 %bitcast_ln49, i4 -1, i4 -1, i1 false, i1 %icmp_ln26, i1 false, i1 false)" [lstm_hls/rnn_top.cpp:5]   --->   Operation 76 'write' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)" [lstm_hls/rnn_top.cpp:27]   --->   Operation 77 'specregionend' 'empty_34' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "br label %3" [lstm_hls/rnn_top.cpp:23]   --->   Operation 78 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [lstm_hls/rnn_top.cpp:29]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Weight0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Weight0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Weight0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Weight_lc]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias_lc]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
img_dat           (alloca           ) [ 001111111111111111111000]
res               (alloca           ) [ 001111111111111111111110]
br_ln10           (br               ) [ 011111111111111111100000]
i_0               (phi              ) [ 001111111111111111100000]
icmp_ln10         (icmp             ) [ 001111111111111111100000]
empty             (speclooptripcount) [ 000000000000000000000000]
i                 (add              ) [ 011111111111111111100000]
br_ln10           (br               ) [ 000000000000000000000000]
empty_31          (read             ) [ 000000000000000000000000]
in_data_V_tmp     (extractvalue     ) [ 000000000000000000000000]
ret               (bitcast          ) [ 001111111111111111000000]
tmp               (fdiv             ) [ 001000000000000000100000]
tmp_1             (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln12 (specpipeline     ) [ 000000000000000000000000]
zext_ln13         (zext             ) [ 000000000000000000000000]
img_dat_addr      (getelementptr    ) [ 000000000000000000000000]
store_ln14        (store            ) [ 000000000000000000000000]
empty_32          (specregionend    ) [ 000000000000000000000000]
br_ln10           (br               ) [ 011111111111111111100000]
call_ln19         (call             ) [ 000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000001110]
i1_0              (phi              ) [ 000000000000000000000100]
icmp_ln23         (icmp             ) [ 000000000000000000000110]
empty_33          (speclooptripcount) [ 000000000000000000000000]
i_1               (add              ) [ 000000000000000000001110]
br_ln23           (br               ) [ 000000000000000000000000]
zext_ln26         (zext             ) [ 000000000000000000000000]
res_addr          (getelementptr    ) [ 000000000000000000000110]
icmp_ln26         (icmp             ) [ 000000000000000000000110]
tmp_2             (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln25 (specpipeline     ) [ 000000000000000000000000]
res_load          (load             ) [ 000000000000000000000000]
bitcast_ln49      (bitcast          ) [ 000000000000000000000000]
write_ln5         (write            ) [ 000000000000000000000000]
empty_34          (specregionend    ) [ 000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000001110]
ret_ln29          (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Weight0_f">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Bias0_f">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Weight0_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Bias0_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Weight0_c">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Bias0_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Weight0_o">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Bias0_o">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_o"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Weight_lc">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Bias_lc">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="img_dat_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_dat/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="res_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_31_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="44" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="4" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="0" index="5" bw="1" slack="0"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="1" slack="0"/>
<pin id="129" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_31/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln5_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="1" slack="0"/>
<pin id="147" dir="0" index="8" bw="32" slack="0"/>
<pin id="148" dir="0" index="9" bw="1" slack="0"/>
<pin id="149" dir="0" index="10" bw="1" slack="0"/>
<pin id="150" dir="0" index="11" bw="1" slack="0"/>
<pin id="151" dir="0" index="12" bw="1" slack="1"/>
<pin id="152" dir="0" index="13" bw="1" slack="0"/>
<pin id="153" dir="0" index="14" bw="1" slack="0"/>
<pin id="154" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/22 "/>
</bind>
</comp>

<comp id="168" class="1004" name="img_dat_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_dat_addr/18 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln14_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/18 "/>
</bind>
</comp>

<comp id="180" class="1004" name="res_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/21 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_load/21 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i1_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i1_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/21 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_infer_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="3" bw="32" slack="0"/>
<pin id="220" dir="0" index="4" bw="32" slack="0"/>
<pin id="221" dir="0" index="5" bw="32" slack="0"/>
<pin id="222" dir="0" index="6" bw="32" slack="0"/>
<pin id="223" dir="0" index="7" bw="32" slack="0"/>
<pin id="224" dir="0" index="8" bw="32" slack="0"/>
<pin id="225" dir="0" index="9" bw="58" slack="0"/>
<pin id="226" dir="0" index="10" bw="26" slack="0"/>
<pin id="227" dir="0" index="11" bw="42" slack="0"/>
<pin id="228" dir="0" index="12" bw="32" slack="0"/>
<pin id="229" dir="0" index="13" bw="32" slack="0"/>
<pin id="230" dir="0" index="14" bw="32" slack="0"/>
<pin id="231" dir="0" index="15" bw="32" slack="0"/>
<pin id="232" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="in_data_V_tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="44" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ret_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln13_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="16"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/18 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln23_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/21 "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/21 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln26_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/21 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln26_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/21 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln49_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/22 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln10_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="315" class="1005" name="ret_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln23_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="res_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln26_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="76" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="155"><net_src comp="106" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="163"><net_src comp="108" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="164"><net_src comp="108" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="165"><net_src comp="110" pin="0"/><net_sink comp="138" pin=11"/></net>

<net id="166"><net_src comp="110" pin="0"/><net_sink comp="138" pin=13"/></net>

<net id="167"><net_src comp="110" pin="0"/><net_sink comp="138" pin=14"/></net>

<net id="173"><net_src comp="88" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="215" pin=5"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="215" pin=6"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="215" pin=7"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="215" pin=8"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="215" pin=9"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="215" pin=10"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="215" pin=11"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="215" pin=12"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="215" pin=13"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="215" pin=14"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="215" pin=15"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="196" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="196" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="74" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="120" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="276"><net_src comp="192" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="282"><net_src comp="208" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="96" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="208" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="100" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="208" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="299"><net_src comp="208" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="102" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="186" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="309"><net_src comp="252" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="258" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="318"><net_src comp="268" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="323"><net_src comp="247" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="328"><net_src comp="278" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="284" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="337"><net_src comp="180" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="342"><net_src comp="295" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="138" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {22 }
	Port: out_keep_V | {22 }
	Port: out_strb_V | {22 }
	Port: out_user_V | {22 }
	Port: out_last_V | {22 }
	Port: out_id_V | {22 }
	Port: out_dest_V | {22 }
 - Input state : 
	Port: mnist_lstm : in_data_V | {2 }
	Port: mnist_lstm : in_keep_V | {2 }
	Port: mnist_lstm : in_strb_V | {2 }
	Port: mnist_lstm : in_user_V | {2 }
	Port: mnist_lstm : in_last_V | {2 }
	Port: mnist_lstm : in_id_V | {2 }
	Port: mnist_lstm : in_dest_V | {2 }
	Port: mnist_lstm : Weight0_f | {19 20 }
	Port: mnist_lstm : Bias0_f | {19 20 }
	Port: mnist_lstm : Weight0_i | {19 20 }
	Port: mnist_lstm : Bias0_i | {19 20 }
	Port: mnist_lstm : Weight0_c | {19 20 }
	Port: mnist_lstm : Bias0_c | {19 20 }
	Port: mnist_lstm : table_exp_Z1_array_s | {19 20 }
	Port: mnist_lstm : table_f_Z3_array_V | {19 20 }
	Port: mnist_lstm : table_f_Z2_array_V | {19 20 }
	Port: mnist_lstm : Weight0_o | {19 20 }
	Port: mnist_lstm : Bias0_o | {19 20 }
	Port: mnist_lstm : Weight_lc | {19 20 }
	Port: mnist_lstm : Bias_lc | {19 20 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		ret : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		img_dat_addr : 1
		store_ln14 : 2
		empty_32 : 1
	State 19
	State 20
	State 21
		icmp_ln23 : 1
		i_1 : 1
		br_ln23 : 2
		zext_ln26 : 1
		res_addr : 2
		icmp_ln26 : 1
		res_load : 3
	State 22
		bitcast_ln49 : 1
		write_ln5 : 2
		empty_34 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   call   |    grp_infer_fu_215    |    8    |    76   |  93.301 |  13254  |  17545  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |       grp_fu_247       |    0    |    0    |    0    |   761   |   994   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln10_fu_252    |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln23_fu_278    |    0    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln26_fu_295    |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    add   |        i_fu_258        |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_284       |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   read   |  empty_31_read_fu_120  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   write  | write_ln5_write_fu_138 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|  in_data_V_tmp_fu_264  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |    zext_ln13_fu_273    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln26_fu_290    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    8    |    76   |  93.301 |  14015  |  18597  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|img_dat|    2   |    0   |    0   |    0   |
|  res  |    0   |   64   |    5   |    0   |
+-------+--------+--------+--------+--------+
| Total |    2   |   64   |    5   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i1_0_reg_204  |    4   |
|   i_0_reg_192   |   10   |
|   i_1_reg_329   |    4   |
|    i_reg_310    |   10   |
|icmp_ln10_reg_306|    1   |
|icmp_ln23_reg_325|    1   |
|icmp_ln26_reg_339|    1   |
| res_addr_reg_334|    4   |
|   ret_reg_315   |   32   |
|   tmp_reg_320   |   32   |
+-----------------+--------+
|      Total      |   99   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_186 |  p0  |   2  |   4  |    8   ||    9    |
|    i_0_reg_192    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_247    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |   76   |   93   |  14015 |  18597 |    0   |
|   Memory  |    2   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   99   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   76   |   98   |  14178 |  18629 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
