// Seed: 347755291
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2
    , id_10,
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input uwire id_8
);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    output wand id_8,
    output wor id_9,
    input wire id_10,
    input wire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input tri id_20,
    output supply0 id_21,
    output uwire id_22,
    input uwire id_23,
    output uwire id_24,
    input wor id_25,
    input wor id_26,
    output uwire id_27,
    output uwire id_28,
    input tri id_29,
    output wand id_30,
    input wire id_31,
    input wor id_32
);
  module_0 modCall_1 (
      id_6,
      id_29,
      id_7,
      id_15,
      id_17,
      id_22,
      id_19,
      id_7,
      id_26
  );
  assign modCall_1.id_6 = 0;
  wire  id_34;
  logic id_35;
  logic id_36;
  ;
  assign id_30 = id_2;
endmodule
