# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param simulator.modelsimInstallPath D:/QuartusII13/modelsim_ase/win32aloem
set_msg_config -id {Common 17-41} -limit 10000000
create_project -in_memory -part xc7s15ftgb196-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.cache/wt [current_project]
set_property parent.project_path F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo f:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog {
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/include/nettype.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/include/global_config.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/include/stddef.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/include/bus.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/timer/include/timer.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/uart/include/uart.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h
}
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/include/nettype.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/include/global_config.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/include/stddef.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/include/bus.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/timer/include/timer.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/uart/include/uart.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h]
set_property file_type "Verilog Header" [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h]
read_mem F:/FPGA/sea_azpr-master/sea_azpr-master/sw/Sample_Program_SEA/1.LED/test_binary.dat
read_verilog -library xil_defaultlib {
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/alu.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/rtl/bus.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_addr_dec.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_arbiter.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/bus_if.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_master_mux.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_slave_mux.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/rtl/chip.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/rtl/clk_gen.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/cpu.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/ctrl.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/decoder.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/ex_reg.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/ex_stage.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/gpio/rtl/gpio.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/gpr.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/id_reg.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/id_stage.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/if_reg.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/if_stage.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_ctrl.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_reg.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_stage.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/rom/rtl/rom.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/cpu/rtl/spm.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/timer/rtl/timer.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_dcm.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_dpram.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_sprom.v
  F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/rtl/chip_top.v
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.srcs/constrs_1/imports/constraint/system.xdc
set_property used_in_implementation false [get_files F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.srcs/constrs_1/imports/constraint/system.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top chip_top -part xc7s15ftgb196-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef chip_top.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file chip_top_utilization_synth.rpt -pb chip_top_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
