verilog xil_defaultlib  \
"../../../../Experiment05_Pipelined_CPU_MyIFID.gen/sources_1/ip/RAM/sim/RAM.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
