// Seed: 874466548
module module_0 (
    input uwire id_0,
    id_9,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7
);
  localparam id_10 = 1;
  tri id_11, id_12, id_13, id_14, id_15, id_16;
  assign module_1.type_6 = 0;
  always $display(id_16 == id_12);
  parameter id_17 = id_9;
  assign id_2  = -1;
  assign id_10 = 1;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input uwire id_0,
    id_12,
    output supply0 id_1,
    input wand id_2,
    output wire id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri0 id_6,
    output logic id_7,
    input tri id_8,
    id_13,
    output supply1 id_9,
    input tri0 id_10,
    id_14
);
  reg  id_15;
  wire id_16;
  localparam id_17 = 1;
  initial id_7 <= 1;
  id_18 :
  assert property (@(posedge -1) id_14) id_15 <= id_12 * -1;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6,
      id_0,
      id_10,
      id_6,
      id_6,
      id_8
  );
endmodule
