// ***************************************************************************
// GENERATED:
//   Time:    13-Jun-2017 10:40AM
//   By:      pderouen
//   Command: origen g pattern/tester_overlay.rb -t dut3.rb -e uflex.rb
// ***************************************************************************
// ENVIRONMENT:
//   Application
//     Source:    git@github.com:Origen-SDK/origen_testers.git
//     Version:   0.9.6
//     Branch:    rfc2(2a6055ab71d) (+local edits)
//   Origen
//     Source:    https://github.com/Origen-SDK/origen
//     Version:   0.7.46
//   Plugins
//     atp:                      0.5.4
//     origen_arm_debug:         0.4.3
//     origen_doc_helpers:       0.4.4
//     origen_jtag:              0.13.0
//     origen_swd:               0.5.0
// ***************************************************************************
//   DigSrc SEND count for tdi: 1                                                               
//   DigSrc SEND count for pa: 6                                                                
import tset tp0;                                                                                
import svm_subr subr_test;                                                                      
opcode_mode = single;                                                                           
digital_inst = hsdm;                                                                            
compressed = yes;                                                                               
instruments = {                                                                                 
               (tdi):DigSrc 32:serial:lsb;                                                      
               (pa):DigSrc 3;                                                                   
}                                                                                               
                                                                                                
vm_vector                                                                                       
test_overlay ($tset, tclk, tdi, tdo, tms, pa)                                                   
{                                                                                               
start_label test_overlay_st:                                                                    
//                                                                                              t t t t p  
//                                                                                              c d d m a  
//                                                                                              l i o s    
//                                                                                              k          
((pa):DigSrc = Start)
((tdi):DigSrc = Start)
// should get a repeat count added to this vector for digsrc start minimum distance
                                                                 > tp0                          X X X X XXX ; // added for digsrc start opcode
repeat 139                                                       > tp0                          X X X X XXX ; // added for dssc start to send delay
// should get a repeat 5 vector
repeat 5                                                         > tp0                          1 1 H 1 XXX ;
// should get a send microcode and 1 cycle with D
((tdi):DigSrc = SEND)                                                                           
                                                                 > tp0                          1 D H 1 XXX ;
// should get a cycle with D and no send
                                                                 > tp0                          1 D H 1 XXX ;
// regular cycle with no D or send
                                                                 > tp0                          1 1 H 1 XXX ;
// cycle with 001 on pa
                                                                 > tp0                          1 1 H 1 001 ;
// send microcode followed by DDD on pa
((pa):DigSrc = SEND)                                                                            
                                                                 > tp0                          1 1 H 1 DDD ;
// cycle with 001 on pa
                                                                 > tp0                          1 1 H 1 001 ;
// send microcode, DDD on pa with repeat 5 (will send 5 sets of data)
((pa):DigSrc = SEND)                                                                            
repeat 5                                                         > tp0                          1 1 H 1 DDD ;
// cycle with 001 on pa
                                                                 > tp0                          1 1 H 1 001 ;
call subr_test                                                   > tp0                          1 1 H 1 111 ; // overlay keeps
repeat 20                                                        > tp0                          1 1 H 1 111 ;
label_test:                                                                              
                                                                 > tp0                          1 1 H 1 101 ; // 1st line after global label for overlay
                                                                 > tp0                          1 1 H 1 101 ; // 2nd line after global label for overlay
                                                                 > tp0                          1 1 H 1 101 ; // 3rd line after global label for overlay
repeat 20                                                        > tp0                          1 1 H 1 101 ;
// ######################################################################
// ## Pattern complete
// ######################################################################
// PADDING VECTORS ADDED TO MEET MIN 64 FOR PATTERN
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
                                                                 > tp0                          1 1 H 1 101 ;
}                                                                                               
