0.7
2020.2
Oct 14 2022
05:07:14
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_AXI_Stream_Generator_0_0/sim/design_1_AXI_Stream_Generator_0_0.v,1691914751,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/sim/design_1.v,,design_1_AXI_Stream_Generator_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_DivideBy2N_0_0/sim/design_1_DivideBy2N_0_0.v,1691870518,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_sim_rst_gen_0_0/sim/design_1_sim_rst_gen_0_0.v,,design_1_DivideBy2N_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_myclkgen_0_0/sim/design_1_myclkgen_0_0.v,1691870518,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_DivideBy2N_0_0/sim/design_1_DivideBy2N_0_0.v,,design_1_myclkgen_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_sim_rst_gen_0_0/sim/design_1_sim_rst_gen_0_0.v,1691870519,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_AXI_Stream_Generator_0_0/sim/design_1_AXI_Stream_Generator_0_0.v,,design_1_sim_rst_gen_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1691871172,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.srcs/sources_1/imports/design_1_wrapper.v,,design_1_xlconstant_0_0,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/sim/design_1.v,1691914653,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.srcs/sources_1/imports/design_1_wrapper.v,1691872250,verilog,,,,design_1_wrapper,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.srcs/sources_1/imports/new/DivideBy2N.v,1681148802,verilog,,/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.ip_user_files/bd/design_1/ip/design_1_myclkgen_0_0/sim/design_1_myclkgen_0_0.v,,DivideBy2N,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.srcs/sources_1/imports/new/axis-streamer.vhd,1691869185,vhdl,,,,axi_stream_generator,,,,,,,,
/home/guido/Github/EBAZ4205_SDR_spectrum/axi_gen_test/axi_gen_test.srcs/sources_1/imports/new/myclockgen.vhd,1681148379,vhdl,,,,myclkgen,,,,,,,,
