{"Source Block": ["oh/src/mio/hdl/mtx_io.v@85:96@HdlStmProcess", "   //########################################\n   //# DDR OUTPUT\n   //########################################\n\n   // pipeline sdr to compensate for ddr\n   always @ (posedge io_clk)\n     tx_packet_sdr[IOW-1:0] <= shiftreg[IOW-1:0];\n      \n   // ddr circuit (one stage pipeline delay!)\n   oh_oddr#(.DW(IOW/2))\n   data_oddr (.out\t(tx_packet_ddr[IOW/2-1:0]),\n              .clk\t(io_clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[91, "   assign ddr_data_even[IOW/2-1:0] = shiftreg[IOW/2-1:0];\n"], [91, "   assign ddr_data_odd[IOW/2-1:0] = (iowidth[1:0]==2'b00) ? shiftreg[15:8]  :\n"], [91, "\t\t\t\t    (iowidth[1:0]==2'b01) ? shiftreg[31:16] :\n"], [91, "\t\t\t\t                            shiftreg[63:32];\n"]]}}