INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_2/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
