Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Jun 24 11:01:03 2022
| Host         : mdu-virtual-machine running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file xilinx_zc706_base_wrapper_timing_summary_routed.rpt -pb xilinx_zc706_base_wrapper_timing_summary_routed.pb -rpx xilinx_zc706_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_zc706_base_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.407        0.000                      0                33817        0.056        0.000                      0                33817        4.232        0.000                       0                 11523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                       ------------       ----------      --------------
clk_fpga_0                                  {0.000 10.000}     20.000          50.000          
xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_xilinx_zc706_base_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_xilinx_zc706_base_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                   18.591        0.000                       0                     1  
xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_xilinx_zc706_base_clk_wiz_0_0          1.407        0.000                      0                33577        0.056        0.000                      0                33577        4.232        0.000                       0                 11518  
  clkfbout_xilinx_zc706_base_clk_wiz_0_0                                                                                                                                                     18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_out1_xilinx_zc706_base_clk_wiz_0_0  clk_out1_xilinx_zc706_base_clk_wiz_0_0        7.799        0.000                      0                  240        0.312        0.000                      0                  240  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { xilinx_zc706_base_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.408         20.000      18.591     BUFGCTRL_X0Y18  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
  To Clock:  xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_zc706_base_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_zc706_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.359ns (4.352%)  route 7.890ns (95.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 11.222 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.554     1.554    xilinx_zc706_base_i/matmul_1/inst/ap_clk
    SLICE_X48Y280        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y280        FDRE (Prop_fdre_C_Q)         0.236     1.790 f  xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv_reg/Q
                         net (fo=1512, routed)        7.890     9.680    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_rst_n_inv
    SLICE_X56Y234        LUT6 (Prop_lut6_I0_O)        0.123     9.803 r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_enable_reg_pp0_iter1_i_1__0/O
                         net (fo=1, routed)           0.000     9.803    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_enable_reg_pp0_iter1_i_1__0_n_4
    SLICE_X56Y234        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.222    11.222    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_clk
    SLICE_X56Y234        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.043    11.265    
                         clock uncertainty           -0.088    11.177    
    SLICE_X56Y234        FDRE (Setup_fdre_C_D)        0.034    11.211    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         11.211    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.359ns (4.416%)  route 7.770ns (95.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 11.227 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.554     1.554    xilinx_zc706_base_i/matmul_1/inst/ap_clk
    SLICE_X48Y280        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y280        FDRE (Prop_fdre_C_Q)         0.236     1.790 r  xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv_reg/Q
                         net (fo=1512, routed)        7.770     9.560    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X54Y234        LUT6 (Prop_lut6_I1_O)        0.123     9.683 r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, routed)           0.000     9.683    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_4
    SLICE_X54Y234        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.227    11.227    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X54Y234        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.043    11.270    
                         clock uncertainty           -0.088    11.182    
    SLICE_X54Y234        FDRE (Setup_fdre_C_D)        0.066    11.248    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readB_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 1.800ns (23.417%)  route 5.887ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.887     9.115    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.154    11.154    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.167    
                         clock uncertainty           -0.088    11.078    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.261    10.817    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 1.800ns (23.417%)  route 5.887ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.887     9.115    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.154    11.154    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.167    
                         clock uncertainty           -0.088    11.078    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.261    10.817    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.800ns (23.686%)  route 5.799ns (76.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.799     9.028    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.154    11.154    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.167    
                         clock uncertainty           -0.088    11.078    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    10.817    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.800ns (23.686%)  route 5.799ns (76.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.799     9.028    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.154    11.154    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.167    
                         clock uncertainty           -0.088    11.078    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.261    10.817    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.800ns (23.751%)  route 5.779ns (76.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.779     9.007    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.154    11.154    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.167    
                         clock uncertainty           -0.088    11.078    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.261    10.817    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.800ns (23.751%)  route 5.779ns (76.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.779     9.007    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.154    11.154    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y66          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.167    
                         clock uncertainty           -0.088    11.078    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.261    10.817    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 1.800ns (23.983%)  route 5.705ns (76.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 11.152 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.705     8.934    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y67          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.152    11.152    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y67          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.165    
                         clock uncertainty           -0.088    11.076    
    DSP48_X3Y67          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.261    10.815    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.815    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 1.800ns (23.983%)  route 5.705ns (76.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 11.152 - 10.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.429     1.429    xilinx_zc706_base_i/matmul_1/inst/B_V_U/ap_clk
    RAMB36_X2Y43         RAMB36E1                                     r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.229 r  xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/DOBDO[6]
                         net (fo=480, routed)         5.705     8.934    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/q1[15]
    DSP48_X3Y67          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.152    11.152    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y67          DSP48E1                                      r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.013    11.165    
                         clock uncertainty           -0.088    11.076    
    DSP48_X3Y67          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.261    10.815    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.815    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  1.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.730     0.730    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y298        FDRE                                         r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y298        FDRE (Prop_fdre_C_Q)         0.091     0.821 r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.095     0.916    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y297        SRL16E                                       r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.977     0.977    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y297        SRL16E                                       r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.233     0.744    
    SLICE_X26Y297        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.860    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/gmem0_addr_read_10_reg_396_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.240%)  route 0.108ns (45.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.629     0.629    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_clk
    SLICE_X44Y200        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/gmem0_addr_read_10_reg_396_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y200        FDRE (Prop_fdre_C_Q)         0.100     0.729 r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/gmem0_addr_read_10_reg_396_reg[23]/Q
                         net (fo=1, routed)           0.108     0.837    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/gmem0_addr_read_10_reg_396[23]
    SLICE_X45Y199        LUT4 (Prop_lut4_I2_O)        0.028     0.865 r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66[327]_i_1/O
                         net (fo=1, routed)           0.000     0.865    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66[327]_i_1_n_4
    SLICE_X45Y199        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.756     0.756    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_clk
    SLICE_X45Y199        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[327]/C
                         clock pessimism             -0.008     0.748    
    SLICE_X45Y199        FDRE (Hold_fdre_C_D)         0.060     0.808    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[327]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.127%)  route 0.096ns (44.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.709     0.709    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X50Y250        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y250        FDRE (Prop_fdre_C_Q)         0.118     0.827 r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.096     0.923    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X49Y249        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.855     0.855    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X49Y249        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.028     0.827    
    SLICE_X49Y249        FDRE (Hold_fdre_C_D)         0.038     0.865    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[385]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.627%)  route 0.102ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.629     0.629    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_clk
    SLICE_X46Y201        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[385]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y201        FDRE (Prop_fdre_C_Q)         0.118     0.747 r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66_reg[385]/Q
                         net (fo=1, routed)           0.102     0.849    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/shiftreg4_fu_66[385]
    SLICE_X46Y199        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.756     0.756    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_clk
    SLICE_X46Y199        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[385]/C
                         clock pessimism             -0.008     0.748    
    SLICE_X46Y199        FDRE (Hold_fdre_C_D)         0.040     0.788    xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_readA_fu_128/ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[385]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.686%)  route 0.101ns (50.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.665     0.665    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/ap_clk
    SLICE_X17Y239        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y239        FDRE (Prop_fdre_C_Q)         0.100     0.765 r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/Q
                         net (fo=1, routed)           0.101     0.866    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/in[20]
    SLICE_X14Y239        SRL16E                                       r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.892     0.892    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/ap_clk
    SLICE_X14Y239        SRL16E                                       r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16/CLK
                         clock pessimism             -0.193     0.699    
    SLICE_X14Y239        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.801    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.315%)  route 0.107ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.731     0.731    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/out
    SLICE_X28Y255        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y255        FDRE (Prop_fdre_C_Q)         0.100     0.831 r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.107     0.938    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/DIA1
    SLICE_X26Y254        RAMD32                                       r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.976     0.976    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/WCLK
    SLICE_X26Y254        RAMD32                                       r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA_D1/CLK
                         clock pessimism             -0.213     0.763    
    SLICE_X26Y254        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.871    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.960%)  route 0.100ns (50.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.708     0.708    xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y292        FDRE                                         r  xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y292        FDRE (Prop_fdre_C_Q)         0.100     0.808 r  xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=1, routed)           0.100     0.908    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X38Y292        SRLC32E                                      r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.955     0.955    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y292        SRLC32E                                      r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.213     0.742    
    SLICE_X38Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.841    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.934%)  route 0.100ns (50.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.665     0.665    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/ap_clk
    SLICE_X17Y239        FDRE                                         r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y239        FDRE (Prop_fdre_C_Q)         0.100     0.765 r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/Q
                         net (fo=1, routed)           0.100     0.865    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/in[21]
    SLICE_X14Y239        SRL16E                                       r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.892     0.892    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/ap_clk
    SLICE_X14Y239        SRL16E                                       r  xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16/CLK
                         clock pessimism             -0.193     0.699    
    SLICE_X14Y239        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.798    xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.171%)  route 0.103ns (50.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.709     0.709    xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y294        FDRE                                         r  xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y294        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/Q
                         net (fo=1, routed)           0.103     0.912    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X38Y294        SRLC32E                                      r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.956     0.956    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y294        SRLC32E                                      r  xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.213     0.743    
    SLICE_X38Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.845    xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_xilinx_zc706_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.661     0.661    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/out
    SLICE_X30Y246        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y246        FDRE (Prop_fdre_C_Q)         0.118     0.779 r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.096     0.875    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIA0
    SLICE_X30Y247        RAMD32                                       r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.889     0.889    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y247        RAMD32                                       r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.213     0.676    
    SLICE_X30Y247        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.807    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_zc706_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y44     xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y43     xilinx_zc706_base_i/matmul_1/inst/B_V_U/ram0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y41     xilinx_zc706_base_i/matmul_1/inst/C_V_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y40     xilinx_zc706_base_i/matmul_1/inst/C_V_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y92     xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y92     xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y94     xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y94     xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y97     xilinx_zc706_base_i/matmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y97     xilinx_zc706_base_i/matmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y246    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y260    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_zc706_base_clk_wiz_0_0
  To Clock:  clkfbout_xilinx_zc706_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_zc706_base_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         20.000      18.591     BUFGCTRL_X0Y16   xilinx_zc706_base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_zc706_base_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_zc706_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.266ns (14.338%)  route 1.589ns (85.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 11.235 - 10.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.403     1.403    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X41Y237        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.223     1.626 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.452     2.078    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/p_0_in[1]
    SLICE_X41Y237        LUT3 (Prop_lut3_I1_O)        0.043     2.121 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     3.258    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y241        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.235    11.235    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y241        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.123    11.358    
                         clock uncertainty           -0.088    11.270    
    SLICE_X35Y241        FDCE (Recov_fdce_C_CLR)     -0.212    11.058    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.266ns (14.338%)  route 1.589ns (85.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 11.235 - 10.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.403     1.403    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X41Y237        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.223     1.626 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.452     2.078    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/p_0_in[1]
    SLICE_X41Y237        LUT3 (Prop_lut3_I1_O)        0.043     2.121 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     3.258    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y241        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.235    11.235    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y241        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.123    11.358    
                         clock uncertainty           -0.088    11.270    
    SLICE_X35Y241        FDCE (Recov_fdce_C_CLR)     -0.212    11.058    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.266ns (14.338%)  route 1.589ns (85.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 11.235 - 10.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.403     1.403    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X41Y237        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.223     1.626 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.452     2.078    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/p_0_in[1]
    SLICE_X41Y237        LUT3 (Prop_lut3_I1_O)        0.043     2.121 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     3.258    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y241        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.235    11.235    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y241        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.123    11.358    
                         clock uncertainty           -0.088    11.270    
    SLICE_X35Y241        FDCE (Recov_fdce_C_CLR)     -0.212    11.058    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.266ns (14.338%)  route 1.589ns (85.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 11.235 - 10.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.403     1.403    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X41Y237        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.223     1.626 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.452     2.078    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/p_0_in[1]
    SLICE_X41Y237        LUT3 (Prop_lut3_I1_O)        0.043     2.121 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     3.258    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y241        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.235    11.235    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y241        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.123    11.358    
                         clock uncertainty           -0.088    11.270    
    SLICE_X35Y241        FDCE (Recov_fdce_C_CLR)     -0.212    11.058    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.266ns (14.338%)  route 1.589ns (85.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 11.235 - 10.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.403     1.403    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X41Y237        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.223     1.626 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.452     2.078    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/p_0_in[1]
    SLICE_X41Y237        LUT3 (Prop_lut3_I1_O)        0.043     2.121 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     3.258    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y241        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.235    11.235    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y241        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.123    11.358    
                         clock uncertainty           -0.088    11.270    
    SLICE_X35Y241        FDCE (Recov_fdce_C_CLR)     -0.212    11.058    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.266ns (14.338%)  route 1.589ns (85.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 11.235 - 10.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.403     1.403    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X41Y237        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.223     1.626 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.452     2.078    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/p_0_in[1]
    SLICE_X41Y237        LUT3 (Prop_lut3_I1_O)        0.043     2.121 f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.137     3.258    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y241        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.235    11.235    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y241        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.123    11.358    
                         clock uncertainty           -0.088    11.270    
    SLICE_X35Y241        FDCE (Recov_fdce_C_CLR)     -0.212    11.058    xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.359ns (22.627%)  route 1.228ns (77.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 11.291 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.568     1.568    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y251        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y251        FDPE (Prop_fdpe_C_Q)         0.236     1.804 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.445     2.249    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y251        LUT3 (Prop_lut3_I2_O)        0.123     2.372 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.782     3.155    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y248        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.291    11.291    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y248        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.043    11.334    
                         clock uncertainty           -0.088    11.246    
    SLICE_X29Y248        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.359ns (22.627%)  route 1.228ns (77.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 11.291 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.568     1.568    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y251        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y251        FDPE (Prop_fdpe_C_Q)         0.236     1.804 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.445     2.249    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y251        LUT3 (Prop_lut3_I2_O)        0.123     2.372 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.782     3.155    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y248        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.291    11.291    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y248        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.043    11.334    
                         clock uncertainty           -0.088    11.246    
    SLICE_X29Y248        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.359ns (22.627%)  route 1.228ns (77.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 11.291 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.568     1.568    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y251        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y251        FDPE (Prop_fdpe_C_Q)         0.236     1.804 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.445     2.249    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y251        LUT3 (Prop_lut3_I2_O)        0.123     2.372 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.782     3.155    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y248        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.291    11.291    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y248        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.043    11.334    
                         clock uncertainty           -0.088    11.246    
    SLICE_X29Y248        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@10.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.359ns (22.627%)  route 1.228ns (77.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 11.291 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.189    -2.278 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -0.093    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.568     1.568    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y251        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y251        FDPE (Prop_fdpe_C_Q)         0.236     1.804 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.445     2.249    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y251        LUT3 (Prop_lut3_I2_O)        0.123     2.372 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.782     3.155    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y248        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658    11.658    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     7.914 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.917    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       1.291    11.291    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y248        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.043    11.334    
                         clock uncertainty           -0.088    11.246    
    SLICE_X29Y248        FDPE (Recov_fdpe_C_PRE)     -0.178    11.068    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  7.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.371%)  route 0.146ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.696     0.696    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X68Y259        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y259        FDPE (Prop_fdpe_C_Q)         0.091     0.787 f  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.146     0.933    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X67Y258        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.944     0.944    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X67Y258        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.213     0.731    
    SLICE_X67Y258        FDPE (Remov_fdpe_C_PRE)     -0.110     0.621    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.371%)  route 0.146ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.696     0.696    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X68Y259        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y259        FDPE (Prop_fdpe_C_Q)         0.091     0.787 f  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.146     0.933    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X67Y258        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.944     0.944    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X67Y258        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.213     0.731    
    SLICE_X67Y258        FDPE (Remov_fdpe_C_PRE)     -0.110     0.621    xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.272%)  route 0.257ns (66.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159     1.096    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y248        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y248        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.028     0.829    
    SLICE_X32Y248        FDCE (Remov_fdce_C_CLR)     -0.050     0.779    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.272%)  route 0.257ns (66.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159     1.096    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X32Y248        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y248        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.028     0.829    
    SLICE_X32Y248        FDPE (Remov_fdpe_C_PRE)     -0.052     0.777    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.272%)  route 0.257ns (66.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159     1.096    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X32Y248        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y248        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.028     0.829    
    SLICE_X32Y248        FDPE (Remov_fdpe_C_PRE)     -0.052     0.777    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.973%)  route 0.260ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.162     1.099    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y249        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y249        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.028     0.829    
    SLICE_X34Y249        FDCE (Remov_fdce_C_CLR)     -0.050     0.779    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.973%)  route 0.260ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.162     1.099    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y249        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y249        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.028     0.829    
    SLICE_X34Y249        FDCE (Remov_fdce_C_CLR)     -0.050     0.779    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.973%)  route 0.260ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.162     1.099    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y249        FDCE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y249        FDCE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.028     0.829    
    SLICE_X34Y249        FDCE (Remov_fdce_C_CLR)     -0.050     0.779    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.973%)  route 0.260ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.162     1.099    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y249        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y249        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.028     0.829    
    SLICE_X34Y249        FDPE (Remov_fdpe_C_PRE)     -0.052     0.777    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_zc706_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.973%)  route 0.260ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -1.192 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -0.026    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.711     0.711    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y252        FDRE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y252        FDRE (Prop_fdre_C_Q)         0.100     0.811 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.098     0.909    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y251        LUT3 (Prop_lut3_I0_O)        0.028     0.937 f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.162     1.099    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y249        FDPE                                         f  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_zc706_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  xilinx_zc706_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    xilinx_zc706_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  xilinx_zc706_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    xilinx_zc706_base_i/clk_wiz_0/inst/clk_out1_xilinx_zc706_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.000 r  xilinx_zc706_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11519, routed)       0.857     0.857    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y249        FDPE                                         r  xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.028     0.829    
    SLICE_X34Y249        FDPE (Remov_fdpe_C_PRE)     -0.052     0.777    xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.322    





