<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
            Lattice Mapping Report File for Design Module 'answer'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial
     answer_impl1.ngd -o answer_impl1_map.ncd -pr answer_impl1.prf -mp
     answer_impl1.mrp -lpf
     E:/fpgaproject/stepmxo2/swust/21.answer/impl1/answer_impl1.lpf -lpf
     E:/fpgaproject/stepmxo2/swust/21.answer/answer.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  08/06/18  02:08:08


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     84 out of  4635 (2%)
      PFU registers:           84 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       100 out of  2160 (5%)
      SLICEs as Logic/ROM:    100 out of  2160 (5%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         23 out of  2160 (1%)
   Number of LUT4s:        197 out of  4320 (5%)
      Number used as logic LUTs:        151
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 23 + 4(JTAG) out of 105 (26%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk_c: 46 loads, 46 rising, 0 falling (Driver: PIO clk )
     Net clk1h: 10 loads, 10 rising, 0 falling (Driver: u1/clk_p_30 )
   Number of Clock Enables:  10

     Net u2/clk1h_enable_3: 1 loads, 1 LSLICEs
     Net u2/clk1h_enable_2: 1 loads, 1 LSLICEs
     Net u2/clk1h_enable_1: 1 loads, 1 LSLICEs
     Net u2/clk1h_enable_4: 1 loads, 1 LSLICEs
     Net u2/clk1h_enable_5: 1 loads, 1 LSLICEs
     Net u3/clk_c_enable_18: 4 loads, 4 LSLICEs
     Net u3/clk_c_enable_17: 4 loads, 4 LSLICEs
     Net u3/clk_c_enable_19: 4 loads, 4 LSLICEs
     Net u3/clk_c_enable_16: 4 loads, 4 LSLICEs
     Net u3/u1/clk_c_enable_15: 2 loads, 2 LSLICEs
   Number of LSRs:  7
     Net rst_c: 7 loads, 7 LSLICEs
     Net u3/n1068: 2 loads, 2 LSLICEs
     Net u3/n1062: 2 loads, 2 LSLICEs
     Net u3/n1066: 2 loads, 2 LSLICEs
     Net u3/n1064: 2 loads, 2 LSLICEs
     Net u3/u1/n5: 10 loads, 10 LSLICEs
     Net u1/n1059: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rst_c: 27 loads
     Net u3/reset_k: 23 loads
     Net k4_c: 18 loads
     Net u3/key_jit_1: 17 loads
     Net u2/block: 16 loads
     Net u3/key_jit_r_1: 16 loads
     Net u1/n1059: 13 loads
     Net k1_c: 10 loads
     Net led1_c: 10 loads
     Net u3/u1/n5: 10 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led2                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led3                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led1                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| led4                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| buzz                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[8]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| k1                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| k2                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| k3                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| k4                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| add                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sub                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i2695 undriven or does not drive anything - clipped.
Signal n2914 was merged into signal rst_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal u1/cnt_p_300_add_4_25/S1 undriven or does not drive anything - clipped.
Signal u1/cnt_p_300_add_4_25/CO undriven or does not drive anything - clipped.
Signal u1/cnt_p_300_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u1/cnt_p_300_add_4_1/CI undriven or does not drive anything - clipped.
Signal u3/u1/cnt_302_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u3/u1/cnt_302_add_4_1/CI undriven or does not drive anything - clipped.
Signal u3/u1/cnt_302_add_4_19/CO undriven or does not drive anything - clipped.
Block u3/u1/start_I_0_1_lut_rep_65 was optimized away.




<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_c' via the GSR component.

     Type and number of components of the type: 
   Register = 29 

     Type and instance name of component: 
   Register : u2/out1_75
   Register : u2/flag_77
   Register : u2/block_71
   Register : u2/count__i0
   Register : u2/out3_73
   Register : u2/out2_74
   Register : u2/out4_72
   Register : u2/count__i6
   Register : u2/count__i5
   Register : u2/count__i4
   Register : u2/count__i3
   Register : u2/count__i2
   Register : u2/count__i1
   Register : u3/score4_i0_i1
   Register : u3/score4_i0_i3
   Register : u3/score3_i0_i3
   Register : u3/score1_i0_i1
   Register : u3/score4_i0_i0
   Register : u3/score1_i0_i0
   Register : u3/score2_i0_i0
   Register : u3/score1_i0_i3
   Register : u3/score3_i0_i0
   Register : u3/score2_i0_i1
   Register : u3/score3_i0_i2
   Register : u3/score2_i0_i2
   Register : u3/score1_i0_i2
   Register : u3/score4_i0_i2
   Register : u3/score2_i0_i3

   Register : u3/score3_i0_i1

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 43 

     Type and instance name of component: 
   Register : u3/u1/cnt_302__i0
   Register : u3/u1/cnt_302__i18
   Register : u3/u1/cnt_302__i17
   Register : u3/u1/cnt_302__i16
   Register : u3/u1/cnt_302__i15
   Register : u3/u1/cnt_302__i14
   Register : u3/u1/cnt_302__i13
   Register : u3/u1/cnt_302__i12
   Register : u3/u1/cnt_302__i11
   Register : u3/u1/cnt_302__i10
   Register : u3/u1/cnt_302__i9
   Register : u3/u1/cnt_302__i8
   Register : u3/u1/cnt_302__i7
   Register : u3/u1/cnt_302__i6
   Register : u3/u1/cnt_302__i5
   Register : u3/u1/cnt_302__i4
   Register : u3/u1/cnt_302__i3
   Register : u3/u1/cnt_302__i2
   Register : u3/u1/cnt_302__i1
   Register : u1/cnt_p_300__i21
   Register : u1/cnt_p_300__i20
   Register : u1/cnt_p_300__i19
   Register : u1/cnt_p_300__i18
   Register : u1/cnt_p_300__i17
   Register : u1/cnt_p_300__i16
   Register : u1/cnt_p_300__i15
   Register : u1/cnt_p_300__i14
   Register : u1/cnt_p_300__i13
   Register : u1/cnt_p_300__i12
   Register : u1/cnt_p_300__i11
   Register : u1/cnt_p_300__i10
   Register : u1/cnt_p_300__i0
   Register : u1/cnt_p_300__i9
   Register : u1/cnt_p_300__i8
   Register : u1/cnt_p_300__i7
   Register : u1/cnt_p_300__i6
   Register : u1/cnt_p_300__i5
   Register : u1/cnt_p_300__i4
   Register : u1/cnt_p_300__i3
   Register : u1/cnt_p_300__i2
   Register : u1/cnt_p_300__i1
   Register : u1/cnt_p_300__i23

   Register : u1/cnt_p_300__i22



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 49 MB
        


















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
