<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_dst_valid</thread>
	</reg_ops>
	<thread>
		<name>_dst_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>fix2float_N_Muxb_1_2_9_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_dst</thread>
	</reg_ops>
	<thread>
		<name>_dst</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>fix2float_N_Mux_32_2_51_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.6080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6166</delay>
			<module_name>fix2float_Add_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>53.6940</unit_area>
			<comb_area>53.6940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>53.6940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_N_Mux_32_2_49_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>fix2float_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>442.8079</total_area>
		<comb_area>267.7039</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_r_fraction_len</thread>
	</reg_ops>
	<thread>
		<name>_r_fraction_len</name>
		<resource>
			<latency>0</latency>
			<delay>0.0944</delay>
			<module_name>fix2float_MuxSubu8i127i0u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b ? (sc_uint&lt;8&gt; )
  (127ULL - a) : (sc_uint&lt;8&gt; )
  (0ULL))</label>
			<unit_area>9.2340</unit_area>
			<comb_area>9.2340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.2340</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>8</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>8</count>
			<total_area>43.7760</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>22.8935</mux_area>
		<control_area>0.0000</control_area>
		<total_area>75.9035</total_area>
		<comb_area>32.1275</comb_area>
		<seq_area>43.7760</seq_area>
		<total_bits>8</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_r_in_data_sign</thread>
	</reg_ops>
	<thread>
		<name>_r_in_data_sign</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>fix2float_N_Mux_32_2_51_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>153.2160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.2900</delay>
			<module_name>fix2float_Add2i1s32_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>126.5400</unit_area>
			<comb_area>126.5400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>126.5400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_N_Mux_32_2_49_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>fix2float_NotBit_32S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>~</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>fix2float_N_Muxb_1_2_9_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>33</reg_bits>
		<reg_count>2</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>33</count>
			<total_area>180.5760</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>94.4356</mux_area>
		<control_area>0.0000</control_area>
		<total_area>624.1936</total_area>
		<comb_area>443.6176</comb_area>
		<seq_area>180.5760</seq_area>
		<total_bits>33</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_comb_sig</thread>
	</reg_ops>
	<thread>
		<name>_comb_sig</name>
		<resource>
			<latency>0</latency>
			<delay>0.2019</delay>
			<module_name>fix2float_OrReduction_32S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>65.3220</unit_area>
			<comb_area>65.3220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>65.3220</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>fix2float_Subu5i31_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>20.5200</unit_area>
			<comb_area>20.5200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>20.5200</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0928</delay>
			<module_name>fix2float_OrReduction_6U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>11.6280</unit_area>
			<comb_area>11.6280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.6280</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>fix2float_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>101.5740</total_area>
		<comb_area>101.5740</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_r_z</thread>
	</reg_ops>
	<thread>
		<name>_r_z</name>
		<resource>
			<latency>0</latency>
			<delay>1.1560</delay>
			<module_name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(f ? (sc_uint&lt;23&gt; )
  ((e + ( d &amp; ( c | b | a ) ))) : (sc_uint&lt;23&gt; )
  (0ULL))</label>
			<unit_area>126.8820</unit_area>
			<comb_area>126.8820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>126.8820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_N_Mux_8_2_15_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>10.9440</unit_area>
			<comb_area>10.9440</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.9440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>fix2float_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>3</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5740</mux_area>
		<control_area>0.0000</control_area>
		<total_area>409.2920</total_area>
		<comb_area>234.1880</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_shift_num</thread>
	</reg_ops>
	<thread>
		<name>_shift_num</name>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi11u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi13u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi14u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi19u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi21u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi22u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi25u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi26u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi28u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0496</delay>
			<module_name>fix2float_Muxi7u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>31.3272</unit_area>
			<comb_area>31.3272</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.3272</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi15u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.9564</unit_area>
			<comb_area>21.9564</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.9564</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi23u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.9564</unit_area>
			<comb_area>21.9564</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.9564</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi27u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.9564</unit_area>
			<comb_area>21.9564</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.9564</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi29u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.9564</unit_area>
			<comb_area>21.9564</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.9564</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi30u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.9564</unit_area>
			<comb_area>21.9564</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.9564</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi16u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>15.3900</unit_area>
			<comb_area>15.3900</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.3900</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi1u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>15.3900</unit_area>
			<comb_area>15.3900</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.3900</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi2u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>15.3900</unit_area>
			<comb_area>15.3900</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.3900</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi4u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>15.3900</unit_area>
			<comb_area>15.3900</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.3900</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0515</delay>
			<module_name>fix2float_Muxi8u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>15.3900</unit_area>
			<comb_area>15.3900</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.3900</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi10u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi12u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi17u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi18u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi20u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi24u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi3u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi5u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi6u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0567</delay>
			<module_name>fix2float_Muxi9u5u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>fix2float_Muxi31i0u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>633.3840</total_area>
		<comb_area>633.3840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_r2_in_data</thread>
	</reg_ops>
	<thread>
		<name>_r2_in_data</name>
		<resource>
			<latency>0</latency>
			<delay>0.3283</delay>
			<module_name>fix2float_LeftShift_32Sx5U_32S_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;&lt;</label>
			<unit_area>419.9760</unit_area>
			<comb_area>419.9760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>419.9760</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_N_Mux_32_2_49_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>fix2float_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>732.4819</total_area>
		<comb_area>557.3779</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>11</reg_bits>
		<reg_count>7</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>11</count>
			<total_area>60.1920</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>31.4785</mux_area>
		<control_area>0.0000</control_area>
		<total_area>91.6705</total_area>
		<comb_area>31.4785</comb_area>
		<seq_area>60.1920</seq_area>
		<total_bits>11</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<reg_share>
		<survivor>fix2float_N_Mux_32_2_51_4_10_ctrl1</survivor>
		<absorbed>fix2float_N_Muxb_1_2_9_4_11_in2</absorbed>
	</reg_share>
	<resource>
		<latency>0</latency>
		<delay>0.3283</delay>
		<module_name>fix2float_LeftShift_32Sx5U_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;&lt;</label>
		<unit_area>419.9760</unit_area>
		<comb_area>419.9760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>419.9760</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>fix2float_N_Mux_32_2_51_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>229.8240</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>fix2float_N_Mux_32_2_49_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>131.3280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1560</delay>
		<module_name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(f ? (sc_uint&lt;23&gt; )
  ((e + ( d &amp; ( c | b | a ) ))) : (sc_uint&lt;23&gt; )
  (0ULL))</label>
		<unit_area>126.8820</unit_area>
		<comb_area>126.8820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>126.8820</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.2900</delay>
		<module_name>fix2float_Add2i1s32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>126.5400</unit_area>
		<comb_area>126.5400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>126.5400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2019</delay>
		<module_name>fix2float_OrReduction_32S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>65.3220</unit_area>
		<comb_area>65.3220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.3220</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6166</delay>
		<module_name>fix2float_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>53.6940</unit_area>
		<comb_area>53.6940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>53.6940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi28u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi26u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi25u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi22u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi21u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi19u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi14u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi13u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi11u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0496</delay>
		<module_name>fix2float_Muxi7u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>31.3272</unit_area>
		<comb_area>31.3272</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.3272</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi30u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.9564</unit_area>
		<comb_area>21.9564</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.9564</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi29u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.9564</unit_area>
		<comb_area>21.9564</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.9564</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi27u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.9564</unit_area>
		<comb_area>21.9564</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.9564</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi23u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.9564</unit_area>
		<comb_area>21.9564</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.9564</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi15u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.9564</unit_area>
		<comb_area>21.9564</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.9564</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>fix2float_NotBit_32S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>~</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.8880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>fix2float_Subu5i31_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>20.5200</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi16u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>15.3900</unit_area>
		<comb_area>15.3900</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.3900</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi8u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>15.3900</unit_area>
		<comb_area>15.3900</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.3900</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi4u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>15.3900</unit_area>
		<comb_area>15.3900</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.3900</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi2u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>15.3900</unit_area>
		<comb_area>15.3900</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.3900</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fix2float_Muxi1u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>15.3900</unit_area>
		<comb_area>15.3900</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.3900</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi24u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi20u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi18u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi17u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi12u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi10u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi9u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi6u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi5u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0567</delay>
		<module_name>fix2float_Muxi3u5u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0928</delay>
		<module_name>fix2float_OrReduction_6U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>11.6280</unit_area>
		<comb_area>11.6280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.6280</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>fix2float_N_Mux_8_2_15_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>10.9440</unit_area>
		<comb_area>10.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.9440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0944</delay>
		<module_name>fix2float_MuxSubu8i127i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(b ? (sc_uint&lt;8&gt; )
  (127ULL - a) : (sc_uint&lt;8&gt; )
  (0ULL))</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9.2340</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>fix2float_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>fix2float_N_Muxb_1_2_9_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>fix2float_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>fix2float_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>fix2float_Muxi31i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>147</reg_bits>
	<reg_count>16</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>147</count>
		<total_area>904.9320</total_area>
		<unit_area>6.1560</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.1560</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>0.0000</mux_area>
	<control_area>0.0000</control_area>
	<total_area>2785.2480</total_area>
	<comb_area>1880.3160</comb_area>
	<seq_area>904.9320</seq_area>
	<total_bits>147</total_bits>
	<state_count>18</state_count>
	<netlist>
		<module_name>fix2float</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>618</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>619</source_loc>
		</port>
		<source_loc>
			<id>3969</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3935,3951,3987,4021</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>enable</name>
			<datatype W="1">bool</datatype>
			<source_loc>3969</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>fraction_len</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3988</source_loc>
		</port>
		<source_loc>
			<id>4044</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3936,4022,4317</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4044</source_loc>
		</port>
		<source_loc>
			<id>2769</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3023,1670</sub_loc>
		</source_loc>
		<source_loc>
			<id>4407</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2769,2121,3954,4023,4018</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4407</source_loc>
		</port>
		<source_loc>
			<id>3942</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3934,3939</sub_loc>
		</source_loc>
		<source_loc>
			<id>3943</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3942,3944,3945</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3943</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>3971</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3950,3964</sub_loc>
		</source_loc>
		<source_loc>
			<id>3972</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3971,3973,3974</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3972</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</port>
		<signal>
			<name>fix2float_N_Mux_32_2_51_4_12_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4030</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_N_Muxb_1_2_9_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4024</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4400</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2969,4029</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_N_Mux_32_2_51_4_10_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4400</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_N_Mux_32_2_51_4_10_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1689</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4396</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2969,4028</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_Add2i1s32_4_9_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4396</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_NotBit_32S_32S_4_8_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4027</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_And_1Ux1U_1U_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4025</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2768</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>767,2941</sub_loc>
		</source_loc>
		<source_loc>
			<id>4405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2768,4015,4017,4026,4050,4051,4320</sub_loc>
		</source_loc>
		<signal>
			<name>r_sign</name>
			<datatype W="1">bool</datatype>
			<source_loc>4405</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_N_Mux_32_2_49_4_14_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4031</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_MuxSubu8i127i0u1_4_7_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3989</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi1u5u1_1_56_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1875</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi2u5u1_1_55_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4222</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi2u5u1_1_55_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1877</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi3u5u1_1_54_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4221</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi3u5u1_1_54_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1879</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi4u5u1_1_53_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4220</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi4u5u1_1_53_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1881</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi5u5u1_1_52_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4219</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi5u5u1_1_52_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1883</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi6u5u1_1_51_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4218</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi6u5u1_1_51_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1885</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi7u5u1_1_50_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4217</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi7u5u1_1_50_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1887</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi8u5u1_1_49_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4216</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi8u5u1_1_49_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1889</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi9u5u1_1_48_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4215</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi9u5u1_1_48_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1891</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi10u5u1_1_47_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4214</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi10u5u1_1_47_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1893</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi11u5u1_1_46_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4213</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi11u5u1_1_46_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1895</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi12u5u1_1_45_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4212</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi12u5u1_1_45_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1897</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi13u5u1_1_44_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4211</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi13u5u1_1_44_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1899</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi14u5u1_1_43_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4210</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi14u5u1_1_43_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1901</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi15u5u1_1_42_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4209</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi15u5u1_1_42_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1903</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi16u5u1_1_41_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4208</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi16u5u1_1_41_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1905</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi17u5u1_1_40_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4207</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi17u5u1_1_40_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1907</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi18u5u1_1_39_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4206</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi18u5u1_1_39_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1909</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi19u5u1_1_38_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4205</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi19u5u1_1_38_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1911</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi20u5u1_1_37_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4204</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi20u5u1_1_37_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1913</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi21u5u1_1_36_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4203</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi21u5u1_1_36_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1915</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi22u5u1_1_35_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4202</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi22u5u1_1_35_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1917</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi23u5u1_1_34_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4201</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi23u5u1_1_34_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1919</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi24u5u1_1_33_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4200</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi24u5u1_1_33_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1921</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi25u5u1_1_32_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4199</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi25u5u1_1_32_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1923</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi26u5u1_1_31_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4198</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi26u5u1_1_31_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1925</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi27u5u1_1_30_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4197</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi27u5u1_1_30_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1927</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi28u5u1_1_29_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4196</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi28u5u1_1_29_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1929</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi29u5u1_1_28_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4195</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi29u5u1_1_28_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1931</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi30u5u1_1_27_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4194</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi30u5u1_1_27_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>1933</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Muxi31i0u1_4_26_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4193</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4330</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4074,4307,4324</sub_loc>
		</source_loc>
		<source_loc>
			<id>4334</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4330,4335,4336</sub_loc>
		</source_loc>
		<signal>
			<name>r2_shift_num</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4334</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<signal>
			<name>fix2float_OrReduction_32S_1U_1_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4084</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_LeftShift_32Sx5U_32S_1_59_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4266</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4273</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4224,4263,4318,4223</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_Muxi1u5u1_1_56_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4273</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2121,1935,4014,4016,4032,4047,4048,4073,4162,4163,4164,4165,4166,4167,4168,4169,4170,4171,4172,4173,4174,4175,4176,4177,4178,4179,4180,4181,4182,4183,4184,4185,4186,4187,4188,4189,4190,4191,4192,4262</sub_loc>
		</source_loc>
		<signal>
			<name>r_in_data</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4402</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>fix2float_And_1Ux1U_1U_4_58_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4265</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4328</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4260,4304,4311,4327</sub_loc>
		</source_loc>
		<source_loc>
			<id>4346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4328,4347,4348</sub_loc>
		</source_loc>
		<signal>
			<name>src_valid_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4346</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_Not_1U_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4264</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4272</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4086,4261,4319,4085</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_Not_1U_1U_1_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4272</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_N_Mux_32_2_49_4_60_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4267</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4078,4106,4077</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_OrReduction_6U_1U_1_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4137</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4136</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4079,4105</sub_loc>
		</source_loc>
		<signal>
			<name>round_bit</name>
			<datatype W="1">bool</datatype>
			<source_loc>4136</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4135</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4080,4104</sub_loc>
		</source_loc>
		<signal>
			<name>guard</name>
			<datatype W="1">bool</datatype>
			<source_loc>4135</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4083,4108</sub_loc>
		</source_loc>
		<signal>
			<name>z_m</name>
			<datatype W="23">sc_int</datatype>
			<source_loc>4138</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2079</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4387</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1977,4072,4075,4076,4107,4259,4268,4275,4276</sub_loc>
		</source_loc>
		<signal>
			<name>r2_in_data</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4387</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4374</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1708,4082,4109,4081</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_Subu5i31_1_17_out1</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>4374</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_And_1Ux1U_1U_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4112</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4110,4310,4321</sub_loc>
		</source_loc>
		<source_loc>
			<id>4337</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4333,4338,4339</sub_loc>
		</source_loc>
		<signal>
			<name>r2_sign</name>
			<datatype W="1">bool</datatype>
			<source_loc>4337</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_And_1Ux1U_1U_4_21_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4116</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4329</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4102,4305,4312,4326</sub_loc>
		</source_loc>
		<source_loc>
			<id>4349</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4329,4350,4351</sub_loc>
		</source_loc>
		<signal>
			<name>src_valid_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4349</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4367</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3802,4111</sub_loc>
		</source_loc>
		<signal>
			<name>fix2float_Not_1U_1U_4_19_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4367</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4331</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4103,4308,4313,4323</sub_loc>
		</source_loc>
		<source_loc>
			<id>4340</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4331,4341,4342</sub_loc>
		</source_loc>
		<signal>
			<name>r2_zero_sig</name>
			<datatype W="1">bool</datatype>
			<source_loc>4340</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_And_1Ux1U_1U_4_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4113</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_N_Mux_8_2_15_4_24_out1_slice</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>4117</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>4119</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_N_Mux_32_2_49_4_5_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3962</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_N_Mux_32_2_49_4_5_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2126</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3958,4099,4120</sub_loc>
		</source_loc>
		<source_loc>
			<id>4143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4132,4144,4145</sub_loc>
		</source_loc>
		<signal>
			<name>r_z_m</name>
			<datatype W="23">sc_int</datatype>
			<source_loc>4143</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>4134</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3955,4101,4114</sub_loc>
		</source_loc>
		<source_loc>
			<id>4146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4134,4147,4148</sub_loc>
		</source_loc>
		<signal>
			<name>r_z_s</name>
			<datatype W="1">bool</datatype>
			<source_loc>4146</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_Add_8Ux8U_8U_4_4_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3961</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3993</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3957,3986,3990</sub_loc>
		</source_loc>
		<source_loc>
			<id>3994</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3993,3995,3996</sub_loc>
		</source_loc>
		<signal>
			<name>r_fraction_len</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3994</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>4359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2111,3956,4100,4118,4141,4142</sub_loc>
		</source_loc>
		<signal>
			<name>r_z_e_slice</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>4359</source_loc>
			<area>36.9360</area>
			<comb_area>0.0000</comb_area>
			<seq_area>36.9360</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_6</module_name>
		</signal>
		<signal>
			<name>fix2float_And_1Ux1U_1U_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3960</source_loc>
			<async/>
		</signal>
		<signal>
			<name>fix2float_Not_1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3959</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4332</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3953,4309,4322</sub_loc>
		</source_loc>
		<source_loc>
			<id>4343</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4332,4344,4345</sub_loc>
		</source_loc>
		<signal>
			<name>r3_zero_sig</name>
			<datatype W="1">bool</datatype>
			<source_loc>4343</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_N_Mux_32_2_51_4_6_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3963</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3937,3952,4306,4325</sub_loc>
		</source_loc>
		<source_loc>
			<id>4352</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3970,4353,4354</sub_loc>
		</source_loc>
		<signal>
			<name>src_valid_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4352</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>fix2float_N_Muxb_1_2_9_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3938</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2129</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>239</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2655</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2129</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dst_valid</name>
			</lhs>
			<rhs>
				<name>fix2float_N_Muxb_1_2_9_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2655</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<thread>
			<name>fix2float_N_Muxb_1_2_9_4_1</name>
			<dissolved_from>fix2float_N_Muxb_1_2_9_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>src_valid_3d</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Muxb_1_2_9_4_1_out1</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>2967</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<source_loc>
			<id>2087</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>221</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2663</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2087</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dst</name>
			</lhs>
			<rhs>
				<name>fix2float_N_Mux_32_2_51_4_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2663</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>fix2float_Not_1U_1U_4_2</name>
			<dissolved_from>fix2float_Not_1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>r3_zero_sig</name>
			</rhs>
			<lhs>
				<name>fix2float_Not_1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2102</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>fix2float_And_1Ux1U_1U_4_3</name>
			<dissolved_from>fix2float_And_1Ux1U_1U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>src_valid_3d</name>
			</rhs>
			<rhs>
				<name>fix2float_Not_1U_1U_4_2_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_And_1Ux1U_1U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2097</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>fix2float_Add_8Ux8U_8U_4_4</name>
			<dissolved_from>fix2float_Add_8Ux8U_8U_4_4</dissolved_from>
			<async/>
			<rhs>
				<name>r_fraction_len</name>
			</rhs>
			<rhs>
				<name>r_z_e_slice</name>
			</rhs>
			<lhs>
				<name>fix2float_Add_8Ux8U_8U_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2111</source_loc>
			<thread>_dst</thread>
		</thread>
		<assign>
			<name>drive_fix2float_N_Mux_32_2_49_4_5_in2</name>
			<lhs>
				<name>fix2float_N_Mux_32_2_49_4_5_in2</name>
			</lhs>
			<rhs>
				<name>r_z_m</name>
				<name>fix2float_Add_8Ux8U_8U_4_4_out1</name>
				<name>r_z_s</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_N_Mux_32_2_49_4_5</name>
			<dissolved_from>fix2float_N_Mux_32_2_49_4_5</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>fix2float_N_Mux_32_2_49_4_5_in2</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_32_2_49_4_5_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>fix2float_And_1Ux1U_1U_4_3_out1</name>
			</cond>
			<source_loc>2969</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>fix2float_N_Mux_32_2_51_4_6</name>
			<dissolved_from>fix2float_N_Mux_32_2_51_4_6</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>fix2float_N_Mux_32_2_49_4_5_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_32_2_51_4_6_out1</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>2970</source_loc>
			<thread>_dst</thread>
		</thread>
		<source_loc>
			<id>2007</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>186</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2676</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2007</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r_z_m</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_z_m</name>
			</lhs>
			<rhs>
				<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2676</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>drive_r_z_e_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_z_e_slice</name>
			</lhs>
			<rhs>
				<name>fix2float_N_Mux_8_2_15_4_24_out1_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2676</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>drive_r_z_s</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_z_s</name>
			</lhs>
			<rhs>
				<name>fix2float_And_1Ux1U_1U_4_23_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2676</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>fix2float_Not_1U_1U_4_19</name>
			<dissolved_from>fix2float_Not_1U_1U_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>r2_zero_sig</name>
			</rhs>
			<lhs>
				<name>fix2float_Not_1U_1U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2102</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>fix2float_And_1Ux1U_1U_4_21</name>
			<dissolved_from>fix2float_And_1Ux1U_1U_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>src_valid_2d</name>
			</rhs>
			<rhs>
				<name>fix2float_Not_1U_1U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_And_1Ux1U_1U_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2097</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>fix2float_And_1Ux1U_1U_4_22</name>
			<dissolved_from>fix2float_And_1Ux1U_1U_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>r2_sign</name>
			</rhs>
			<rhs>
				<name>fix2float_Not_1U_1U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_And_1Ux1U_1U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2097</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>fix2float_And_1Ux1U_1U_4_23</name>
			<dissolved_from>fix2float_And_1Ux1U_1U_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>src_valid_2d</name>
			</rhs>
			<rhs>
				<name>fix2float_And_1Ux1U_1U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_And_1Ux1U_1U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2097</source_loc>
			<thread>_r_z</thread>
		</thread>
		<thread>
			<name>fix2float_N_Mux_8_2_15_4_24</name>
			<dissolved_from>fix2float_N_Mux_8_2_15_4_24</dissolved_from>
			<async/>
			<mux_area>10.9440</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>fix2float_Subu5i31_1_17_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_8_2_15_4_24_out1_slice</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>fix2float_And_1Ux1U_1U_4_21_out1</name>
			</cond>
			<source_loc>3016</source_loc>
			<thread>_r_z</thread>
		</thread>
		<assign>
			<name>drive_fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_in2</name>
			<lhs>
				<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_in2</name>
			</lhs>
			<rhs>
				<name>r2_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25</name>
			<dissolved_from>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_in2</name>
			</rhs>
			<rhs>
				<name>fix2float_OrReduction_6U_1U_1_16_out1</name>
			</rhs>
			<rhs>
				<name>round_bit</name>
			</rhs>
			<rhs>
				<name>guard</name>
			</rhs>
			<rhs>
				<name>z_m</name>
			</rhs>
			<lhs>
				<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>fix2float_And_1Ux1U_1U_4_21_out1</name>
			</cond>
			<source_loc>2979</source_loc>
			<thread>_r_z</thread>
		</thread>
		<source_loc>
			<id>1980</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>174</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2694</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1980</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r2_in_data</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r2_in_data</name>
			</lhs>
			<rhs>
				<name>fix2float_N_Mux_32_2_49_4_60_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2694</source_loc>
			<thread>_r2_in_data</thread>
		</thread>
		<thread>
			<name>fix2float_Not_1U_1U_4_57</name>
			<dissolved_from>fix2float_Not_1U_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<name>fix2float_Not_1U_1U_1_18_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_Not_1U_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2102</source_loc>
			<thread>_r2_in_data</thread>
		</thread>
		<thread>
			<name>fix2float_And_1Ux1U_1U_4_58</name>
			<dissolved_from>fix2float_And_1Ux1U_1U_4_58</dissolved_from>
			<async/>
			<rhs>
				<name>src_valid_1d</name>
			</rhs>
			<rhs>
				<name>fix2float_Not_1U_1U_4_57_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_And_1Ux1U_1U_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2097</source_loc>
			<thread>_r2_in_data</thread>
		</thread>
		<thread>
			<name>fix2float_LeftShift_32Sx5U_32S_1_59</name>
			<dissolved_from>fix2float_LeftShift_32Sx5U_32S_1_59</dissolved_from>
			<async/>
			<rhs>
				<name>fix2float_Muxi1u5u1_1_56_out1</name>
			</rhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
			<lhs>
				<name>fix2float_LeftShift_32Sx5U_32S_1_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1997</source_loc>
			<thread>_r2_in_data</thread>
		</thread>
		<thread>
			<name>fix2float_N_Mux_32_2_49_4_60</name>
			<dissolved_from>fix2float_N_Mux_32_2_49_4_60</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>fix2float_LeftShift_32Sx5U_32S_1_59_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_32_2_49_4_60_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>fix2float_And_1Ux1U_1U_4_58_out1</name>
			</cond>
			<source_loc>2969</source_loc>
			<thread>_r2_in_data</thread>
		</thread>
		<assign>
			<name>drive_round_bit</name>
			<lhs>
				<name>round_bit</name>
			</lhs>
			<rhs>
				<name>r2_in_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_guard</name>
			<lhs>
				<name>guard</name>
			</lhs>
			<rhs>
				<name>r2_in_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_z_m</name>
			<lhs>
				<name>z_m</name>
			</lhs>
			<rhs>
				<name>r2_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_OrReduction_32S_1U_1_15</name>
			<dissolved_from>fix2float_OrReduction_32S_1U_1_15</dissolved_from>
			<async/>
			<rhs>
				<name>r_in_data</name>
			</rhs>
			<lhs>
				<name>fix2float_OrReduction_32S_1U_1_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1943</source_loc>
			<thread>_comb_sig</thread>
		</thread>
		<thread>
			<name>fix2float_OrReduction_6U_1U_1_16</name>
			<dissolved_from>fix2float_OrReduction_6U_1U_1_16</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>r2_in_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>5</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>fix2float_OrReduction_6U_1U_1_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1965</source_loc>
			<thread>_comb_sig</thread>
		</thread>
		<thread>
			<name>fix2float_Subu5i31_1_17</name>
			<dissolved_from>fix2float_Subu5i31_1_17</dissolved_from>
			<async/>
			<rhs>
				<name>r2_shift_num</name>
			</rhs>
			<rhs>
				<value>31</value>
			</rhs>
			<lhs>
				<name>fix2float_Subu5i31_1_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1953</source_loc>
			<thread>_comb_sig</thread>
		</thread>
		<thread>
			<name>fix2float_Not_1U_1U_1_18</name>
			<dissolved_from>fix2float_Not_1U_1U_1_18</dissolved_from>
			<async/>
			<rhs>
				<name>fix2float_OrReduction_32S_1U_1_15_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_Not_1U_1U_1_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2102</source_loc>
			<thread>_comb_sig</thread>
		</thread>
		<thread>
			<name>fix2float_Muxi31i0u1_4_26</name>
			<dissolved_from>fix2float_Muxi31i0u1_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>31</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi31i0u1_4_26_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>r_in_data</name>
			</cond>
			<source_loc>2985</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi30u5u1_1_27_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi30u5u1_1_27_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi30u5u1_1_27</name>
			<dissolved_from>fix2float_Muxi30u5u1_1_27</dissolved_from>
			<async/>
			<rhs>
				<value>30</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi30u5u1_1_27_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi31i0u1_4_26_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi30u5u1_1_27_ctrl1</name>
			</cond>
			<source_loc>2986</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi29u5u1_1_28_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi29u5u1_1_28_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi29u5u1_1_28</name>
			<dissolved_from>fix2float_Muxi29u5u1_1_28</dissolved_from>
			<async/>
			<rhs>
				<value>29</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi29u5u1_1_28_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi30u5u1_1_27_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi29u5u1_1_28_ctrl1</name>
			</cond>
			<source_loc>2987</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi28u5u1_1_29_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi28u5u1_1_29_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi28u5u1_1_29</name>
			<dissolved_from>fix2float_Muxi28u5u1_1_29</dissolved_from>
			<async/>
			<rhs>
				<value>28</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi28u5u1_1_29_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi29u5u1_1_28_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi28u5u1_1_29_ctrl1</name>
			</cond>
			<source_loc>2988</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi27u5u1_1_30_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi27u5u1_1_30_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi27u5u1_1_30</name>
			<dissolved_from>fix2float_Muxi27u5u1_1_30</dissolved_from>
			<async/>
			<rhs>
				<value>27</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi27u5u1_1_30_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi28u5u1_1_29_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi27u5u1_1_30_ctrl1</name>
			</cond>
			<source_loc>2989</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi26u5u1_1_31_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi26u5u1_1_31_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi26u5u1_1_31</name>
			<dissolved_from>fix2float_Muxi26u5u1_1_31</dissolved_from>
			<async/>
			<rhs>
				<value>26</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi26u5u1_1_31_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi27u5u1_1_30_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi26u5u1_1_31_ctrl1</name>
			</cond>
			<source_loc>2990</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi25u5u1_1_32_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi25u5u1_1_32_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi25u5u1_1_32</name>
			<dissolved_from>fix2float_Muxi25u5u1_1_32</dissolved_from>
			<async/>
			<rhs>
				<value>25</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi25u5u1_1_32_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi26u5u1_1_31_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi25u5u1_1_32_ctrl1</name>
			</cond>
			<source_loc>2991</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi24u5u1_1_33_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi24u5u1_1_33_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi24u5u1_1_33</name>
			<dissolved_from>fix2float_Muxi24u5u1_1_33</dissolved_from>
			<async/>
			<rhs>
				<value>24</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi24u5u1_1_33_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi25u5u1_1_32_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi24u5u1_1_33_ctrl1</name>
			</cond>
			<source_loc>2992</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi23u5u1_1_34_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi23u5u1_1_34_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi23u5u1_1_34</name>
			<dissolved_from>fix2float_Muxi23u5u1_1_34</dissolved_from>
			<async/>
			<rhs>
				<value>23</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi23u5u1_1_34_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi24u5u1_1_33_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi23u5u1_1_34_ctrl1</name>
			</cond>
			<source_loc>2993</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi22u5u1_1_35_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi22u5u1_1_35_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi22u5u1_1_35</name>
			<dissolved_from>fix2float_Muxi22u5u1_1_35</dissolved_from>
			<async/>
			<rhs>
				<value>22</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi22u5u1_1_35_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi23u5u1_1_34_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi22u5u1_1_35_ctrl1</name>
			</cond>
			<source_loc>2994</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi21u5u1_1_36_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi21u5u1_1_36_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi21u5u1_1_36</name>
			<dissolved_from>fix2float_Muxi21u5u1_1_36</dissolved_from>
			<async/>
			<rhs>
				<value>21</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi21u5u1_1_36_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi22u5u1_1_35_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi21u5u1_1_36_ctrl1</name>
			</cond>
			<source_loc>2995</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi20u5u1_1_37_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi20u5u1_1_37_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi20u5u1_1_37</name>
			<dissolved_from>fix2float_Muxi20u5u1_1_37</dissolved_from>
			<async/>
			<rhs>
				<value>20</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi20u5u1_1_37_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi21u5u1_1_36_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi20u5u1_1_37_ctrl1</name>
			</cond>
			<source_loc>2996</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi19u5u1_1_38_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi19u5u1_1_38_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi19u5u1_1_38</name>
			<dissolved_from>fix2float_Muxi19u5u1_1_38</dissolved_from>
			<async/>
			<rhs>
				<value>19</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi19u5u1_1_38_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi20u5u1_1_37_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi19u5u1_1_38_ctrl1</name>
			</cond>
			<source_loc>2997</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi18u5u1_1_39_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi18u5u1_1_39_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi18u5u1_1_39</name>
			<dissolved_from>fix2float_Muxi18u5u1_1_39</dissolved_from>
			<async/>
			<rhs>
				<value>18</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi18u5u1_1_39_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi19u5u1_1_38_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi18u5u1_1_39_ctrl1</name>
			</cond>
			<source_loc>2998</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi17u5u1_1_40_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi17u5u1_1_40_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi17u5u1_1_40</name>
			<dissolved_from>fix2float_Muxi17u5u1_1_40</dissolved_from>
			<async/>
			<rhs>
				<value>17</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi17u5u1_1_40_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi18u5u1_1_39_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi17u5u1_1_40_ctrl1</name>
			</cond>
			<source_loc>2999</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi16u5u1_1_41_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi16u5u1_1_41_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi16u5u1_1_41</name>
			<dissolved_from>fix2float_Muxi16u5u1_1_41</dissolved_from>
			<async/>
			<rhs>
				<value>16</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi16u5u1_1_41_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi17u5u1_1_40_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi16u5u1_1_41_ctrl1</name>
			</cond>
			<source_loc>3000</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi15u5u1_1_42_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi15u5u1_1_42_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi15u5u1_1_42</name>
			<dissolved_from>fix2float_Muxi15u5u1_1_42</dissolved_from>
			<async/>
			<rhs>
				<value>15</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi15u5u1_1_42_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi16u5u1_1_41_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi15u5u1_1_42_ctrl1</name>
			</cond>
			<source_loc>3001</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi14u5u1_1_43_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi14u5u1_1_43_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi14u5u1_1_43</name>
			<dissolved_from>fix2float_Muxi14u5u1_1_43</dissolved_from>
			<async/>
			<rhs>
				<value>14</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi14u5u1_1_43_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi15u5u1_1_42_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi14u5u1_1_43_ctrl1</name>
			</cond>
			<source_loc>3002</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi13u5u1_1_44_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi13u5u1_1_44_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi13u5u1_1_44</name>
			<dissolved_from>fix2float_Muxi13u5u1_1_44</dissolved_from>
			<async/>
			<rhs>
				<value>13</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi13u5u1_1_44_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi14u5u1_1_43_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi13u5u1_1_44_ctrl1</name>
			</cond>
			<source_loc>3003</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi12u5u1_1_45_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi12u5u1_1_45_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi12u5u1_1_45</name>
			<dissolved_from>fix2float_Muxi12u5u1_1_45</dissolved_from>
			<async/>
			<rhs>
				<value>12</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi12u5u1_1_45_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi13u5u1_1_44_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi12u5u1_1_45_ctrl1</name>
			</cond>
			<source_loc>3004</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi11u5u1_1_46_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi11u5u1_1_46_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi11u5u1_1_46</name>
			<dissolved_from>fix2float_Muxi11u5u1_1_46</dissolved_from>
			<async/>
			<rhs>
				<value>11</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi11u5u1_1_46_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi12u5u1_1_45_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi11u5u1_1_46_ctrl1</name>
			</cond>
			<source_loc>3005</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi10u5u1_1_47_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi10u5u1_1_47_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi10u5u1_1_47</name>
			<dissolved_from>fix2float_Muxi10u5u1_1_47</dissolved_from>
			<async/>
			<rhs>
				<value>10</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi10u5u1_1_47_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi11u5u1_1_46_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi10u5u1_1_47_ctrl1</name>
			</cond>
			<source_loc>3006</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi9u5u1_1_48_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi9u5u1_1_48_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi9u5u1_1_48</name>
			<dissolved_from>fix2float_Muxi9u5u1_1_48</dissolved_from>
			<async/>
			<rhs>
				<value>9</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi9u5u1_1_48_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi10u5u1_1_47_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi9u5u1_1_48_ctrl1</name>
			</cond>
			<source_loc>3007</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi8u5u1_1_49_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi8u5u1_1_49_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi8u5u1_1_49</name>
			<dissolved_from>fix2float_Muxi8u5u1_1_49</dissolved_from>
			<async/>
			<rhs>
				<value>8</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi8u5u1_1_49_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi9u5u1_1_48_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi8u5u1_1_49_ctrl1</name>
			</cond>
			<source_loc>3008</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi7u5u1_1_50_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi7u5u1_1_50_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi7u5u1_1_50</name>
			<dissolved_from>fix2float_Muxi7u5u1_1_50</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi7u5u1_1_50_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi8u5u1_1_49_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi7u5u1_1_50_ctrl1</name>
			</cond>
			<source_loc>3009</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi6u5u1_1_51_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi6u5u1_1_51_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi6u5u1_1_51</name>
			<dissolved_from>fix2float_Muxi6u5u1_1_51</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi6u5u1_1_51_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi7u5u1_1_50_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi6u5u1_1_51_ctrl1</name>
			</cond>
			<source_loc>3010</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi5u5u1_1_52_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi5u5u1_1_52_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi5u5u1_1_52</name>
			<dissolved_from>fix2float_Muxi5u5u1_1_52</dissolved_from>
			<async/>
			<rhs>
				<value>5</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi5u5u1_1_52_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi6u5u1_1_51_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi5u5u1_1_52_ctrl1</name>
			</cond>
			<source_loc>3011</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi4u5u1_1_53_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi4u5u1_1_53_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi4u5u1_1_53</name>
			<dissolved_from>fix2float_Muxi4u5u1_1_53</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi4u5u1_1_53_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi5u5u1_1_52_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi4u5u1_1_53_ctrl1</name>
			</cond>
			<source_loc>3012</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi3u5u1_1_54_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi3u5u1_1_54_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi3u5u1_1_54</name>
			<dissolved_from>fix2float_Muxi3u5u1_1_54</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi3u5u1_1_54_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi4u5u1_1_53_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi3u5u1_1_54_ctrl1</name>
			</cond>
			<source_loc>3013</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi2u5u1_1_55_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi2u5u1_1_55_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi2u5u1_1_55</name>
			<dissolved_from>fix2float_Muxi2u5u1_1_55</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi2u5u1_1_55_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi3u5u1_1_54_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi2u5u1_1_55_ctrl1</name>
			</cond>
			<source_loc>3014</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<assign>
			<name>drive_fix2float_Muxi1u5u1_1_56_ctrl1</name>
			<lhs>
				<name>fix2float_Muxi1u5u1_1_56_ctrl1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_Muxi1u5u1_1_56</name>
			<dissolved_from>fix2float_Muxi1u5u1_1_56</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>fix2float_Muxi1u5u1_1_56_out1</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi2u5u1_1_55_out1</name>
			</rhs>
			<cond>
				<name>fix2float_Muxi1u5u1_1_56_ctrl1</name>
			</cond>
			<source_loc>3015</source_loc>
			<thread>_shift_num</thread>
		</thread>
		<source_loc>
			<id>1664</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>82</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2752</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1664</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r_fraction_len</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_fraction_len</name>
			</lhs>
			<rhs>
				<name>fix2float_MuxSubu8i127i0u1_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2752</source_loc>
			<thread>_r_fraction_len</thread>
		</thread>
		<thread>
			<name>fix2float_MuxSubu8i127i0u1_4_7</name>
			<dissolved_from>fix2float_MuxSubu8i127i0u1_4_7</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>fraction_len</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>127</value>
			</rhs>
			<lhs>
				<name>fix2float_MuxSubu8i127i0u1_4_7_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3016</source_loc>
			<thread>_r_fraction_len</thread>
		</thread>
		<source_loc>
			<id>1577</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>60</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2759</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1577</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r_in_data</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_in_data</name>
			</lhs>
			<rhs>
				<name>fix2float_N_Mux_32_2_49_4_14_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2759</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>drive_r_sign</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_sign</name>
			</lhs>
			<rhs>
				<name>fix2float_And_1Ux1U_1U_4_13_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2759</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>fix2float_NotBit_32S_32S_4_8</name>
			<dissolved_from>fix2float_NotBit_32S_32S_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>src</name>
			</rhs>
			<lhs>
				<name>fix2float_NotBit_32S_32S_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1671</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>fix2float_Add2i1s32_4_9</name>
			<dissolved_from>fix2float_Add2i1s32_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fix2float_NotBit_32S_32S_4_8_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_Add2i1s32_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1673</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<assign>
			<name>drive_fix2float_N_Mux_32_2_51_4_10_ctrl1</name>
			<lhs>
				<name>fix2float_N_Mux_32_2_51_4_10_ctrl1</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
		</assign>
		<thread>
			<name>fix2float_N_Mux_32_2_51_4_10</name>
			<dissolved_from>fix2float_N_Mux_32_2_51_4_10</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>fix2float_Add2i1s32_4_9_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_32_2_51_4_10_out1</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>fix2float_N_Mux_32_2_51_4_10_ctrl1</name>
			</cond>
			<source_loc>2970</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>fix2float_N_Muxb_1_2_9_4_11</name>
			<dissolved_from>fix2float_N_Muxb_1_2_9_4_11</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>fix2float_N_Mux_32_2_51_4_10_ctrl1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Muxb_1_2_9_4_11_out1</name>
			</lhs>
			<rhs>
				<name>r_sign</name>
			</rhs>
			<cond>
				<name>src_valid</name>
			</cond>
			<source_loc>2967</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>fix2float_N_Mux_32_2_51_4_12</name>
			<dissolved_from>fix2float_N_Mux_32_2_51_4_12</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>fix2float_N_Mux_32_2_51_4_10_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_32_2_51_4_12_out1</name>
			</lhs>
			<rhs>
				<name>r_in_data</name>
			</rhs>
			<cond>
				<name>src_valid</name>
			</cond>
			<source_loc>2970</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>fix2float_And_1Ux1U_1U_4_13</name>
			<dissolved_from>fix2float_And_1Ux1U_1U_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>fix2float_N_Muxb_1_2_9_4_11_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_And_1Ux1U_1U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2097</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<thread>
			<name>fix2float_N_Mux_32_2_49_4_14</name>
			<dissolved_from>fix2float_N_Mux_32_2_49_4_14</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>fix2float_N_Mux_32_2_51_4_12_out1</name>
			</rhs>
			<lhs>
				<name>fix2float_N_Mux_32_2_49_4_14_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>2969</source_loc>
			<thread>_r_in_data_sign</thread>
		</thread>
		<source_loc>
			<id>1532</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>38</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2774</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1532</sub_loc>
		</source_loc>
		<thread>
			<name>drive_src_valid_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>src_valid_3d</name>
			</lhs>
			<rhs>
				<name>src_valid_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r3_zero_sig</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r3_zero_sig</name>
			</lhs>
			<rhs>
				<name>r2_zero_sig</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_src_valid_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>src_valid_2d</name>
			</lhs>
			<rhs>
				<name>src_valid_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r2_zero_sig</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r2_zero_sig</name>
			</lhs>
			<rhs>
				<name>fix2float_Not_1U_1U_1_18_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r2_sign</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r2_sign</name>
			</lhs>
			<rhs>
				<name>r_sign</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_src_valid_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>src_valid_1d</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r2_shift_num</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r2_shift_num</name>
			</lhs>
			<rhs>
				<name>fix2float_Muxi1u5u1_1_56_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2774</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>4052</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4028</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Add2i1s32_4</module_name>
			<name>fix2float_Add2i1s32_4_9</name>
			<instance_name>fix2float_Add2i1s32_4_9</instance_name>
			<source_loc>4052</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_Add2i1s32_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4025</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<name>fix2float_And_1Ux1U_1U_4_13</name>
			<instance_name>fix2float_And_1Ux1U_1U_4_13</instance_name>
			<source_loc>4054</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_And_1Ux1U_1U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4057</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4031</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_32_2_49_4</module_name>
			<name>fix2float_N_Mux_32_2_49_4_14</name>
			<instance_name>fix2float_N_Mux_32_2_49_4_14</instance_name>
			<source_loc>4057</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_N_Mux_32_2_49_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4058</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4029</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_32_2_51_4</module_name>
			<name>fix2float_N_Mux_32_2_51_4_10</name>
			<instance_name>fix2float_N_Mux_32_2_51_4_10</instance_name>
			<source_loc>4058</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_N_Mux_32_2_51_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4059</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4030</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_32_2_51_4</module_name>
			<name>fix2float_N_Mux_32_2_51_4_12</name>
			<instance_name>fix2float_N_Mux_32_2_51_4_12</instance_name>
			<source_loc>4059</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_N_Mux_32_2_51_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3997</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3989</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_MuxSubu8i127i0u1_4</module_name>
			<name>fix2float_MuxSubu8i127i0u1_4_7</name>
			<instance_name>fix2float_MuxSubu8i127i0u1_4_7</instance_name>
			<source_loc>3997</source_loc>
			<thread>_r_fraction_len</thread>
			<dissolved_to>fix2float_MuxSubu8i127i0u1_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3959</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Not_1U_1U_4</module_name>
			<name>fix2float_Not_1U_1U_4_2</name>
			<instance_name>fix2float_Not_1U_1U_4_2</instance_name>
			<source_loc>3981</source_loc>
			<thread>_dst</thread>
			<dissolved_to>fix2float_Not_1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4060</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4024</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Muxb_1_2_9_4</module_name>
			<name>fix2float_N_Muxb_1_2_9_4_11</name>
			<instance_name>fix2float_N_Muxb_1_2_9_4_11</instance_name>
			<source_loc>4060</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_N_Muxb_1_2_9_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4063</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4027</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_NotBit_32S_32S_4</module_name>
			<name>fix2float_NotBit_32S_32S_4_8</name>
			<instance_name>fix2float_NotBit_32S_32S_4_8</instance_name>
			<source_loc>4063</source_loc>
			<thread>_r_in_data_sign</thread>
			<dissolved_to>fix2float_NotBit_32S_32S_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4088</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4085</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Not_1U_1U_1</module_name>
			<name>fix2float_Not_1U_1U_1_18</name>
			<instance_name>fix2float_Not_1U_1U_1_18</instance_name>
			<source_loc>4088</source_loc>
			<thread>_comb_sig</thread>
			<dissolved_to>fix2float_Not_1U_1U_1_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4089</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4084</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_OrReduction_32S_1U_1</module_name>
			<name>fix2float_OrReduction_32S_1U_1_15</name>
			<instance_name>fix2float_OrReduction_32S_1U_1_15</instance_name>
			<source_loc>4089</source_loc>
			<thread>_comb_sig</thread>
			<dissolved_to>fix2float_OrReduction_32S_1U_1_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4077</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_OrReduction_6U_1U_1</module_name>
			<name>fix2float_OrReduction_6U_1U_1_16</name>
			<instance_name>fix2float_OrReduction_6U_1U_1_16</instance_name>
			<source_loc>4090</source_loc>
			<thread>_comb_sig</thread>
			<dissolved_to>fix2float_OrReduction_6U_1U_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4091</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4081</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Subu5i31_1</module_name>
			<name>fix2float_Subu5i31_1_17</name>
			<instance_name>fix2float_Subu5i31_1_17</instance_name>
			<source_loc>4091</source_loc>
			<thread>_comb_sig</thread>
			<dissolved_to>fix2float_Subu5i31_1_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3980</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3963</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_32_2_51_4</module_name>
			<name>fix2float_N_Mux_32_2_51_4_6</name>
			<instance_name>fix2float_N_Mux_32_2_51_4_6</instance_name>
			<source_loc>3980</source_loc>
			<thread>_dst</thread>
			<dissolved_to>fix2float_N_Mux_32_2_51_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4116</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<name>fix2float_And_1Ux1U_1U_4_21</name>
			<instance_name>fix2float_And_1Ux1U_1U_4_21</instance_name>
			<source_loc>4149</source_loc>
			<thread>_r_z</thread>
			<dissolved_to>fix2float_And_1Ux1U_1U_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4150</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4112</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<name>fix2float_And_1Ux1U_1U_4_22</name>
			<instance_name>fix2float_And_1Ux1U_1U_4_22</instance_name>
			<source_loc>4150</source_loc>
			<thread>_r_z</thread>
			<dissolved_to>fix2float_And_1Ux1U_1U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4151</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4113</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<name>fix2float_And_1Ux1U_1U_4_23</name>
			<instance_name>fix2float_And_1Ux1U_1U_4_23</instance_name>
			<source_loc>4151</source_loc>
			<thread>_r_z</thread>
			<dissolved_to>fix2float_And_1Ux1U_1U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3962</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_32_2_49_4</module_name>
			<name>fix2float_N_Mux_32_2_49_4_5</name>
			<instance_name>fix2float_N_Mux_32_2_49_4_5</instance_name>
			<source_loc>3979</source_loc>
			<thread>_dst</thread>
			<dissolved_to>fix2float_N_Mux_32_2_49_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4152</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4119</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4</module_name>
			<name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25</name>
			<instance_name>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25</instance_name>
			<source_loc>4152</source_loc>
			<thread>_r_z</thread>
			<dissolved_to>fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4154</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4117</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_8_2_15_4</module_name>
			<name>fix2float_N_Mux_8_2_15_4_24</name>
			<instance_name>fix2float_N_Mux_8_2_15_4_24</instance_name>
			<source_loc>4154</source_loc>
			<thread>_r_z</thread>
			<dissolved_to>fix2float_N_Mux_8_2_15_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4111,4115</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Not_1U_1U_4</module_name>
			<name>fix2float_Not_1U_1U_4_19</name>
			<instance_name>fix2float_Not_1U_1U_4_19</instance_name>
			<source_loc>4155</source_loc>
			<thread>_r_z</thread>
			<dissolved_to>fix2float_Not_1U_1U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4225</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4214</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi10u5u1_1</module_name>
			<name>fix2float_Muxi10u5u1_1_47</name>
			<instance_name>fix2float_Muxi10u5u1_1_47</instance_name>
			<source_loc>4225</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi10u5u1_1_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4226</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4213</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi11u5u1_1</module_name>
			<name>fix2float_Muxi11u5u1_1_46</name>
			<instance_name>fix2float_Muxi11u5u1_1_46</instance_name>
			<source_loc>4226</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi11u5u1_1_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3960</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<name>fix2float_And_1Ux1U_1U_4_3</name>
			<instance_name>fix2float_And_1Ux1U_1U_4_3</instance_name>
			<source_loc>3976</source_loc>
			<thread>_dst</thread>
			<dissolved_to>fix2float_And_1Ux1U_1U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4227</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4212</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi12u5u1_1</module_name>
			<name>fix2float_Muxi12u5u1_1_45</name>
			<instance_name>fix2float_Muxi12u5u1_1_45</instance_name>
			<source_loc>4227</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi12u5u1_1_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4228</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4211</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi13u5u1_1</module_name>
			<name>fix2float_Muxi13u5u1_1_44</name>
			<instance_name>fix2float_Muxi13u5u1_1_44</instance_name>
			<source_loc>4228</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi13u5u1_1_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4210</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi14u5u1_1</module_name>
			<name>fix2float_Muxi14u5u1_1_43</name>
			<instance_name>fix2float_Muxi14u5u1_1_43</instance_name>
			<source_loc>4229</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi14u5u1_1_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4230</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4209</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi15u5u1_1</module_name>
			<name>fix2float_Muxi15u5u1_1_42</name>
			<instance_name>fix2float_Muxi15u5u1_1_42</instance_name>
			<source_loc>4230</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi15u5u1_1_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4231</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4208</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi16u5u1_1</module_name>
			<name>fix2float_Muxi16u5u1_1_41</name>
			<instance_name>fix2float_Muxi16u5u1_1_41</instance_name>
			<source_loc>4231</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi16u5u1_1_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4207</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi17u5u1_1</module_name>
			<name>fix2float_Muxi17u5u1_1_40</name>
			<instance_name>fix2float_Muxi17u5u1_1_40</instance_name>
			<source_loc>4232</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi17u5u1_1_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4233</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4206</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi18u5u1_1</module_name>
			<name>fix2float_Muxi18u5u1_1_39</name>
			<instance_name>fix2float_Muxi18u5u1_1_39</instance_name>
			<source_loc>4233</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi18u5u1_1_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4234</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4205</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi19u5u1_1</module_name>
			<name>fix2float_Muxi19u5u1_1_38</name>
			<instance_name>fix2float_Muxi19u5u1_1_38</instance_name>
			<source_loc>4234</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi19u5u1_1_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4223</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi1u5u1_1</module_name>
			<name>fix2float_Muxi1u5u1_1_56</name>
			<instance_name>fix2float_Muxi1u5u1_1_56</instance_name>
			<source_loc>4235</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi1u5u1_1_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4236</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4204</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi20u5u1_1</module_name>
			<name>fix2float_Muxi20u5u1_1_37</name>
			<instance_name>fix2float_Muxi20u5u1_1_37</instance_name>
			<source_loc>4236</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi20u5u1_1_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4237</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4203</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi21u5u1_1</module_name>
			<name>fix2float_Muxi21u5u1_1_36</name>
			<instance_name>fix2float_Muxi21u5u1_1_36</instance_name>
			<source_loc>4237</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi21u5u1_1_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4238</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4202</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi22u5u1_1</module_name>
			<name>fix2float_Muxi22u5u1_1_35</name>
			<instance_name>fix2float_Muxi22u5u1_1_35</instance_name>
			<source_loc>4238</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi22u5u1_1_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4201</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi23u5u1_1</module_name>
			<name>fix2float_Muxi23u5u1_1_34</name>
			<instance_name>fix2float_Muxi23u5u1_1_34</instance_name>
			<source_loc>4239</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi23u5u1_1_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4240</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4200</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi24u5u1_1</module_name>
			<name>fix2float_Muxi24u5u1_1_33</name>
			<instance_name>fix2float_Muxi24u5u1_1_33</instance_name>
			<source_loc>4240</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi24u5u1_1_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4199</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi25u5u1_1</module_name>
			<name>fix2float_Muxi25u5u1_1_32</name>
			<instance_name>fix2float_Muxi25u5u1_1_32</instance_name>
			<source_loc>4241</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi25u5u1_1_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4242</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4198</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi26u5u1_1</module_name>
			<name>fix2float_Muxi26u5u1_1_31</name>
			<instance_name>fix2float_Muxi26u5u1_1_31</instance_name>
			<source_loc>4242</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi26u5u1_1_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4243</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4197</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi27u5u1_1</module_name>
			<name>fix2float_Muxi27u5u1_1_30</name>
			<instance_name>fix2float_Muxi27u5u1_1_30</instance_name>
			<source_loc>4243</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi27u5u1_1_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4196</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi28u5u1_1</module_name>
			<name>fix2float_Muxi28u5u1_1_29</name>
			<instance_name>fix2float_Muxi28u5u1_1_29</instance_name>
			<source_loc>4244</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi28u5u1_1_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4245</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4195</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi29u5u1_1</module_name>
			<name>fix2float_Muxi29u5u1_1_28</name>
			<instance_name>fix2float_Muxi29u5u1_1_28</instance_name>
			<source_loc>4245</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi29u5u1_1_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4246</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4222</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi2u5u1_1</module_name>
			<name>fix2float_Muxi2u5u1_1_55</name>
			<instance_name>fix2float_Muxi2u5u1_1_55</instance_name>
			<source_loc>4246</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi2u5u1_1_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4194</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi30u5u1_1</module_name>
			<name>fix2float_Muxi30u5u1_1_27</name>
			<instance_name>fix2float_Muxi30u5u1_1_27</instance_name>
			<source_loc>4247</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi30u5u1_1_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4248</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4193</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi31i0u1_4</module_name>
			<name>fix2float_Muxi31i0u1_4_26</name>
			<instance_name>fix2float_Muxi31i0u1_4_26</instance_name>
			<source_loc>4248</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi31i0u1_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4249</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4221</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi3u5u1_1</module_name>
			<name>fix2float_Muxi3u5u1_1_54</name>
			<instance_name>fix2float_Muxi3u5u1_1_54</instance_name>
			<source_loc>4249</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi3u5u1_1_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4250</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4220</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi4u5u1_1</module_name>
			<name>fix2float_Muxi4u5u1_1_53</name>
			<instance_name>fix2float_Muxi4u5u1_1_53</instance_name>
			<source_loc>4250</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi4u5u1_1_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4251</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4219</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi5u5u1_1</module_name>
			<name>fix2float_Muxi5u5u1_1_52</name>
			<instance_name>fix2float_Muxi5u5u1_1_52</instance_name>
			<source_loc>4251</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi5u5u1_1_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4218</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi6u5u1_1</module_name>
			<name>fix2float_Muxi6u5u1_1_51</name>
			<instance_name>fix2float_Muxi6u5u1_1_51</instance_name>
			<source_loc>4252</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi6u5u1_1_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4217</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi7u5u1_1</module_name>
			<name>fix2float_Muxi7u5u1_1_50</name>
			<instance_name>fix2float_Muxi7u5u1_1_50</instance_name>
			<source_loc>4253</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi7u5u1_1_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4254</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4216</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi8u5u1_1</module_name>
			<name>fix2float_Muxi8u5u1_1_49</name>
			<instance_name>fix2float_Muxi8u5u1_1_49</instance_name>
			<source_loc>4254</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi8u5u1_1_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4255</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4215</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Muxi9u5u1_1</module_name>
			<name>fix2float_Muxi9u5u1_1_48</name>
			<instance_name>fix2float_Muxi9u5u1_1_48</instance_name>
			<source_loc>4255</source_loc>
			<thread>_shift_num</thread>
			<dissolved_to>fix2float_Muxi9u5u1_1_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4277</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4265</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_And_1Ux1U_1U_4</module_name>
			<name>fix2float_And_1Ux1U_1U_4_58</name>
			<instance_name>fix2float_And_1Ux1U_1U_4_58</instance_name>
			<source_loc>4277</source_loc>
			<thread>_r2_in_data</thread>
			<dissolved_to>fix2float_And_1Ux1U_1U_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3961</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Add_8Ux8U_8U_4</module_name>
			<name>fix2float_Add_8Ux8U_8U_4_4</name>
			<instance_name>fix2float_Add_8Ux8U_8U_4_4</instance_name>
			<source_loc>3975</source_loc>
			<thread>_dst</thread>
			<dissolved_to>fix2float_Add_8Ux8U_8U_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4280</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4266</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_LeftShift_32Sx5U_32S_1</module_name>
			<name>fix2float_LeftShift_32Sx5U_32S_1_59</name>
			<instance_name>fix2float_LeftShift_32Sx5U_32S_1_59</instance_name>
			<source_loc>4280</source_loc>
			<thread>_r2_in_data</thread>
			<dissolved_to>fix2float_LeftShift_32Sx5U_32S_1_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4281</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4267</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Mux_32_2_49_4</module_name>
			<name>fix2float_N_Mux_32_2_49_4_60</name>
			<instance_name>fix2float_N_Mux_32_2_49_4_60</instance_name>
			<source_loc>4281</source_loc>
			<thread>_r2_in_data</thread>
			<dissolved_to>fix2float_N_Mux_32_2_49_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4282</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4264</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_Not_1U_1U_4</module_name>
			<name>fix2float_Not_1U_1U_4_57</name>
			<instance_name>fix2float_Not_1U_1U_4_57</instance_name>
			<source_loc>4282</source_loc>
			<thread>_r2_in_data</thread>
			<dissolved_to>fix2float_Not_1U_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3938</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>fix2float_N_Muxb_1_2_9_4</module_name>
			<name>fix2float_N_Muxb_1_2_9_4_1</name>
			<instance_name>fix2float_N_Muxb_1_2_9_4_1</instance_name>
			<source_loc>3946</source_loc>
			<thread>_dst_valid</thread>
			<dissolved_to>fix2float_N_Muxb_1_2_9_4_1</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 0 warnings, area=2785, bits=147</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>190</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>190</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>40</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>103</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>56</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>27</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>54</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>118</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>115</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>9</count>
		</message_count>
	</message_counts>
	<end_time>Sun Jan 17 16:17:26 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>10</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>10</real_time>
			<cpu_time>3</cpu_time>
		</phase>
	</timers>
	<footprint>557844</footprint>
	<subprocess_footprint>743908</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
