--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml one_fifo.twx one_fifo.ncd -o one_fifo.twr one_fifo.pcf -ucf
xem6010.ucf

Design file:              one_fifo.ncd
Physical constraint file: one_fifo.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop2
    SLICE_X31Y7.BX       net (fanout=2)        0.974   okHI/rst2
    SLICE_X31Y7.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.544ns logic, 0.974ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.BQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y7.CX       net (fanout=2)        0.932   okHI/rst3
    SLICE_X31Y7.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.544ns logic, 0.932ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X31Y7.AX       net (fanout=1)        0.720   okHI/rst1
    SLICE_X31Y7.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X31Y7.AX       net (fanout=1)        0.284   okHI/rst1
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.293ns logic, 0.284ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.BQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y7.CX       net (fanout=2)        0.454   okHI/rst3
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.257ns logic, 0.454ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop2
    SLICE_X31Y7.BX       net (fanout=2)        0.519   okHI/rst2
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.257ns logic, 0.519ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18666 paths analyzed, 2831 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.291ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/tok_tx_start (SLICE_X13Y16.SR), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_start (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.136ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.616 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y39.A2       net (fanout=7)        1.904   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y39.AMUX     Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X3Y40.B4       net (fanout=2)        0.602   okHI/core0/core0/a0/pc0/sy<4>
    SLICE_X3Y40.BMUX     Tilo                  0.337   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X6Y35.A3       net (fanout=18)       1.234   okHI/core0/core0/a0/pico_port_id<4>
    SLICE_X6Y35.A        Tilo                  0.254   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X10Y34.D3      net (fanout=3)        0.919   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01
    SLICE_X13Y16.SR      net (fanout=3)        1.796   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
    SLICE_X13Y16.CLK     Tsrck                 0.410   okHI/core0/core0/a0/tok_tx_start
                                                       okHI/core0/core0/a0/tok_tx_start
    -------------------------------------------------  ---------------------------
    Total                                     10.136ns (3.681ns logic, 6.455ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_start (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.979ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.616 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y39.A2       net (fanout=7)        1.904   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y39.A        Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X3Y40.B1       net (fanout=2)        0.747   okHI/core0/core0/a0/pc0/sy<5>
    SLICE_X3Y40.B        Tilo                  0.259   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X6Y35.A5       net (fanout=18)       1.082   okHI/core0/core0/a0/pico_port_id<5>
    SLICE_X6Y35.A        Tilo                  0.254   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X10Y34.D3      net (fanout=3)        0.919   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01
    SLICE_X13Y16.SR      net (fanout=3)        1.796   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
    SLICE_X13Y16.CLK     Tsrck                 0.410   okHI/core0/core0/a0/tok_tx_start
                                                       okHI/core0/core0/a0/tok_tx_start
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (3.531ns logic, 6.448ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_start (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.616 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y40.A2       net (fanout=7)        1.780   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y40.A        Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1
    SLICE_X3Y40.D3       net (fanout=2)        1.087   okHI/core0/core0/a0/pc0/sy<1>
    SLICE_X3Y40.D        Tilo                  0.259   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y34.D6      net (fanout=20)       1.834   okHI/core0/core0/a0/pico_port_id<1>
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01
    SLICE_X13Y16.SR      net (fanout=3)        1.796   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
    SLICE_X13Y16.CLK     Tsrck                 0.410   okHI/core0/core0/a0/tok_tx_start
                                                       okHI/core0/core0/a0/tok_tx_start
    -------------------------------------------------  ---------------------------
    Total                                      9.774ns (3.277ns logic, 6.497ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/tok_wk_start (SLICE_X11Y16.SR), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_wk_start (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.616 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_wk_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y39.A2       net (fanout=7)        1.904   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y39.AMUX     Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X3Y40.B4       net (fanout=2)        0.602   okHI/core0/core0/a0/pc0/sy<4>
    SLICE_X3Y40.BMUX     Tilo                  0.337   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X6Y35.A3       net (fanout=18)       1.234   okHI/core0/core0/a0/pico_port_id<4>
    SLICE_X6Y35.A        Tilo                  0.254   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X10Y34.D3      net (fanout=3)        0.919   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01
    SLICE_X11Y16.SR      net (fanout=3)        1.559   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
    SLICE_X11Y16.CLK     Tsrck                 0.468   okHI/core0/core0/a0/tok_wk_start
                                                       okHI/core0/core0/a0/tok_wk_start
    -------------------------------------------------  ---------------------------
    Total                                      9.957ns (3.739ns logic, 6.218ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_wk_start (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.800ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.616 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_wk_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y39.A2       net (fanout=7)        1.904   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y39.A        Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X3Y40.B1       net (fanout=2)        0.747   okHI/core0/core0/a0/pc0/sy<5>
    SLICE_X3Y40.B        Tilo                  0.259   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X6Y35.A5       net (fanout=18)       1.082   okHI/core0/core0/a0/pico_port_id<5>
    SLICE_X6Y35.A        Tilo                  0.254   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X10Y34.D3      net (fanout=3)        0.919   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01
    SLICE_X11Y16.SR      net (fanout=3)        1.559   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
    SLICE_X11Y16.CLK     Tsrck                 0.468   okHI/core0/core0/a0/tok_wk_start
                                                       okHI/core0/core0/a0/tok_wk_start
    -------------------------------------------------  ---------------------------
    Total                                      9.800ns (3.589ns logic, 6.211ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_wk_start (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.616 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_wk_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y40.A2       net (fanout=7)        1.780   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y40.A        Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1
    SLICE_X3Y40.D3       net (fanout=2)        1.087   okHI/core0/core0/a0/pc0/sy<1>
    SLICE_X3Y40.D        Tilo                  0.259   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y34.D6      net (fanout=20)       1.834   okHI/core0/core0/a0/pico_port_id<1>
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01
    SLICE_X11Y16.SR      net (fanout=3)        1.559   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0
    SLICE_X11Y16.CLK     Tsrck                 0.468   okHI/core0/core0/a0/tok_wk_start
                                                       okHI/core0/core0/a0/tok_wk_start
    -------------------------------------------------  ---------------------------
    Total                                      9.595ns (3.335ns logic, 6.260ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/tok_tx_0 (SLICE_X12Y22.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.605 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y39.A2       net (fanout=7)        1.904   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y39.AMUX     Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X3Y40.B4       net (fanout=2)        0.602   okHI/core0/core0/a0/pc0/sy<4>
    SLICE_X3Y40.BMUX     Tilo                  0.337   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X6Y35.A3       net (fanout=18)       1.234   okHI/core0/core0/a0/pico_port_id<4>
    SLICE_X6Y35.A        Tilo                  0.254   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X12Y34.C4      net (fanout=3)        1.161   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X12Y34.C       Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X12Y22.CE      net (fanout=2)        1.282   okHI/core0/core0/a0/_n0189_inv
    SLICE_X12Y22.CLK     Tceck                 0.314   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      9.749ns (3.566ns logic, 6.183ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.605 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y40.A2       net (fanout=7)        1.780   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y40.A        Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1
    SLICE_X3Y40.D3       net (fanout=2)        1.087   okHI/core0/core0/a0/pc0/sy<1>
    SLICE_X3Y40.D        Tilo                  0.259   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X12Y34.C3      net (fanout=20)       2.312   okHI/core0/core0/a0/pico_port_id<1>
    SLICE_X12Y34.C       Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X12Y22.CE      net (fanout=2)        1.282   okHI/core0/core0/a0/_n0189_inv
    SLICE_X12Y22.CLK     Tceck                 0.314   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      9.623ns (3.162ns logic, 6.461ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      9.592ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.605 - 0.636)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X2Y39.A2       net (fanout=7)        1.904   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X2Y39.A        Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X3Y40.B1       net (fanout=2)        0.747   okHI/core0/core0/a0/pc0/sy<5>
    SLICE_X3Y40.B        Tilo                  0.259   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X6Y35.A5       net (fanout=18)       1.082   okHI/core0/core0/a0/pico_port_id<5>
    SLICE_X6Y35.A        Tilo                  0.254   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X12Y34.C4      net (fanout=3)        1.161   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X12Y34.C       Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X12Y22.CE      net (fanout=2)        1.282   okHI/core0/core0/a0/_n0189_inv
    SLICE_X12Y22.CLK     Tceck                 0.314   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      9.592ns (3.416ns logic, 6.176ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/c0/tok_tx_hold_6 (SLICE_X14Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/baud_en (FF)
  Destination:          okHI/core0/core0/a0/c0/tok_tx_hold_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/baud_en to okHI/core0/core0/a0/c0/tok_tx_hold_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   okHI/core0/core0/a0/c0/baud_count<3>
                                                       okHI/core0/core0/a0/c0/baud_en
    SLICE_X14Y22.CE      net (fanout=23)       0.237   okHI/core0/core0/a0/c0/baud_en
    SLICE_X14Y22.CLK     Tckce       (-Th)     0.108   okHI/core0/core0/a0/c0/tok_tx_hold<6>
                                                       okHI/core0/core0/a0/c0/tok_tx_hold_6
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.092ns logic, 0.237ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/c0/tok_tx_hold_4 (SLICE_X14Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/baud_en (FF)
  Destination:          okHI/core0/core0/a0/c0/tok_tx_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/baud_en to okHI/core0/core0/a0/c0/tok_tx_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   okHI/core0/core0/a0/c0/baud_count<3>
                                                       okHI/core0/core0/a0/c0/baud_en
    SLICE_X14Y22.CE      net (fanout=23)       0.237   okHI/core0/core0/a0/c0/baud_en
    SLICE_X14Y22.CLK     Tckce       (-Th)     0.102   okHI/core0/core0/a0/c0/tok_tx_hold<6>
                                                       okHI/core0/core0/a0/c0/tok_tx_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.098ns logic, 0.237ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/c0/tok_tx_hold_3 (SLICE_X14Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/baud_en (FF)
  Destination:          okHI/core0/core0/a0/c0/tok_tx_hold_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/baud_en to okHI/core0/core0/a0/c0/tok_tx_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   okHI/core0/core0/a0/c0/baud_count<3>
                                                       okHI/core0/core0/a0/c0/baud_en
    SLICE_X14Y22.CE      net (fanout=23)       0.237   okHI/core0/core0/a0/c0/baud_en
    SLICE_X14Y22.CLK     Tckce       (-Th)     0.092   okHI/core0/core0/a0/c0/tok_tx_hold<6>
                                                       okHI/core0/core0/a0/c0/tok_tx_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.108ns logic, 0.237ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/hi_clkbuf/I0
  Logical resource: okHI/hi_clkbuf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------
Slack: 18.581ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: okHI/fdreout0_hi_dataout<0>/CLK0
  Logical resource: okHI/delays[0].fdreout0/CK0
  Location pin: OLOGIC_X13Y0.CLK0
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.008ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.922ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.102ns (Levels of Logic = 1)
  Clock Path Delay:     1.631ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y4.CLK      net (fanout=193)      1.770   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (-5.511ns logic, 7.142ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.CQ       Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.950   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (3.152ns logic, 3.950ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.531ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.686ns (Levels of Logic = 1)
  Clock Path Delay:     1.120ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y4.CLK      net (fanout=193)      0.726   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (-1.699ns logic, 2.819ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.CQ       Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.092   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (1.594ns logic, 2.092ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.761ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.569ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.801ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp79.IMUX.7
    SLICE_X7Y5.A4        net (fanout=11)       2.573   hi_in_7_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y83.SR       net (fanout=28)       7.067   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y83.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.801ns (2.161ns logic, 9.640ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y83.CLK      net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_4 (SLICE_X11Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.605ns (Levels of Logic = 2)
  Clock Path Delay:     1.317ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp79.IMUX.7
    SLICE_X7Y5.A4        net (fanout=11)       2.573   hi_in_7_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X11Y82.SR      net (fanout=28)       6.804   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X11Y82.CLK     Trck                  0.334   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_4
    -------------------------------------------------  ---------------------------
    Total                                     11.605ns (2.228ns logic, 9.377ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X11Y82.CLK     net (fanout=193)      1.394   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (-4.752ns logic, 6.069ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X10Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.786ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.584ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp79.IMUX.7
    SLICE_X7Y5.A4        net (fanout=11)       2.573   hi_in_7_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y83.SR      net (fanout=28)       6.771   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y83.CLK     Trck                  0.346   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.584ns (2.240ns logic, 9.344ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X10Y83.CLK     net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_7 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.917ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_size_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp79.IMUX.7
    SLICE_X27Y3.A6       net (fanout=11)       1.786   hi_in_7_IBUF
    SLICE_X27Y3.A        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.264   okHI/core0/core0/_n0201_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.108   okHI/core0/core0/block_size<7>
                                                       okHI/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.811ns logic, 2.050ns route)
                                                       (28.3% logic, 71.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y2.CLK      net (fanout=193)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_6 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.921ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_size_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/block_size_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp79.IMUX.7
    SLICE_X27Y3.A6       net (fanout=11)       1.786   hi_in_7_IBUF
    SLICE_X27Y3.A        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.264   okHI/core0/core0/_n0201_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.104   okHI/core0/core0/block_size<7>
                                                       okHI/core0/core0/block_size_6
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.815ns logic, 2.050ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y2.CLK      net (fanout=193)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_5 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.923ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_size_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.867ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/block_size_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp79.IMUX.7
    SLICE_X27Y3.A6       net (fanout=11)       1.786   hi_in_7_IBUF
    SLICE_X27Y3.A        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.264   okHI/core0/core0/_n0201_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.102   okHI/core0/core0/block_size<7>
                                                       okHI/core0/core0/block_size_5
    -------------------------------------------------  ---------------------------
    Total                                      2.867ns (0.817ns logic, 2.050ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y2.CLK      net (fanout=193)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.897ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.433ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.937ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp79.IMUX.6
    SLICE_X7Y5.A3        net (fanout=11)       2.709   hi_in_6_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y83.SR       net (fanout=28)       7.067   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y83.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.937ns (2.161ns logic, 9.776ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y83.CLK      net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_4 (SLICE_X11Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.631ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.741ns (Levels of Logic = 2)
  Clock Path Delay:     1.317ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp79.IMUX.6
    SLICE_X7Y5.A3        net (fanout=11)       2.709   hi_in_6_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X11Y82.SR      net (fanout=28)       6.804   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X11Y82.CLK     Trck                  0.334   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_4
    -------------------------------------------------  ---------------------------
    Total                                     11.741ns (2.228ns logic, 9.513ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X11Y82.CLK     net (fanout=193)      1.394   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (-4.752ns logic, 6.069ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X10Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.650ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.720ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp79.IMUX.6
    SLICE_X7Y5.A3        net (fanout=11)       2.709   hi_in_6_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y83.SR      net (fanout=28)       6.771   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y83.CLK     Trck                  0.346   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.720ns (2.240ns logic, 9.480ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X10Y83.CLK     net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X28Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.976ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp79.IMUX.6
    SLICE_X28Y3.A5       net (fanout=11)       1.968   hi_in_6_IBUF
    SLICE_X28Y3.CLK      Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.953ns logic, 1.968ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y3.CLK      net (fanout=193)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X28Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.058ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.997ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp79.IMUX.6
    SLICE_X7Y5.A3        net (fanout=11)       1.217   hi_in_6_IBUF
    SLICE_X7Y5.A         Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X28Y5.SR       net (fanout=1)        0.860   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X28Y5.CLK      Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.920ns logic, 2.077ns route)
                                                       (30.7% logic, 69.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y5.CLK      net (fanout=193)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_7 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.071ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.015ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp79.IMUX.6
    SLICE_X27Y3.A4       net (fanout=11)       1.940   hi_in_6_IBUF
    SLICE_X27Y3.A        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.264   okHI/core0/core0/_n0201_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.108   okHI/core0/core0/block_size<7>
                                                       okHI/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.811ns logic, 2.204ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y2.CLK      net (fanout=193)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.923ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.407ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.963ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp79.IMUX.5
    SLICE_X7Y5.A2        net (fanout=11)       2.735   hi_in_5_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y83.SR       net (fanout=28)       7.067   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y83.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.963ns (2.161ns logic, 9.802ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y83.CLK      net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_4 (SLICE_X11Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.605ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.767ns (Levels of Logic = 2)
  Clock Path Delay:     1.317ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp79.IMUX.5
    SLICE_X7Y5.A2        net (fanout=11)       2.735   hi_in_5_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X11Y82.SR      net (fanout=28)       6.804   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X11Y82.CLK     Trck                  0.334   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_4
    -------------------------------------------------  ---------------------------
    Total                                     11.767ns (2.228ns logic, 9.539ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X11Y82.CLK     net (fanout=193)      1.394   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (-4.752ns logic, 6.069ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X10Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.624ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.746ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp79.IMUX.5
    SLICE_X7Y5.A2        net (fanout=11)       2.735   hi_in_5_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y83.SR      net (fanout=28)       6.771   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y83.CLK     Trck                  0.346   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.746ns (2.240ns logic, 9.506ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X10Y83.CLK     net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X28Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.798ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.743ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp79.IMUX.5
    SLICE_X28Y3.A6       net (fanout=11)       1.790   hi_in_5_IBUF
    SLICE_X28Y3.CLK      Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.953ns logic, 1.790ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y3.CLK      net (fanout=193)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_7 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.952ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/block_size_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp79.IMUX.5
    SLICE_X27Y3.A5       net (fanout=11)       1.821   hi_in_5_IBUF
    SLICE_X27Y3.A        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.264   okHI/core0/core0/_n0201_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.108   okHI/core0/core0/block_size<7>
                                                       okHI/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.811ns logic, 2.085ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y2.CLK      net (fanout=193)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_6 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.956ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/block_size_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.900ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/block_size_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp79.IMUX.5
    SLICE_X27Y3.A5       net (fanout=11)       1.821   hi_in_5_IBUF
    SLICE_X27Y3.A        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.264   okHI/core0/core0/_n0201_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.104   okHI/core0/core0/block_size<7>
                                                       okHI/core0/core0/block_size_6
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.815ns logic, 2.085ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y2.CLK      net (fanout=193)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.938ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.392ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.978ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp79.IMUX.4
    SLICE_X7Y5.A5        net (fanout=11)       2.750   hi_in_4_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y83.SR       net (fanout=28)       7.067   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y83.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.978ns (2.161ns logic, 9.817ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y83.CLK      net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_4 (SLICE_X11Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.590ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.782ns (Levels of Logic = 2)
  Clock Path Delay:     1.317ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp79.IMUX.4
    SLICE_X7Y5.A5        net (fanout=11)       2.750   hi_in_4_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X11Y82.SR      net (fanout=28)       6.804   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X11Y82.CLK     Trck                  0.334   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_4
    -------------------------------------------------  ---------------------------
    Total                                     11.782ns (2.228ns logic, 9.554ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X11Y82.CLK     net (fanout=193)      1.394   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (-4.752ns logic, 6.069ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X10Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.609ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.761ns (Levels of Logic = 2)
  Clock Path Delay:     1.315ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp79.IMUX.4
    SLICE_X7Y5.A5        net (fanout=11)       2.750   hi_in_4_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y83.SR      net (fanout=28)       6.771   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y83.CLK     Trck                  0.346   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.761ns (2.240ns logic, 9.521ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X10Y83.CLK     net (fanout=193)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (-4.752ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X28Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.109ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.048ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp79.IMUX.4
    SLICE_X7Y5.A5        net (fanout=11)       1.268   hi_in_4_IBUF
    SLICE_X7Y5.A         Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X28Y5.SR       net (fanout=1)        0.860   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X28Y5.CLK      Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.920ns logic, 2.128ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y5.CLK      net (fanout=193)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_count_0 (SLICE_X25Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.128ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/block_count_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.073ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/block_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp79.IMUX.4
    SLICE_X7Y5.A5        net (fanout=11)       1.268   hi_in_4_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X25Y1.SR       net (fanout=28)       0.970   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X25Y1.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/block_count<2>
                                                       okHI/core0/core0/block_count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.835ns logic, 2.238ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y1.CLK      net (fanout=193)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_count_2 (SLICE_X25Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.132ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/block_count_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.077ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/block_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp79.IMUX.4
    SLICE_X7Y5.A5        net (fanout=11)       1.268   hi_in_4_IBUF
    SLICE_X7Y5.AMUX      Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X25Y1.SR       net (fanout=28)       0.970   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X25Y1.CLK      Tcksr       (-Th)     0.127   okHI/core0/core0/block_count<2>
                                                       okHI/core0/core0/block_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.839ns logic, 2.238ns route)
                                                       (27.3% logic, 72.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y1.CLK      net (fanout=193)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.883ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X30Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.247ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.932ns (Levels of Logic = 2)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp79.IMUX.3
    SLICE_X29Y4.D5       net (fanout=1)        2.780   hi_in_3_IBUF
    SLICE_X29Y4.D        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X30Y4.SR       net (fanout=1)        0.792   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X30Y4.CLK      Tsrck                 0.544   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (2.360ns logic, 3.572ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.752ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X30Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.330ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.849ns (Levels of Logic = 2)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp79.IMUX.3
    SLICE_X29Y4.D5       net (fanout=1)        2.780   hi_in_3_IBUF
    SLICE_X29Y4.D        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X30Y4.SR       net (fanout=1)        0.792   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X30Y4.CLK      Tsrck                 0.461   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (2.277ns logic, 3.572ns route)
                                                       (38.9% logic, 61.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.752ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.719ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.483ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp79.IMUX.3
    SLICE_X29Y4.D5       net (fanout=1)        2.780   hi_in_3_IBUF
    SLICE_X29Y4.DMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y4.SR       net (fanout=1)        0.371   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y4.CLK      Tsrck                 0.438   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (2.332ns logic, 3.151ns route)
                                                       (42.5% logic, 57.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.494ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp79.IMUX.3
    SLICE_X29Y4.D5       net (fanout=1)        1.238   hi_in_3_IBUF
    SLICE_X29Y4.DMUX     Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y4.SR       net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y4.CLK      Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.838ns logic, 1.398ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.501ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.243ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp79.IMUX.3
    SLICE_X29Y4.D5       net (fanout=1)        1.238   hi_in_3_IBUF
    SLICE_X29Y4.DMUX     Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y4.SR       net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y4.CLK      Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.845ns logic, 1.398ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X30Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.947ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.666ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp79.IMUX.3
    SLICE_X29Y4.D5       net (fanout=1)        1.238   hi_in_3_IBUF
    SLICE_X29Y4.D        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X30Y4.SR       net (fanout=1)        0.481   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X30Y4.CLK      Tcksr       (-Th)    -0.028   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.947ns logic, 1.719ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.826ns logic, 2.970ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.192ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X29Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.938ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.269ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp79.IMUX.2
    SLICE_X29Y4.C3       net (fanout=2)        3.175   hi_in_2_IBUF
    SLICE_X29Y4.CMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.B6       net (fanout=1)        0.357   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.C4       net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.CLK      Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.269ns (2.417ns logic, 3.852ns route)
                                                       (38.6% logic, 61.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y2.CLK      net (fanout=193)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.752ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X30Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.107ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.072ns (Levels of Logic = 2)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp79.IMUX.2
    SLICE_X29Y4.C3       net (fanout=2)        3.175   hi_in_2_IBUF
    SLICE_X29Y4.C        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X30Y4.CX       net (fanout=1)        0.996   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X30Y4.CLK      Tdick                 0.085   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.072ns (1.901ns logic, 4.171ns route)
                                                       (31.3% logic, 68.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.752ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X30Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.023ns (Levels of Logic = 3)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp79.IMUX.2
    SLICE_X29Y4.B4       net (fanout=2)        3.374   hi_in_2_IBUF
    SLICE_X29Y4.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X30Y4.C5       net (fanout=1)        0.633   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X30Y4.CLK      Tas                   0.200   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In1_rt
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (2.016ns logic, 4.007ns route)
                                                       (33.5% logic, 66.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.752ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y4.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.759ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.501ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp79.IMUX.2
    SLICE_X29Y4.C3       net (fanout=2)        1.523   hi_in_2_IBUF
    SLICE_X29Y4.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (0.978ns logic, 1.523ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y4.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.849ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.591ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp79.IMUX.2
    SLICE_X29Y4.B4       net (fanout=2)        1.613   hi_in_2_IBUF
    SLICE_X29Y4.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.978ns logic, 1.613ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X29Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.266ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.013ns (Levels of Logic = 4)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp79.IMUX.2
    SLICE_X29Y4.C3       net (fanout=2)        1.523   hi_in_2_IBUF
    SLICE_X29Y4.CMUX     Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.B6       net (fanout=1)        0.128   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.B        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.C4       net (fanout=1)        0.085   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.CLK      Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (1.277ns logic, 1.736ns route)
                                                       (42.4% logic, 57.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y2.CLK      net (fanout=193)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.826ns logic, 2.998ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.526ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X29Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.603ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp79.IMUX.1
    SLICE_X29Y4.C1       net (fanout=2)        4.509   hi_in_1_IBUF
    SLICE_X29Y4.CMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.B6       net (fanout=1)        0.357   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.C4       net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.CLK      Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.603ns (2.417ns logic, 5.186ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y2.CLK      net (fanout=193)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.752ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X30Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.773ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.406ns (Levels of Logic = 2)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp79.IMUX.1
    SLICE_X29Y4.C1       net (fanout=2)        4.509   hi_in_1_IBUF
    SLICE_X29Y4.C        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X30Y4.CX       net (fanout=1)        0.996   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X30Y4.CLK      Tdick                 0.085   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (1.901ns logic, 5.505ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.752ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X30Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.171ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.008ns (Levels of Logic = 3)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp79.IMUX.1
    SLICE_X29Y4.B3       net (fanout=2)        4.359   hi_in_1_IBUF
    SLICE_X29Y4.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X30Y4.C5       net (fanout=1)        0.633   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X30Y4.CLK      Tas                   0.200   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In1_rt
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (2.016ns logic, 4.992ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.752ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y4.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.575ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.317ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp79.IMUX.1
    SLICE_X29Y4.B3       net (fanout=2)        2.339   hi_in_1_IBUF
    SLICE_X29Y4.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.978ns logic, 2.339ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y4.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.663ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.405ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp79.IMUX.1
    SLICE_X29Y4.C1       net (fanout=2)        2.427   hi_in_1_IBUF
    SLICE_X29Y4.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (0.978ns logic, 2.427ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y4.CLK      net (fanout=193)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X30Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.046ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.765ns (Levels of Logic = 3)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp79.IMUX.1
    SLICE_X29Y4.B3       net (fanout=2)        2.339   hi_in_1_IBUF
    SLICE_X29Y4.B        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X30Y4.C5       net (fanout=1)        0.376   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X30Y4.CLK      Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In1_rt
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.050ns logic, 2.715ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y4.CLK      net (fanout=193)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.826ns logic, 2.970ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       okHI/delays[5].iobf0/IBUF
                                                       ProtoComp76.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/delays[5].iodelay_inst
                                                       okHI/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp80.D2OFFBYP_SRC.5
                                                       okHI/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=193)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       okHI/delays[6].iobf0/IBUF
                                                       ProtoComp76.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/delays[6].iodelay_inst
                                                       okHI/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   okHI/hi_datain<6>
                                                       ProtoComp80.D2OFFBYP_SRC.6
                                                       okHI/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y0.CLK0     net (fanout=193)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.752ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[7].fdrein0 (ILOGIC_X1Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<7> (PAD)
  Destination:          okHI/delays[7].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<7> to okHI/delays[7].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 1.557   hi_inout<7>
                                                       hi_inout<7>
                                                       okHI/delays[7].iobf0/IBUF
                                                       ProtoComp76.IMUX.7
    IODELAY_X1Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<7>
    IODELAY_X1Y1.DATAOUT Tioddo_IDATAIN        5.082   okHI/delays[7].iodelay_inst
                                                       okHI/delays[7].iodelay_inst
    ILOGIC_X1Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<7>
    ILOGIC_X1Y1.CLK0     Tidockd               0.532   okHI/hi_datain<7>
                                                       ProtoComp80.D2OFFBYP_SRC.7
                                                       okHI/delays[7].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[7].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y1.CLK0     net (fanout=193)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.752ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       okHI/delays[8].iobf0/IBUF
                                                       ProtoComp76.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   okHI/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/delays[8].iodelay_inst
                                                       okHI/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp80.D2OFFBYP_SRC.8
                                                       okHI/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=193)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.826ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       okHI/delays[2].iobf0/IBUF
                                                       ProtoComp76.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/delays[2].iodelay_inst
                                                       okHI/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp80.D2OFFBYP_SRC.2
                                                       okHI/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=193)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.826ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp76.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp80.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=193)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.826ns logic, 3.234ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.778ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X8Y3.CLK0     net (fanout=193)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.511ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X8Y3.CLK0     net (fanout=193)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.511ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.871ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X14Y3.CLK0    net (fanout=193)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.511ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.252ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X14Y3.CLK0    net (fanout=193)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.511ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X20Y2.CLK0    net (fanout=193)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X20Y2.CLK0    net (fanout=193)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   okHI/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X25Y1.CLK0    net (fanout=193)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       okHI/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X25Y1.CLK0    net (fanout=193)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       okHI/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X20Y0.CLK0    net (fanout=193)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   okHI/fdreout1_hi_drive<5>
                                                       okHI/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       okHI/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X7Y0.CLK0     net (fanout=193)      0.955   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.699ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    AB6.O                net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.966ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp79.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    OLOGIC_X7Y0.CLK0     net (fanout=193)      0.955   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.699ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout1
    AB6.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<11>
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     10.291ns|            0|            0|            3|        18666|
| TS_okHI_dcm_clk0              |     20.830ns|     10.291ns|          N/A|            0|            0|        18666|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.526(R)|      SLOW  |   -1.875(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.192(R)|      SLOW  |   -1.059(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    4.883(R)|      SLOW  |   -0.794(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.938(R)|      SLOW  |   -1.609(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.923(R)|      SLOW  |   -1.298(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   10.897(R)|      SLOW  |   -1.476(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.761(R)|      SLOW  |   -1.417(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.695(R)|      SLOW  |   -0.524(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.695(R)|      SLOW  |   -0.524(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.732(R)|      SLOW  |         2.970(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.732(R)|      SLOW  |         2.970(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.759(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.326(R)|      SLOW  |         2.945(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.778(R)|      SLOW  |         3.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.008(R)|      SLOW  |         4.531(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   10.291|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.344; Ideal Clock Offset To Actual Clock 3.174; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.761(R)|      SLOW  |   -1.417(R)|      FAST  |    2.569|    8.917|       -3.174|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.761|         -  |      -1.417|         -  |    2.569|    8.917|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.421; Ideal Clock Offset To Actual Clock 3.272; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.897(R)|      SLOW  |   -1.476(R)|      FAST  |    2.433|    8.976|       -3.272|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.897|         -  |      -1.476|         -  |    2.433|    8.976|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.625; Ideal Clock Offset To Actual Clock 3.196; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.923(R)|      SLOW  |   -1.298(R)|      FAST  |    2.407|    8.798|       -3.196|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.923|         -  |      -1.298|         -  |    2.407|    8.798|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.329; Ideal Clock Offset To Actual Clock 3.359; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.938(R)|      SLOW  |   -1.609(R)|      FAST  |    2.392|    9.109|       -3.359|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.938|         -  |      -1.609|         -  |    2.392|    9.109|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.089; Ideal Clock Offset To Actual Clock -0.877; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    4.883(R)|      SLOW  |   -0.794(R)|      FAST  |    9.247|    7.494|        0.877|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.883|         -  |      -0.794|         -  |    9.247|    7.494|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.133; Ideal Clock Offset To Actual Clock -0.590; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.192(R)|      SLOW  |   -1.059(R)|      FAST  |    8.938|    7.759|        0.590|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.192|         -  |      -1.059|         -  |    8.938|    7.759|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.651; Ideal Clock Offset To Actual Clock 0.485; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.526(R)|      SLOW  |   -1.875(R)|      FAST  |    7.604|    8.575|       -0.485|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.526|         -  |      -1.875|         -  |    7.604|    8.575|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.695(R)|      SLOW  |   -0.524(R)|      FAST  |    4.135|    0.524|        1.806|
hi_inout<1>       |    5.695(R)|      SLOW  |   -0.524(R)|      FAST  |    4.135|    0.524|        1.806|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.471|         -  |    4.110|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.008|      SLOW  |        4.531|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.452 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.732|      SLOW  |        2.970|      FAST  |         0.406|
hi_inout<1>                                    |        6.732|      SLOW  |        2.970|      FAST  |         0.406|
hi_inout<2>                                    |        6.759|      SLOW  |        2.997|      FAST  |         0.433|
hi_inout<3>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.431|
hi_inout<4>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.431|
hi_inout<5>                                    |        6.326|      SLOW  |        2.945|      FAST  |         0.000|
hi_inout<6>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.403|
hi_inout<7>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.403|
hi_inout<8>                                    |        6.778|      SLOW  |        3.016|      FAST  |         0.452|
hi_inout<9>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.403|
hi_inout<10>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.403|
hi_inout<11>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.402|
hi_inout<12>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.402|
hi_inout<13>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.430|
hi_inout<14>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.430|
hi_inout<15>                                   |        6.706|      SLOW  |        2.944|      FAST  |         0.380|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19498 paths, 0 nets, and 3390 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:  10.938ns
   Minimum output required time after clock:   9.008ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 07 15:15:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



