

================================================================
== Vivado HLS Report for 'rsaModExp'
================================================================
* Date:           Sun Jan 15 23:34:25 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     21.97|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  33636389|  67201061|  33636390|  67201062|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+-------+-------+-------+-------+---------+
        |                                       |                             |    Latency    |    Interval   | Pipeline|
        |                Instance               |            Module           |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------------------+-----------------------------+-------+-------+-------+-------+---------+
        |grp_rsaModExp_interleaveModMult_fu_89  |rsaModExp_interleaveModMult  |  24590|  24590|  24590|  24590|   none  |
        |grp_rsaModExp_montMult_fu_112          |rsaModExp_montMult           |  16389|  16389|  16389|  16389|   none  |
        +---------------------------------------+-----------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+----------+----------+---------------+-----------+-----------+------+----------+
        |          |       Latency       |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1  |  33570816|  67135488| 16392 ~ 32781 |          -|          -|  2048|    no    |
        +----------+----------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|  114876|  34891|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   8206|
|Register         |        -|      -|    8214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|  123090|  43109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|     115|     81|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+-------+-------+-------+
    |                Instance               |            Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------------------------+-----------------------------+---------+-------+-------+-------+
    |grp_rsaModExp_interleaveModMult_fu_89  |rsaModExp_interleaveModMult  |        0|      0|  53377|  17792|
    |grp_rsaModExp_montMult_fu_112          |rsaModExp_montMult           |        0|      0|  61499|  17099|
    +---------------------------------------+-----------------------------+---------+-------+-------+-------+
    |Total                                  |                             |        0|      0| 114876|  34891|
    +---------------------------------------+-----------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |i_fu_181_p2   |     +    |      0|  0|  12|          12|           2|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  12|          12|           2|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+------+-----------+
    |                    Name                   |  LUT | Input Size| Bits | Total Bits|
    +-------------------------------------------+------+-----------+------+-----------+
    |ap_NS_fsm                                  |     2|          8|     1|          8|
    |grp_rsaModExp_interleaveModMult_fu_89_Y_V  |  2048|          3|  2048|       6144|
    |grp_rsaModExp_montMult_fu_112_X0_V         |  2048|          3|  2048|       6144|
    |grp_rsaModExp_montMult_fu_112_Y0_V         |  2048|          4|  2048|       8192|
    |i_assign_reg_77                            |    12|          2|    12|         24|
    |xbar_V_1_fu_48                             |  2048|          2|  2048|       4096|
    +-------------------------------------------+------+-----------+------+-----------+
    |Total                                      |  8206|         22|  8205|      24608|
    +-------------------------------------------+------+-----------+------+-----------+

    * Register: 
    +-------------------------------------------------------+------+----+------+-----------+
    |                          Name                         |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------------+------+----+------+-----------+
    |Mbar_V_reg_205                                         |  2048|   0|  2048|          0|
    |ap_CS_fsm                                              |     7|   0|     7|          0|
    |ap_reg_grp_rsaModExp_interleaveModMult_fu_89_ap_start  |     1|   0|     1|          0|
    |ap_reg_grp_rsaModExp_montMult_fu_112_ap_start          |     1|   0|     1|          0|
    |i_assign_reg_77                                        |    12|   0|    12|          0|
    |reg_151                                                |  2048|   0|  2048|          0|
    |tmp_1_reg_218                                          |     1|   0|     1|          0|
    |xbar_V_1_fu_48                                         |  2048|   0|  2048|          0|
    |xbar_V_2_reg_222                                       |  2048|   0|  2048|          0|
    +-------------------------------------------------------+------+----+------+-----------+
    |Total                                                  |  8214|   0|  8214|          0|
    +-------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+------+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits |  Protocol  | Source Object|    C Type    |
+--------------+-----+------+------------+--------------+--------------+
|ap_clk        |  in |     1| ap_ctrl_hs |   rsaModExp  | return value |
|ap_rst        |  in |     1| ap_ctrl_hs |   rsaModExp  | return value |
|ap_start      |  in |     1| ap_ctrl_hs |   rsaModExp  | return value |
|ap_done       | out |     1| ap_ctrl_hs |   rsaModExp  | return value |
|ap_idle       | out |     1| ap_ctrl_hs |   rsaModExp  | return value |
|ap_ready      | out |     1| ap_ctrl_hs |   rsaModExp  | return value |
|M_V           |  in |  2048|   ap_none  |      M_V     |    scalar    |
|e_V           |  in |  2048|   ap_none  |      e_V     |    scalar    |
|n_V           |  in |  2048|   ap_none  |      n_V     |    scalar    |
|out_V         | out |  2048|   ap_vld   |     out_V    |    pointer   |
|out_V_ap_vld  | out |     1|   ap_vld   |     out_V    |    pointer   |
+--------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp)
	7  / (tmp)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.04ns
ST_1: xbar_V_1 [1/1] 0.00ns
:0  %xbar_V_1 = alloca i2048

ST_1: n_V_read [1/1] 0.00ns
:6  %n_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %n_V)

ST_1: M_V_read [1/1] 0.00ns
:8  %M_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %M_V)

ST_1: Mbar_V [2/2] 1.04ns
:11  %Mbar_V = call fastcc i2048 @rsaModExp_interleaveModMult(i2048 %M_V_read, i2048 %n_V_read)


 <State 2>: 1.04ns
ST_2: Mbar_V [1/2] 0.00ns
:11  %Mbar_V = call fastcc i2048 @rsaModExp_interleaveModMult(i2048 %M_V_read, i2048 %n_V_read)

ST_2: xbar_V [2/2] 1.04ns
:12  %xbar_V = call fastcc i2048 @rsaModExp_interleaveModMult(i2048 1, i2048 %n_V_read)


 <State 3>: 1.57ns
ST_3: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2048 %M_V), !map !86

ST_3: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2048 %e_V), !map !92

ST_3: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2048 %n_V), !map !96

ST_3: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2048* %out_V), !map !100

ST_3: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @rsaModExp_str) nounwind

ST_3: e_V_read [1/1] 0.00ns
:7  %e_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %e_V)

ST_3: stg_20 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [19 x i8]* @rsaModExp_montMult.str, [1 x i8]* @p_str16) nounwind

ST_3: stg_21 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [28 x i8]* @rsaModExp_interleaveModMult.str, [1 x i8]* @p_str16) nounwind

ST_3: xbar_V [1/2] 0.00ns
:12  %xbar_V = call fastcc i2048 @rsaModExp_interleaveModMult(i2048 1, i2048 %n_V_read)

ST_3: stg_23 [1/1] 1.57ns
:13  store i2048 %xbar_V, i2048* %xbar_V_1

ST_3: stg_24 [1/1] 1.57ns
:14  br label %1


 <State 4>: 1.04ns
ST_4: i_assign [1/1] 0.00ns
:0  %i_assign = phi i12 [ 2047, %0 ], [ %i, %._crit_edge ]

ST_4: i_assign_cast [1/1] 0.00ns
:1  %i_assign_cast = sext i12 %i_assign to i32

ST_4: tmp [1/1] 0.00ns
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %i_assign, i32 11)

ST_4: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_4: stg_29 [1/1] 0.00ns
:4  br i1 %tmp, label %4, label %2

ST_4: xbar_V_1_load_1 [1/1] 0.00ns
:0  %xbar_V_1_load_1 = load i2048* %xbar_V_1

ST_4: xbar_V_2 [2/2] 1.04ns
:1  %xbar_V_2 = call fastcc i2048 @rsaModExp_montMult(i2048 %xbar_V_1_load_1, i2048 %xbar_V_1_load_1, i2048 %n_V_read)

ST_4: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i2048.i32(i2048 %e_V_read, i32 %i_assign_cast)

ST_4: xbar_V_1_load [1/1] 0.00ns
:0  %xbar_V_1_load = load i2048* %xbar_V_1

ST_4: call_ret [2/2] 1.04ns
:1  %call_ret = call fastcc i2048 @rsaModExp_montMult(i2048 %xbar_V_1_load, i2048 1, i2048 %n_V_read)


 <State 5>: 19.83ns
ST_5: xbar_V_2 [1/2] 18.26ns
:1  %xbar_V_2 = call fastcc i2048 @rsaModExp_montMult(i2048 %xbar_V_1_load_1, i2048 %xbar_V_1_load_1, i2048 %n_V_read)

ST_5: stg_36 [1/1] 0.00ns
:3  br i1 %tmp_1, label %3, label %._crit_edge.pre

ST_5: stg_37 [1/1] 1.57ns
._crit_edge.pre:0  store i2048 %xbar_V_2, i2048* %xbar_V_1

ST_5: stg_38 [1/1] 0.00ns
._crit_edge.pre:1  br label %._crit_edge

ST_5: xbar_V_3 [2/2] 1.04ns
:0  %xbar_V_3 = call fastcc i2048 @rsaModExp_montMult(i2048 %Mbar_V, i2048 %xbar_V_2, i2048 %n_V_read)


 <State 6>: 19.83ns
ST_6: xbar_V_3 [1/2] 18.26ns
:0  %xbar_V_3 = call fastcc i2048 @rsaModExp_montMult(i2048 %Mbar_V, i2048 %xbar_V_2, i2048 %n_V_read)

ST_6: stg_41 [1/1] 1.57ns
:1  store i2048 %xbar_V_3, i2048* %xbar_V_1

ST_6: stg_42 [1/1] 0.00ns
:2  br label %._crit_edge

ST_6: i [1/1] 1.84ns
._crit_edge:0  %i = add i12 %i_assign, -1

ST_6: stg_44 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 7>: 18.26ns
ST_7: call_ret [1/2] 18.26ns
:1  %call_ret = call fastcc i2048 @rsaModExp_montMult(i2048 %xbar_V_1_load, i2048 1, i2048 %n_V_read)

ST_7: stg_46 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i2048P(i2048* %out_V, i2048 %call_ret)

ST_7: stg_47 [1/1] 0.00ns
:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
xbar_V_1        (alloca           ) [ 00111110]
n_V_read        (read             ) [ 00111111]
M_V_read        (read             ) [ 00100000]
Mbar_V          (call             ) [ 00011110]
stg_14          (specbitsmap      ) [ 00000000]
stg_15          (specbitsmap      ) [ 00000000]
stg_16          (specbitsmap      ) [ 00000000]
stg_17          (specbitsmap      ) [ 00000000]
stg_18          (spectopmodule    ) [ 00000000]
e_V_read        (read             ) [ 00001110]
stg_20          (specresourcelimit) [ 00000000]
stg_21          (specresourcelimit) [ 00000000]
xbar_V          (call             ) [ 00000000]
stg_23          (store            ) [ 00000000]
stg_24          (br               ) [ 00011110]
i_assign        (phi              ) [ 00001110]
i_assign_cast   (sext             ) [ 00000000]
tmp             (bitselect        ) [ 00001110]
empty           (speclooptripcount) [ 00000000]
stg_29          (br               ) [ 00000000]
xbar_V_1_load_1 (load             ) [ 00000100]
tmp_1           (bitselect        ) [ 00000110]
xbar_V_1_load   (load             ) [ 00000001]
xbar_V_2        (call             ) [ 00000010]
stg_36          (br               ) [ 00000000]
stg_37          (store            ) [ 00000000]
stg_38          (br               ) [ 00000000]
xbar_V_3        (call             ) [ 00000000]
stg_41          (store            ) [ 00000000]
stg_42          (br               ) [ 00000000]
i               (add              ) [ 00011110]
stg_44          (br               ) [ 00011110]
call_ret        (call             ) [ 00000000]
stg_46          (write            ) [ 00000000]
stg_47          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2048"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsaModExp_interleaveModMult"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsaModExp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsaModExp_montMult.str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsaModExp_interleaveModMult.str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsaModExp_montMult"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2048.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2048P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="xbar_V_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xbar_V_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="n_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2048" slack="0"/>
<pin id="54" dir="0" index="1" bw="2048" slack="0"/>
<pin id="55" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="M_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2048" slack="0"/>
<pin id="60" dir="0" index="1" bw="2048" slack="0"/>
<pin id="61" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="e_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2048" slack="0"/>
<pin id="66" dir="0" index="1" bw="2048" slack="0"/>
<pin id="67" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_V_read/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="stg_46_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="2048" slack="0"/>
<pin id="73" dir="0" index="2" bw="2048" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_46/7 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_assign_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="12" slack="1"/>
<pin id="79" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_assign_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="12" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_rsaModExp_interleaveModMult_fu_89">
<pin_list>
<pin id="97" dir="0" index="0" bw="2048" slack="0"/>
<pin id="98" dir="0" index="1" bw="2048" slack="0"/>
<pin id="99" dir="0" index="2" bw="2048" slack="0"/>
<pin id="100" dir="1" index="3" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="Mbar_V/1 xbar_V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_rsaModExp_montMult_fu_112">
<pin_list>
<pin id="119" dir="0" index="0" bw="2048" slack="0"/>
<pin id="120" dir="0" index="1" bw="2048" slack="0"/>
<pin id="121" dir="0" index="2" bw="2048" slack="0"/>
<pin id="122" dir="0" index="3" bw="2048" slack="3"/>
<pin id="123" dir="1" index="4" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="xbar_V_2/4 call_ret/4 xbar_V_3/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2048" slack="3"/>
<pin id="143" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xbar_V_1_load_1/4 xbar_V_1_load/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2048" slack="0"/>
<pin id="148" dir="0" index="1" bw="2048" slack="4"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/5 stg_41/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2048" slack="1"/>
<pin id="153" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="xbar_V_1_load_1 xbar_V_1_load "/>
</bind>
</comp>

<comp id="157" class="1004" name="stg_23_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2048" slack="0"/>
<pin id="159" dir="0" index="1" bw="2048" slack="2"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_assign_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_assign_cast/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="2048" slack="1"/>
<pin id="177" dir="0" index="2" bw="12" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="2"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="xbar_V_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2048" slack="2"/>
<pin id="189" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="xbar_V_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="n_V_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2048" slack="1"/>
<pin id="196" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="n_V_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="M_V_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2048" slack="1"/>
<pin id="202" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="M_V_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="Mbar_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2048" slack="3"/>
<pin id="207" dir="1" index="1" bw="2048" slack="3"/>
</pin_list>
<bind>
<opset="Mbar_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="e_V_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2048" slack="1"/>
<pin id="212" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="e_V_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="xbar_V_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2048" slack="1"/>
<pin id="224" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="xbar_V_2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="1"/>
<pin id="229" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="102"><net_src comp="58" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="103"><net_src comp="52" pin="2"/><net_sink comp="89" pin=2"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="112" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="136"><net_src comp="112" pin="4"/><net_sink comp="112" pin=2"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="150"><net_src comp="112" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="161"><net_src comp="89" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="81" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="81" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="162" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="77" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="48" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="197"><net_src comp="52" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="203"><net_src comp="58" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="208"><net_src comp="89" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="213"><net_src comp="64" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="221"><net_src comp="174" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="112" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="230"><net_src comp="181" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {7 }
 - Input state : 
	Port: rsaModExp : M_V | {1 }
	Port: rsaModExp : e_V | {3 }
	Port: rsaModExp : n_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		stg_23 : 1
	State 4
		i_assign_cast : 1
		tmp : 1
		stg_29 : 2
		xbar_V_2 : 1
		tmp_1 : 2
		call_ret : 1
	State 5
		stg_37 : 1
		xbar_V_3 : 1
	State 6
		stg_41 : 1
	State 7
		stg_46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   call   | grp_rsaModExp_interleaveModMult_fu_89 |  1.571  |  51329  |  15725  |
|          |     grp_rsaModExp_montMult_fu_112     |  3.142  |  61496  |  17081  |
|----------|---------------------------------------|---------|---------|---------|
|    add   |                i_fu_181               |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |          n_V_read_read_fu_52          |    0    |    0    |    0    |
|   read   |          M_V_read_read_fu_58          |    0    |    0    |    0    |
|          |          e_V_read_read_fu_64          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |           stg_46_write_fu_70          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |          i_assign_cast_fu_162         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_166              |    0    |    0    |    0    |
|          |              tmp_1_fu_174             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |  4.713  |  112825 |  32818  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|M_V_read_reg_200|  2048  |
| Mbar_V_reg_205 |  2048  |
|e_V_read_reg_210|  2048  |
| i_assign_reg_77|   12   |
|    i_reg_227   |   12   |
|n_V_read_reg_194|  2048  |
|     reg_151    |  2048  |
|  tmp_1_reg_218 |    1   |
|xbar_V_1_reg_187|  2048  |
|xbar_V_2_reg_222|  2048  |
+----------------+--------+
|      Total     |  14361 |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
|            i_assign_reg_77            |  p0  |   2  |  12  |   24   ||    12   |
| grp_rsaModExp_interleaveModMult_fu_89 |  p1  |   3  | 2048 |  6144  ||   2048  |
| grp_rsaModExp_interleaveModMult_fu_89 |  p2  |   2  | 2048 |  4096  ||   2048  |
|     grp_rsaModExp_montMult_fu_112     |  p1  |   3  | 2048 |  6144  ||   2048  |
|     grp_rsaModExp_montMult_fu_112     |  p2  |   5  | 2048 |  10240 ||   2048  |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |  26648 ||  8.223  ||   8204  |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   | 112825 |  32818 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |  8204  |
|  Register |    -   |  14361 |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   | 127186 |  41022 |
+-----------+--------+--------+--------+
