0.7
2020.2
Oct 13 2023
20:47:58
F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/srlatch/SR_latch/verilog/circuit/SR_latch.v,1715235694,verilog,,F:/@home/cpmores/git_code/Vivado_project/lab9/sr_latch/project_1/project_1.srcs/sim_1/new/tb_srlatch.v,,SR_latch,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/srlatch/SR_latch/verilog/gates/NOR_GATE.v,1715235694,verilog,,F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/srlatch/SR_latch/verilog/circuit/SR_latch.v,,NOR_GATE,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/srlatch/SR_latch/verilog/toplevel/logisimTopLevelShell.v,1715235694,verilog,,,,logisimTopLevelShell,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/lab9/sr_latch/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/lab9/sr_latch/project_1/project_1.srcs/sim_1/new/tb_srlatch.v,1715237642,verilog,,,,tb_srlatch,,,,,,,,
