/ {
    serial-number = "b8003718ffaabed8";
    compatible = "rockchip,rk3588";
    interrupt-parent = <0x00000001>;
    #address-cells = <0x00000002>;
    #size-cells = <0x00000002>;
    model = "HT RK3588 NVR DEMO BOARD";
    memory {
        reg = <0x00000000 0x00200000 0x00000000 0x08200000 0x00000000 0x09400000 0x00000000 0xe6c00000 0x00000001 0x00000000 0x00000001 0x00000000 0x00000002 0xf0000000 0x00000000 0x10000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        device_type = "memory";
    };
    aliases {
        csi2dcphy0 = "/csi2-dcphy0";
        csi2dcphy1 = "/csi2-dcphy1";
        csi2dphy0 = "/csi2-dphy0";
        csi2dphy1 = "/csi2-dphy1";
        csi2dphy2 = "/csi2-dphy2";
        dsi0 = "/dsi@fde20000";
        dsi1 = "/dsi@fde30000";
        ethernet1 = "/ethernet@fe1c0000";
        gpio0 = "/pinctrl/gpio@fd8a0000";
        gpio1 = "/pinctrl/gpio@fec20000";
        gpio2 = "/pinctrl/gpio@fec30000";
        gpio3 = "/pinctrl/gpio@fec40000";
        gpio4 = "/pinctrl/gpio@fec50000";
        i2c0 = "/i2c@fd880000";
        i2c1 = "/i2c@fea90000";
        i2c2 = "/i2c@feaa0000";
        i2c3 = "/i2c@feab0000";
        i2c4 = "/i2c@feac0000";
        i2c5 = "/i2c@fead0000";
        i2c6 = "/i2c@fec80000";
        i2c7 = "/i2c@fec90000";
        i2c8 = "/i2c@feca0000";
        rkcif_mipi_lvds0 = "/rkcif-mipi-lvds";
        rkcif_mipi_lvds1 = "/rkcif-mipi-lvds1";
        rkcif_mipi_lvds2 = "/rkcif-mipi-lvds2";
        rkcif_mipi_lvds3 = "/rkcif-mipi-lvds3";
        rkvenc0 = "/rkvenc-core@fdbd0000";
        rkvenc1 = "/rkvenc-core@fdbe0000";
        jpege0 = "/jpege-core@fdba0000";
        jpege1 = "/jpege-core@fdba4000";
        jpege2 = "/jpege-core@fdba8000";
        jpege3 = "/jpege-core@fdbac000";
        serial0 = "/serial@fd890000";
        serial1 = "/serial@feb40000";
        serial2 = "/serial@feb50000";
        serial3 = "/serial@feb60000";
        serial4 = "/serial@feb70000";
        serial5 = "/serial@feb80000";
        serial6 = "/serial@feb90000";
        serial7 = "/serial@feba0000";
        serial8 = "/serial@febb0000";
        serial9 = "/serial@febc0000";
        spi0 = "/spi@feb00000";
        spi1 = "/spi@feb10000";
        spi2 = "/spi@feb20000";
        spi3 = "/spi@feb30000";
        spi4 = "/spi@fecb0000";
        spi5 = "/spi@fe2b0000";
        csi2dphy3 = "/csi2-dphy3";
        csi2dphy4 = "/csi2-dphy4";
        csi2dphy5 = "/csi2-dphy5";
        dp0 = "/dp@fde50000";
        dp1 = "/dp@fde60000";
        edp0 = "/edp@fdec0000";
        edp1 = "/edp@fded0000";
        ethernet0 = "/ethernet@fe1b0000";
        hdptx0 = "/phy@fed60000";
        hdptx1 = "/phy@fed70000";
        hdptxhdmi0 = "/hdmiphy@fed60000";
        hdptxhdmi1 = "/hdmiphy@fed70000";
        hdmi0 = "/hdmi@fde80000";
        hdmi1 = "/hdmi@fdea0000";
        rkcif_mipi_lvds4 = "/rkcif-mipi-lvds4";
        rkcif_mipi_lvds5 = "/rkcif-mipi-lvds5";
        usbdp0 = "/phy@fed80000";
        usbdp1 = "/phy@fed90000";
    };
    clocks {
        compatible = "simple-bus";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        spll {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x29d7ab80>;
            clock-output-names = "spll";
        };
        xin32k {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00008000>;
            clock-output-names = "xin32k";
        };
        xin24m {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <24000000>;
            clock-output-names = "xin24m";
        };
        hclk_vo1@fd7c08ec {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08ec 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x00000264>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
            phandle = <0x00000005>;
        };
        aclk_vdpu_low_pre@fd7c08b0 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08b0 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001bc>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_vo0@fd7c08dc {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08dc 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x0000026d>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
            phandle = <0x00000004>;
        };
        hclk_usb@fd7c08a8 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08a8 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x00000264>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_nvm@fd7c087c {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c087c 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x00000141>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
            phandle = <0x00000003>;
        };
        aclk_usb@fd7c08a8 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08a8 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x00000263>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_isp1_pre@fd7c0868 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c0868 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001e1>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_isp1_pre@fd7c0868 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c0868 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001e0>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_rkvdec0_pre@fd7c08a0 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08a0 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001bc>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_rkvdec0_pre@fd7c08a0 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08a0 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001be>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_rkvdec1_pre@fd7c08a4 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08a4 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001bc>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_rkvdec1_pre@fd7c08a4 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08a4 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001be>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_jpeg_decoder_pre@fd7c08b0 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08b0 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001bc>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_rkvenc1_pre@fd7c08c0 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08c0 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001c5>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_rkvenc1_pre@fd7c08c0 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08c0 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001c4>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_hdcp0_pre@fd7c08dc {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08dc 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x0000026c>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_hdcp1_pre@fd7c08ec {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08ec 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x00000263>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        pclk_av1_pre@fd7c0910 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c0910 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001be>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        aclk_av1_pre@fd7c0910 {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c0910 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <&cru 0x000001bc>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        hclk_sdio_pre@fd7c092c {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c092c 0x00000000 0x00000010>;
            clock-names = "link";
            clocks = <0x00000003>;
            #power-domain-cells = <0x00000001>;
            #clock-cells = <0x00000000>;
        };
        pclk_vo0_grf@fd7c08dc {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08dc 0x00000000 0x00000004>;
            clocks = <0x00000004>;
            clock-names = "link";
            #clock-cells = <0x00000000>;
            phandle = <0x00000053>;
        };
        pclk_vo1_grf@fd7c08ec {
            compatible = "rockchip,rk3588-clock-gate-link";
            reg = <0x00000000 0xfd7c08ec 0x00000000 0x00000004>;
            clocks = <0x00000005>;
            clock-names = "link";
            #clock-cells = <0x00000000>;
            phandle = <0x00000054>;
        };
    };
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu-map {
            cluster0 {
                core0 {
                    cpu = <0x00000006>;
                };
                core1 {
                    cpu = <0x00000007>;
                };
                core2 {
                    cpu = <0x00000008>;
                };
                core3 {
                    cpu = <0x00000009>;
                };
            };
            cluster1 {
                core0 {
                    cpu = <0x0000000a>;
                };
                core1 {
                    cpu = <0x0000000b>;
                };
            };
            cluster2 {
                core0 {
                    cpu = <0x0000000c>;
                };
                core1 {
                    cpu = <0x0000000d>;
                };
            };
        };
        cpu_b0: cpu@400 {
            device_type = "cpu";
            compatible = "arm,cortex-a76";
            reg = <1024>;
            enable-method = "psci";
            capacity-dmips-mhz = <1024>;
            clocks = <0x0000000e 0x00000002>;
            operating-points-v2 = <0x0000000f>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00010000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000100>;
            d-cache-size = <0x00010000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000100>;
            next-level-cache = <0x00000011>;
            #cooling-cells = <0x00000002>;
            dynamic-power-coefficient = <0x000001a0>;
            cpu-supply = <&vdd_cpu_big0_s0>;
            mem-supply = <&vdd_cpu_big0_mem_s0>;
            phandle = <0x0000000a>;
        };
        cpu_b1: cpu@500 {
            device_type = "cpu";
            compatible = "arm,cortex-a76";
            reg = <0x00000500>;
            enable-method = "psci";
            capacity-dmips-mhz = <1024>;
            clocks = <0x0000000e 0x00000002>;
            operating-points-v2 = <0x0000000f>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00010000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000100>;
            d-cache-size = <0x00010000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000100>;
            next-level-cache = <0x00000013>;
            phandle = <0xcpu_b2: 0000000b>;
        };
        cpu_b2: cpu@600 {
            device_type = "cpu";
            compatible = "arm,cortex-a76";
            reg = <0x00000600>;
            enable-method = "psci";
            capacity-dmips-mhz = <1024>;
            clocks = <0x0000000e 0x00000003>;
            operating-points-v2 = <0x00000014>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00010000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000100>;
            d-cache-size = <0x00010000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000100>;
            next-level-cache = <0x00000015>;
            #cooling-cells = <0x00000002>;
            dynamic-power-coefficient = <0x000001a0>;
            cpu-supply = <&vdd_cpu_big1_s0>;
            mem-supply = <&vdd_cpu_big1_mem_s0>;
            phandle = <0x0000000c>;
        };
        cpu_b3: cpu@700 {
            device_type = "cpu";
            compatible = "arm,cortex-a76";
            reg = <0x00000700>;
            enable-method = "psci";
            capacity-dmips-mhz = <1024>;
            clocks = <0x0000000e 0x00000003>;
            operating-points-v2 = <0x00000014>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00010000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000100>;
            d-cache-size = <0x00010000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000100>;
            next-level-cache = <0x00000017>;
            phandle = <0x0000000d>;
        };
        l2-cache-l0 {
            compatible = "cache";
            cache-size = <0x00020000>;
            cache-line-size = <0x00000040>;
            cache-sets = <0x00000200>;
            next-level-cache = <0x00000018>;
            phandle = <0x0000001a>;
        };
        l2-cache-l1 {
            compatible = "cache";
            cache-size = <0x00020000>;
            cache-line-size = <0x00000040>;
            cache-sets = <0x00000200>;
            next-level-cache = <0x00000018>;
            phandle = <0x0000001c>;
        };
        l2-cache-l2 {
            compatible = "cache";
            cache-size = <0x00020000>;
            cache-line-size = <0x00000040>;
            cache-sets = <0x00000200>;
            next-level-cache = <0x00000018>;
            phandle = <0x0000001d>;
        };
        l2-cache-l3 {
            compatible = "cache";
            cache-size = <0x00020000>;
            cache-line-size = <0x00000040>;
            cache-sets = <0x00000200>;
            next-level-cache = <0x00000018>;
            phandle = <0x0000001e>;
        };
        l2-cache-b0 {
            compatible = "cache";
            cache-size = <0x00080000>;
            cache-line-size = <0x00000040>;
            cache-sets = <1024>;
            next-level-cache = <0x00000018>;
            phandle = <0x00000011>;
        };
        l2-cache-b1 {
            compatible = "cache";
            cache-size = <0x00080000>;
            cache-line-size = <0x00000040>;
            cache-sets = <1024>;
            next-level-cache = <0x00000018>;
            phandle = <0x00000013>;
        };
        l2-cache-b2 {
            compatible = "cache";
            cache-size = <0x00080000>;
            cache-line-size = <0x00000040>;
            cache-sets = <1024>;
            next-level-cache = <0x00000018>;
            phandle = <0x00000015>;
        };
        l2-cache-b3 {
            compatible = "cache";
            cache-size = <0x00080000>;
            cache-line-size = <0x00000040>;
            cache-sets = <1024>;
            next-level-cache = <0x00000018>;
            phandle = <0x00000017>;
        };
        l3-cache {
            compatible = "cache";
            cache-size = <0x00300000>;
            cache-line-size = <0x00000040>;
            cache-sets = <0x00001000>;
            phandle = <0x00000018>;
        };
        cpu_l0: cpu@0000 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000000>;
            enable-method = "psci";
            capacity-dmips-mhz = <0x00000212>;
            clocks = <0x0000000e 0x00000000>;
            operating-points-v2 = <0x00000019>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00008000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000080>;
            d-cache-size = <0x00008000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000080>;
            next-level-cache = <0x0000001a>;
            #cooling-cells = <0x00000002>;
            dynamic-power-coefficient = <0x000000e4>;
            cpu-supply = <&vdd_cpu_lit_s0>;
            mem-supply = <&vdd_cpu_lit_mem_s0>;
            phandle = <0x00000006>;
        };
        cpu_l1: cpu@0100 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000100>;
            enable-method = "psci";
            capacity-dmips-mhz = <0x00000212>;
            clocks = <0x0000000e 0x00000000>;
            operating-points-v2 = <0x00000019>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00008000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000080>;
            d-cache-size = <0x00008000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000080>;
            next-level-cache = <0x0000001c>;
            phandle = <0x00000007>;
        };
        cpu_l2: cpu@0200 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000200>;
            enable-method = "psci";
            capacity-dmips-mhz = <0x00000212>;
            clocks = <0x0000000e 0x00000000>;
            operating-points-v2 = <0x00000019>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00008000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000080>;
            d-cache-size = <0x00008000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000080>;
            next-level-cache = <0x0000001d>;
            phandle = <0x00000008>;
        };
        cpu_l3: cpu@0300 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <768>;
            enable-method = "psci";
            capacity-dmips-mhz = <0x00000212>;
            clocks = <0x0000000e 0x00000000>;
            operating-points-v2 = <0x00000019>;
            cpu-idle-states = <0x00000010>;
            i-cache-size = <0x00008000>;
            i-cache-line-size = <0x00000040>;
            i-cache-sets = <0x00000080>;
            d-cache-size = <0x00008000>;
            d-cache-line-size = <0x00000040>;
            d-cache-sets = <0x00000080>;
            next-level-cache = <0x0000001e>;
            phandle = <0x00000009>;
        };
    };
    cluster0-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        rockchip,pvtm-voltage-sel = <0x00000000 0x00000582 0x00000000 0x00000583 0x0000059a 0x00000001 0x0000059b 0x000005b2 0x00000002 0x000005b3 0x000005ca 0x00000003 0x000005cb 0x000005e2 0x00000004 0x000005e3 0x000005fa 0x00000005 0x000005fb 0x0000270f 0x00000006>;
        rockchip,pvtm-pvtpll;
        rockchip,pvtm-offset = <0x00000064>;
        rockchip,pvtm-sample-time = <0x0000044c>;
        rockchip,pvtm-freq = <0x00159b40>;
        rockchip,pvtm-volt = <0x000b71b0>;
        rockchip,pvtm-ref-temp = <0x00000019>;
        rockchip,pvtm-temp-prop = <0x000000f4 0x000000f4>;
        rockchip,pvtm-thermal-zone = "soc-thermal";
        rockchip,grf = <0x0000001f>;
        rockchip,reboot-freq = <0x00159b40>;
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00002710>;
        rockchip,low-temp-min-volt = <0x000b71b0>;
        rockchip,high-temp = <0x00014c08>;
        rockchip,high-temp-max-freq = <0x00188940>;
        phandle = <0x00000019>;
        opp-1200000000 {
            opp-hz = <0x00000000 0x47868c00>;
            opp-microvolt = <0x000aae60 0x000aae60 950000 0x000aae60 0x000aae60 950000>;
            opp-microvolt-L1 = <0x000a7d8c 0x000a7d8c 950000 0x000a7d8c 0x000a7d8c 950000>;
            opp-microvolt-L2 = <0x000a7d8c 0x000a7d8c 950000 0x000a7d8c 0x000a7d8c 950000>;
            opp-microvolt-L3 = <0x000a7d8c 0x000a7d8c 950000 0x000a7d8c 0x000a7d8c 950000>;
            opp-microvolt-L4 = <0x000a4cb8 0x000a4cb8 950000 0x000a4cb8 0x000a4cb8 950000>;
            opp-microvolt-L5 = <0x000a4cb8 0x000a4cb8 950000 0x000a4cb8 0x000a4cb8 950000>;
            opp-microvolt-L6 = <0x000a4cb8 0x000a4cb8 950000 0x000a4cb8 0x000a4cb8 950000>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1416000000 {
            opp-hz = <0x00000000 0x54667200>;
            opp-microvolt = <0x000ba284 0x000ba284 950000 0x000ba284 0x000ba284 950000>;
            opp-microvolt-L1 = <0x000b71b0 0x000b71b0 950000 0x000b71b0 0x000b71b0 950000>;
            opp-microvolt-L2 = <0x000b40dc 0x000b40dc 950000 0x000b40dc 0x000b40dc 950000>;
            opp-microvolt-L3 = <0x000b1008 0x000b1008 950000 0x000b1008 0x000b1008 950000>;
            opp-microvolt-L4 = <0x000b1008 0x000b1008 950000 0x000b1008 0x000b1008 950000>;
            opp-microvolt-L5 = <0x000adf34 0x000adf34 950000 0x000adf34 0x000adf34 950000>;
            opp-microvolt-L6 = <0x000adf34 0x000adf34 950000 0x000adf34 0x000adf34 950000>;
            clock-latency-ns = <0x00009c40>;
            opp-suspend;
        };
        opp-1608000000 {
            opp-hz = <0x00000000 0x5fd82200>;
            opp-microvolt = <0x000cf850 0x000cf850 950000 0x000cf850 0x000cf850 950000>;
            opp-microvolt-L1 = <0x000cc77c 0x000cc77c 950000 0x000cc77c 0x000cc77c 950000>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 950000 0x000c96a8 0x000c96a8 950000>;
            opp-microvolt-L3 = <0x000c65d4 0x000c65d4 950000 0x000c65d4 0x000c65d4 950000>;
            opp-microvolt-L4 = <0x000c3500 0x000c3500 950000 0x000c3500 0x000c3500 950000>;
            opp-microvolt-L5 = <0x000c3500 0x000c3500 950000 0x000c3500 0x000c3500 950000>;
            opp-microvolt-L6 = <0x000c042c 0x000c042c 950000 0x000c042c 0x000c042c 950000>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1800000000 {
            opp-hz = <0x00000000 0x6b49d200>;
            opp-microvolt = <950000 950000 950000 950000 950000 950000>;
            opp-microvolt-L1 = <0x000e4e1c 0x000e4e1c 950000 0x000e4e1c 0x000e4e1c 950000>;
            opp-microvolt-L2 = <0x000e1d48 0x000e1d48 950000 0x000e1d48 0x000e1d48 950000>;
            opp-microvolt-L3 = <0x000dec74 0x000dec74 950000 0x000dec74 0x000dec74 950000>;
            opp-microvolt-L4 = <0x000dbba0 0x000dbba0 950000 0x000dbba0 0x000dbba0 950000>;
            opp-microvolt-L5 = <0x000d8acc 0x000d8acc 950000 0x000d8acc 0x000d8acc 950000>;
            opp-microvolt-L6 = <0x000d59f8 0x000d59f8 950000 0x000d59f8 0x000d59f8 950000>;
            clock-latency-ns = <0x00009c40>;
        };
    };
    cluster1-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        rockchip,pvtm-voltage-sel = <0x00000000 0x00000668 0x00000000 0x00000669 0x0000068b 0x00000001 0x0000068c 0x000006ae 0x00000002 0x000006af 0x000006cf 0x00000003 0x000006d0 0x000006f0 0x00000004 0x000006f1 0x0000270f 0x00000005>;
        rockchip,pvtm-pvtpll;
        rockchip,pvtm-offset = <0x00000018>;
        rockchip,pvtm-sample-time = <0x0000044c>;
        rockchip,pvtm-freq = <0x00188940>;
        rockchip,pvtm-volt = <0x000b71b0>;
        rockchip,pvtm-ref-temp = <0x00000019>;
        rockchip,pvtm-temp-prop = <0x0000010e 0x0000010e>;
        rockchip,pvtm-thermal-zone = "soc-thermal";
        rockchip,grf = <0x00000020>;
        volt-mem-read-margin = <0x000d0bd8 0x00000001 0x000bac48 0x00000002 0x000a4cb8 0x00000003 0x00078d98 0x00000004>;
        low-volt-mem-read-margin = <0x00000004>;
        intermediate-threshold-freq = <0x000f6180>;
        rockchip,reboot-freq = <0x001b7740>;
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00002710>;
        rockchip,low-temp-min-volt = <0x000b71b0>;
        rockchip,high-temp = <0x00014c08>;
        rockchip,high-temp-max-freq = <0x0021b100>;
        phandle = <0x0000000f>;
        opp-1200000000 {
            opp-hz = <0x00000000 0x47868c00>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1416000000 {
            opp-hz = <0x00000000 0x54667200>;
            opp-microvolt = <0x000aae60 0x000aae60 0x000f4240 0x000aae60 0x000aae60 0x000f4240>;
            opp-microvolt-L1 = <0x000a7d8c 0x000a7d8c 0x000f4240 0x000a7d8c 0x000a7d8c 0x000f4240>;
            opp-microvolt-L2 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            opp-microvolt-L3 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            opp-microvolt-L4 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            opp-microvolt-L5 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1608000000 {
            opp-hz = <0x00000000 0x5fd82200>;
            opp-microvolt = <0x000b71b0 0x000b71b0 0x000f4240 0x000b71b0 0x000b71b0 0x000f4240>;
            opp-microvolt-L1 = <0x000b40dc 0x000b40dc 0x000f4240 0x000b40dc 0x000b40dc 0x000f4240>;
            opp-microvolt-L2 = <0x000b1008 0x000b1008 0x000f4240 0x000b1008 0x000b1008 0x000f4240>;
            opp-microvolt-L3 = <0x000adf34 0x000adf34 0x000f4240 0x000adf34 0x000adf34 0x000f4240>;
            opp-microvolt-L4 = <0x000aae60 0x000aae60 0x000f4240 0x000aae60 0x000aae60 0x000f4240>;
            opp-microvolt-L5 = <0x000aae60 0x000aae60 0x000f4240 0x000aae60 0x000aae60 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1800000000 {
            opp-hz = <0x00000000 0x6b49d200>;
            opp-microvolt = <0x000c96a8 0x000c96a8 0x000f4240 0x000c96a8 0x000c96a8 0x000f4240>;
            opp-microvolt-L1 = <0x000c65d4 0x000c65d4 0x000f4240 0x000c65d4 0x000c65d4 0x000f4240>;
            opp-microvolt-L2 = <0x000c3500 0x000c3500 0x000f4240 0x000c3500 0x000c3500 0x000f4240>;
            opp-microvolt-L3 = <0x000c042c 0x000c042c 0x000f4240 0x000c042c 0x000c042c 0x000f4240>;
            opp-microvolt-L4 = <0x000bd358 0x000bd358 0x000f4240 0x000bd358 0x000bd358 0x000f4240>;
            opp-microvolt-L5 = <0x000ba284 0x000ba284 0x000f4240 0x000ba284 0x000ba284 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-2016000000 {
            opp-hz = <0x00000000 0x7829b800>;
            opp-microvolt = <0x000dbba0 0x000dbba0 0x000f4240 0x000dbba0 0x000dbba0 0x000f4240>;
            opp-microvolt-L1 = <0x000d8acc 0x000d8acc 0x000f4240 0x000d8acc 0x000d8acc 0x000f4240>;
            opp-microvolt-L2 = <0x000d59f8 0x000d59f8 0x000f4240 0x000d59f8 0x000d59f8 0x000f4240>;
            opp-microvolt-L3 = <0x000d2924 0x000d2924 0x000f4240 0x000d2924 0x000d2924 0x000f4240>;
            opp-microvolt-L4 = <0x000cf850 0x000cf850 0x000f4240 0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L5 = <0x000cc77c 0x000cc77c 0x000f4240 0x000cc77c 0x000cc77c 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-2208000000 {
            opp-hz = <0x00000000 0x839b6800>;
            opp-microvolt = <0x000ee098 0x000ee098 0x000f4240 0x000ee098 0x000ee098 0x000f4240>;
            opp-microvolt-L2 = <0x000eafc4 0x000eafc4 0x000f4240 0x000eafc4 0x000eafc4 0x000f4240>;
            opp-microvolt-L3 = <950000 950000 0x000f4240 950000 950000 0x000f4240>;
            opp-microvolt-L4 = <0x000e1d48 0x000e1d48 0x000f4240 0x000e1d48 0x000e1d48 0x000f4240>;
            opp-microvolt-L5 = <0x000dec74 0x000dec74 0x000f4240 0x000dec74 0x000dec74 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
    };
    cluster2-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        rockchip,pvtm-voltage-sel = <0x00000000 0x00000668 0x00000000 0x00000669 0x0000068b 0x00000001 0x0000068c 0x000006ae 0x00000002 0x000006af 0x000006cf 0x00000003 0x000006d0 0x000006f0 0x00000004 0x000006f1 0x0000270f 0x00000005>;
        rockchip,pvtm-pvtpll;
        rockchip,pvtm-offset = <0x00000018>;
        rockchip,pvtm-sample-time = <0x0000044c>;
        rockchip,pvtm-freq = <0x00188940>;
        rockchip,pvtm-volt = <0x000b71b0>;
        rockchip,pvtm-ref-temp = <0x00000019>;
        rockchip,pvtm-temp-prop = <0x0000010e 0x0000010e>;
        rockchip,pvtm-thermal-zone = "soc-thermal";
        rockchip,grf = <0x00000021>;
        volt-mem-read-margin = <0x000d0bd8 0x00000001 0x000bac48 0x00000002 0x000a4cb8 0x00000003 0x00078d98 0x00000004>;
        low-volt-mem-read-margin = <0x00000004>;
        intermediate-threshold-freq = <0x000f6180>;
        rockchip,reboot-freq = <0x001b7740>;
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00002710>;
        rockchip,low-temp-min-volt = <0x000b71b0>;
        rockchip,high-temp = <0x00014c08>;
        rockchip,high-temp-max-freq = <0x0021b100>;
        phandle = <0x00000014>;
        opp-1200000000 {
            opp-hz = <0x00000000 0x47868c00>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1416000000 {
            opp-hz = <0x00000000 0x54667200>;
            opp-microvolt = <0x000aae60 0x000aae60 0x000f4240 0x000aae60 0x000aae60 0x000f4240>;
            opp-microvolt-L1 = <0x000a7d8c 0x000a7d8c 0x000f4240 0x000a7d8c 0x000a7d8c 0x000f4240>;
            opp-microvolt-L2 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            opp-microvolt-L3 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            opp-microvolt-L4 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            opp-microvolt-L5 = <0x000a4cb8 0x000a4cb8 0x000f4240 0x000a4cb8 0x000a4cb8 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1608000000 {
            opp-hz = <0x00000000 0x5fd82200>;
            opp-microvolt = <0x000b71b0 0x000b71b0 0x000f4240 0x000b71b0 0x000b71b0 0x000f4240>;
            opp-microvolt-L1 = <0x000b40dc 0x000b40dc 0x000f4240 0x000b40dc 0x000b40dc 0x000f4240>;
            opp-microvolt-L2 = <0x000b1008 0x000b1008 0x000f4240 0x000b1008 0x000b1008 0x000f4240>;
            opp-microvolt-L3 = <0x000adf34 0x000adf34 0x000f4240 0x000adf34 0x000adf34 0x000f4240>;
            opp-microvolt-L4 = <0x000aae60 0x000aae60 0x000f4240 0x000aae60 0x000aae60 0x000f4240>;
            opp-microvolt-L5 = <0x000aae60 0x000aae60 0x000f4240 0x000aae60 0x000aae60 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1800000000 {
            opp-hz = <0x00000000 0x6b49d200>;
            opp-microvolt = <0x000c96a8 0x000c96a8 0x000f4240 0x000c96a8 0x000c96a8 0x000f4240>;
            opp-microvolt-L1 = <0x000c65d4 0x000c65d4 0x000f4240 0x000c65d4 0x000c65d4 0x000f4240>;
            opp-microvolt-L2 = <0x000c3500 0x000c3500 0x000f4240 0x000c3500 0x000c3500 0x000f4240>;
            opp-microvolt-L3 = <0x000c042c 0x000c042c 0x000f4240 0x000c042c 0x000c042c 0x000f4240>;
            opp-microvolt-L4 = <0x000bd358 0x000bd358 0x000f4240 0x000bd358 0x000bd358 0x000f4240>;
            opp-microvolt-L5 = <0x000ba284 0x000ba284 0x000f4240 0x000ba284 0x000ba284 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-2016000000 {
            opp-hz = <0x00000000 0x7829b800>;
            opp-microvolt = <0x000dbba0 0x000dbba0 0x000f4240 0x000dbba0 0x000dbba0 0x000f4240>;
            opp-microvolt-L1 = <0x000d8acc 0x000d8acc 0x000f4240 0x000d8acc 0x000d8acc 0x000f4240>;
            opp-microvolt-L2 = <0x000d59f8 0x000d59f8 0x000f4240 0x000d59f8 0x000d59f8 0x000f4240>;
            opp-microvolt-L3 = <0x000d2924 0x000d2924 0x000f4240 0x000d2924 0x000d2924 0x000f4240>;
            opp-microvolt-L4 = <0x000cf850 0x000cf850 0x000f4240 0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L5 = <0x000cc77c 0x000cc77c 0x000f4240 0x000cc77c 0x000cc77c 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-2208000000 {
            opp-hz = <0x00000000 0x839b6800>;
            opp-microvolt = <0x000ee098 0x000ee098 0x000f4240 0x000ee098 0x000ee098 0x000f4240>;
            opp-microvolt-L2 = <0x000eafc4 0x000eafc4 0x000f4240 0x000eafc4 0x000eafc4 0x000f4240>;
            opp-microvolt-L3 = <950000 950000 0x000f4240 950000 950000 0x000f4240>;
            opp-microvolt-L4 = <0x000e1d48 0x000e1d48 0x000f4240 0x000e1d48 0x000e1d48 0x000f4240>;
            opp-microvolt-L5 = <0x000dec74 0x000dec74 0x000f4240 0x000dec74 0x000dec74 0x000f4240>;
            clock-latency-ns = <0x00009c40>;
        };
    };
    arm-pmu {
        compatible = "arm,armv8-pmuv3";
        interrupts = <GIC_PPI 0x00000007 0x00000008>;
        interrupt-affinity = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d>;
    };
    cpuinfo {
        compatible = "rockchip,cpuinfo";
        nvmem-cells = <0x00000022 0x00000023 0x00000024>;
        nvmem-cell-names = "id", "cpu-version", "cpu-code";
    };
    csi2-dphy0 {
        compatible = "rockchip,rk3588-csi2-dphy";
        rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
        phys = <&mipidcphy0>, <&mipidcphy1>;
        phy-names = "dcphy0", "dcphy1";
        status = "okay";
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                hdmi_mipi_in: endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000028>;
                    data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                    phandle = <0x00000155>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                csidphy0_out: endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x00000029>;
                    phandle = <0x000000ae>;
                };
            };
        };
    };
    display_subsystem: display-subsystem {
        compatible = "rockchip,display-subsystem";
        ports = <&vop_out>;
        memory-region = <&drm_logo>;
        memory-region-names = "drm-logo";
        route {
            route_dp0: route-dp0 {
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <&vp2_out_dp0>;
                force-output;
                force_timing {
                    clock-frequency = <65000000>;
                    hactive = <1024>;
                    vactive = <768>;
                    hfront-porch = <24>;
                    hsync-len = <136>;
                    hback-porch = <160>;
                    vfront-porch = <3>;
                    vsync-len = <6>;
                    vback-porch = <29>;
                    hsync-active = <0>;
                    vsync-active = <0>;
                    de-active = <0>;
                    pixelclk-active = <0>;
                };
            };
            route_hdmi0: route-hdmi0 {
                overscan,bottom_margin = <100>;
                overscan,top_margin = <100>;
                overscan,right_margin = <100>;
                overscan,left_margin = <100>;
                video,aspect_ratio = <0>;
                video,flags = <10>;
                video,vrefresh = <60>;
                video,crtc_vsync_end = <777>;
                video,crtc_hsync_end = <1184>;
                video,vdisplay = <768>;
                video,hdisplay = <1024>;
                video,clock = <65000>;
                logo,ymirror = <0>;
                logo,bpp = <16>;
                logo,height = <270>;
                logo,width = <654>;
                logo,offset = <397312>;
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <&vp2_out_hdmi0>;
                force-output;
                force_timing {
                    clock-frequency = <65000000>;
                    hactive = <1024>;
                    vactive = <768>;
                    hfront-porch = <24>;
                    hsync-len = <136>;
                    hback-porch = <160>;
                    vfront-porch = <3>;
                    vsync-len = <6>;
                    vback-porch = <29>;
                    hsync-active = <0>;
                    vsync-active = <0>;
                    de-active = <0>;
                    pixelclk-active = <0>;
                };
            };
            route_dp1: route-dp1 {
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <&vp2_out_dp1>;
                force-output;
                force_timing {
                    clock-frequency = <65000000>;
                    hactive = <1024>;
                    vactive = <768>;
                    hfront-porch = <24>;
                    hsync-len = <136>;
                    hback-porch = <160>;
                    vfront-porch = <3>;
                    vsync-len = <6>;
                    vback-porch = <29>;
                    hsync-active = <0>;
                    vsync-active = <0>;
                    de-active = <0>;
                    pixelclk-active = <0>;
                };
            };
            route_hdmi1: route-hdmi1 {
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <&vp2_out_hdmi1>;
                force-output;
                force_timing {
                    clock-frequency = <65000000>;
                    hactive = <1024>;
                    vactive = <768>;
                    hfront-porch = <24>;
                    hsync-len = <136>;
                    hback-porch = <160>;
                    vfront-porch = <3>;
                    vsync-len = <6>;
                    vback-porch = <29>;
                    hsync-active = <0>;
                    vsync-active = <0>;
                    de-active = <0>;
                    pixelclk-active = <0>;
                };
            };
        };
    };
    dmc-opp-table {
        compatible = "operating-points-v2";
        phandle = <0x00000035>;
        opp-2750000000 {
            opp-hz = <0x00000000 2750000000>;
            opp-microvolt = <850000>;
        };
    };
    firmware {
        scmi {
            compatible = "arm,scmi-smc";
            shmem = <0x00000036>;
            arm,smc-id = <0x82000010>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            protocol@14 {
                reg = <0x00000014>;
                #clock-cells = <0x00000001>;
                assigned-clocks = <0x0000000e 0x00000000 0x0000000e 0x00000002 0x0000000e 0x00000003>;
                assigned-clock-rates = <816000000 816000000 816000000>;
                phandle = <0x0000000e>;
            };
            protocol@16 {
                reg = <0x00000016>;
                #reset-cells = <0x00000001>;
                phandle = <0x000000f4>;
            };
        };
        sdei {
            compatible = "arm,sdei-1.0";
            method = "smc";
        };
        optee {
            compatible = "linaro,optee-tz";
            method = "smc";
        };
    };
    jpege-ccu {
        compatible = "rockchip,vpu-encoder-v2-ccu";
        status = "okay";
        phandle = <0x0000009a>;
    };
    mpp_srv: mpp-srv {
        compatible = "rockchip,mpp-service";
        rockchip,taskqueue-count = <0x0000000c>;
        status = "okay";
        phandle = <0x00000095>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    rkcif_mipi_lvds2: rkcif-: mipi-lvds2 {
        compatible = "rockchip,rkcif-mipi-lvds";
        rockchip,hw = <0x00000037>;
        iommus = <0x00000038>;
        status = "okay";
        phandle = <0x0000003d>;
        port {
            endpoint {
                remote-endpoint = <0x0000003c>;
                phandle = <0x000000af>;
            };
        };
    };
    rkvenc-ccu {
        compatible = "rockchip,rkv-encoder-v2-ccu";
        status = "okay";
        phandle = <0x000000a0>;
    };
    rockchip_suspend: rockchip-suspend {
        compatible = "rockchip,pm-rk3588";
        status = "okay";
        rockchip,sleep-debug-en = <0x00000001>;
        rockchip,sleep-mode-config = <0x00000004>;
        rockchip,wakeup-config = <0x00000101>;
        rockchip,virtual-poweroff = <0x00000001>;
    };
    rockchip-system-monitor {
        compatible = "rockchip,system-monitor";
        rockchip,thermal-zone = "soc-thermal";
    };
    thermal-zones {
        soc-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            sustainable-power = <0x00000834>;
            thermal-sensors = <0x00000043 0x00000000>;
            trips {
                trip-point-0 {
                    temperature = <0x000124f8>;
                    hysteresis = <0x000007d0>;
                    type = "passive";
                };
                trip-point-1 {
                    temperature = <0x00014c08>;
                    hysteresis = <0x000007d0>;
                    type = "passive";
                    phandle = <0x00000044>;
                };
                soc-crit {
                    temperature = <0x0001c138>;
                    hysteresis = <0x000007d0>;
                    type = "critical";
                };
            };
            cooling-maps {
                map0 {
                    trip = <0x00000044>;
                    cooling-device = <0x00000006 0xffffffff 0xffffffff>;
                    contribution = <1024>;
                };
                map1 {
                    trip = <0x00000044>;
                    cooling-device = <0x0000000a 0xffffffff 0xffffffff>;
                    contribution = <1024>;
                };
                map2 {
                    trip = <0x00000044>;
                    cooling-device = <0x0000000c 0xffffffff 0xffffffff>;
                    contribution = <1024>;
                };
                map3 {
                    trip = <0x00000044>;
                    cooling-device = <0x00000045 0xffffffff 0xffffffff>;
                    contribution = <1024>;
                };
            };
        };
        bigcore0-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x00000043 0x00000001>;
        };
        bigcore1-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x00000043 0x00000002>;
        };
        littlecore-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x00000043 0x00000003>;
        };
        center-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x00000043 0x00000004>;
        };
        gpu-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x00000043 0x00000005>;
        };
        npu-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x00000043 0x00000006>;
        };
    };
    timer {
        compatible = "arm,armv8-timer";
        interrupts = <GIC_PPI 0x0000000d 0x00000f04 0x00000001 0x0000000e 0x00000f04 0x00000001 0x0000000b 0x00000f04 0x00000001 0x0000000a 0x00000f04>;
    };
    sram@10f000 {
        compatible = "mmio-sram";
        reg = <0x00000000 0x0010f000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x00000000 0x0010f000 0x00000100>;
        sram@0 {
            compatible = "arm,scmi-shmem";
            reg = <0x00000000 0x00000100>;
            phandle = <0x00000036>;
        };
    };
    gpu@fb000000 {
        compatible = "arm,mali-bifrost";
        reg = <0x0 0xfb000000 0x0 0x200000>;
        interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "GPU", "MMU", "JOB";
        clocks = <&scmi_clk SCMI_CLK_GPU>, <&cru CLK_GPU_COREGROUP>,
			 <&cru CLK_GPU_STACKS>, <&cru CLK_GPU>;
		clock-names = "clk_mali", "clk_gpu_coregroup",
			      "clk_gpu_stacks", "clk_gpu";
        assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
        assigned-clock-rates = <200000000>;
        power-domains = <&power RK3588_PD_GPU>;
        operating-points-v2 = <&gpu_opp_table>;
        #cooling-cells = <2>;
        dynamic-power-coefficient = <2982>;
        upthreshold = <30>;
        downdifferential = <10>;
        status = "okay";
        mali-supply = <&vdd_gpu_s0>;
        mem-supply = <&vdd_gpu_mem_s0>;
        phandle = <0x00000045>;
    };
    gpu-opp-table {
        compatible = "operating-points-v2";
        rockchip,pvtm-voltage-sel = <0x00000000 0x0000032f 0x00000000 0x00000330 0x00000343 0x00000001 0x00000344 0x0000035c 0x00000002 0x0000035d 0x00000375 0x00000003 0x00000376 0x0000038e 0x00000004 0x0000038f 0x0000270f 0x00000005>;
        rockchip,pvtm-pvtpll;
        rockchip,pvtm-offset = <0x0000001c>;
        rockchip,pvtm-sample-time = <0x0000044c>;
        rockchip,pvtm-freq = <0x000c3500>;
        rockchip,pvtm-volt = <0x000b71b0>;
        rockchip,pvtm-ref-temp = <0x00000019>;
        rockchip,pvtm-temp-prop = <0xffffff79 0xffffff79>;
        rockchip,pvtm-thermal-zone = "gpu-thermal";
        clocks = <&cru 0x00000114>;
        clock-names = "clk";
        rockchip,grf = <0x00000049>;
        volt-mem-read-margin = <0x000d0bd8 0x00000001 0x000bac48 0x00000002 0x000a4cb8 0x00000003 0x00078d98 0x00000004>;
        low-volt-mem-read-margin = <0x00000004>;
        intermediate-threshold-freq = <0x00061a80>;
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00002710>;
        rockchip,low-temp-min-volt = <0x000b71b0>;
        rockchip,high-temp = <0x00014c08>;
        rockchip,high-temp-max-freq = <0x000c3500>;
        phandle = <0x00000047>;
        opp-300000000 {
            opp-hz = <0x00000000 0x11e1a300>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-400000000 {
            opp-hz = <0x00000000 400000000>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-600000000 {
            opp-hz = <0x00000000 600000000>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-700000000 {
            opp-hz = <0x00000000 0x29b92700>;
            opp-microvolt = <0x000aae60 0x000aae60 0x000cf850 0x000aae60 0x000aae60 0x000cf850>;
            opp-microvolt-L2 = <0x000a7d8c 0x000a7d8c 0x000cf850 0x000a7d8c 0x000a7d8c 0x000cf850>;
            opp-microvolt-L3 = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
            opp-microvolt-L4 = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
            opp-microvolt-L5 = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-800000000 {
            opp-hz = <0x00000000 800000000>;
            opp-microvolt = <0x000b71b0 0x000b71b0 0x000cf850 0x000b71b0 0x000b71b0 0x000cf850>;
            opp-microvolt-L1 = <0x000b40dc 0x000b40dc 0x000cf850 0x000b40dc 0x000b40dc 0x000cf850>;
            opp-microvolt-L2 = <0x000b1008 0x000b1008 0x000cf850 0x000b1008 0x000b1008 0x000cf850>;
            opp-microvolt-L3 = <0x000adf34 0x000adf34 0x000cf850 0x000adf34 0x000adf34 0x000cf850>;
            opp-microvolt-L4 = <0x000aae60 0x000aae60 0x000cf850 0x000aae60 0x000aae60 0x000cf850>;
            opp-microvolt-L5 = <0x000aae60 0x000aae60 0x000cf850 0x000aae60 0x000aae60 0x000cf850>;
        };
        opp-900000000 {
            opp-hz = <0x00000000 0x35a4e900>;
            opp-microvolt = <0x000c3500 0x000c3500 0x000cf850 0x000c3500 0x000c3500 0x000cf850>;
            opp-microvolt-L1 = <0x000c042c 0x000c042c 0x000cf850 0x000c042c 0x000c042c 0x000cf850>;
            opp-microvolt-L2 = <0x000bd358 0x000bd358 0x000cf850 0x000bd358 0x000bd358 0x000cf850>;
            opp-microvolt-L3 = <0x000ba284 0x000ba284 0x000cf850 0x000ba284 0x000ba284 0x000cf850>;
            opp-microvolt-L4 = <0x000b71b0 0x000b71b0 0x000cf850 0x000b71b0 0x000b71b0 0x000cf850>;
            opp-microvolt-L5 = <0x000b40dc 0x000b40dc 0x000cf850 0x000b40dc 0x000b40dc 0x000cf850>;
        };
    };
    usbdrd3_0: usbdrd3_0 {
        compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
        clocks = <&cru REF_CLK_USB3OTG0>, <&cru SUSPEND_CLK_USB3OTG0>,
			 <&cru ACLK_USB3OTG0>;
        clock-names = "ref", "suspend", "bus";
        #address-cells = <2>;
        #size-cells = <2>;
        ranges;
        status = "okay";
        usbdrd_dwc3_0: usb@fc000000 {
            compatible = "snps,dwc3";
            reg = <0x0 0xfc000000 0x0 0x400000>;
            interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&power RK3588_PD_USB>;
            resets = <&cru SRST_A_USB3OTG0>;
            reset-names = "usb3-otg";
            dr_mode = "otg";
            phys = <0x0000004a 0x0000004b>;
            phy-names = "usb2-phy", "usb3-phy";
            phy_type = "utmi_wide";
            snps,dis_enblslpm_quirk;
            snps,dis-u1-entry-quirk;
            snps,dis-u2-entry-quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            quirk-skip-phy-init;
            status = "okay";
            usb-role-switch;
            port {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                dwc3_0_role_switch: endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x0000004c>;
                    phandle = <0x00000122>;
                };
            };
        };
    };
    usb@fc800000 {
        compatible = "generic-ehci";
        reg = <0x00000000 0xfc800000 0x00000000 0x00040000>;
        interrupts = <GIC_SPI 0x000000d7 0x00000004>;
        clocks = <&cru 0x0000019d 0x00000002 0x0000019e 0x0000004d>;
        clock-names = "usbhost", "arbiter", "utmi";
        phys = <0x0000004e>;
        phy-names = "usb2-phy";
        power-domains = <&power 0x0000001f>;
        status = "okay";
    };
    usb@fc840000 {
        compatible = "generic-ohci";
        reg = <0x00000000 0xfc840000 0x00000000 0x00040000>;
        interrupts = <GIC_SPI 0x000000d8 0x00000004>;
        clocks = <&cru 0x0000019d 0x00000002 0x0000019e 0x0000004d>;
        clock-names = "usbhost", "arbiter", "utmi";
        phys = <0x0000004e>;
        phy-names = "usb2-phy";
        power-domains = <&power 0x0000001f>;
        status = "okay";
    };
    usb@fc880000 {
        compatible = "generic-ehci";
        reg = <0x00000000 0xfc880000 0x00000000 0x00040000>;
        interrupts = <GIC_SPI 0x000000da 0x00000004>;
        clocks = <&cru 0x0000019f 0x00000002 0x000001a0 0x0000004f>;
        clock-names = "usbhost", "arbiter", "utmi";
        phys = <0x00000050>;
        phy-names = "usb2-phy";
        power-domains = <&power 0x0000001f>;
        status = "okay";
    };
    usb@fc8c0000 {
        compatible = "generic-ohci";
        reg = <0x00000000 0xfc8c0000 0x00000000 0x00040000>;
        interrupts = <GIC_SPI 0x000000db 0x00000004>;
        clocks = <&cru 0x0000019f 0x00000002 0x000001a0 0x0000004f>;
        clock-names = "usbhost", "arbiter", "utmi";
        phys = <0x00000050>;
        phy-names = "usb2-phy";
        power-domains = <&power 0x0000001f>;
        status = "okay";
    };
    usbhost3_0 {
        compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
        clocks = <&cru 0x00000179 0x00000002 0x00000178 0x00000002 0x00000177 0x00000002 0x0000017a 0x00000002 0x00000166 0x00000002 0x00000181>;
        clock-names = "ref", "suspend", "bus", "utmi", "php", "pipe";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        status = "okay";
        usb@fcd00000 {
            compatible = "snps,dwc3";
            reg = <0x00000000 0xfcd00000 0x00000000 0x00400000>;
            interrupts = <GIC_SPI 0x000000de 0x00000004>;
            resets = <0x00000002 0x00000237>;
            reset-names = "usb3-host";
            dr_mode = "host";
            phys = <0x00000051 0x00000004>;
            phy-names = "usb3-phy";
            phy_type = "utmi_wide";
            snps,dis_enblslpm_quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            snps,dis_rxdet_inp3_quirk;
            status = "okay";
        };
    };
    syscon@fd588000 {
        compatible = "rockchip,rk3588-pmu0-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfd588000 0x00000000 0x00002000>;
        reboot-mode {
            compatible = "syscon-reboot-mode";
            offset = <0x00000080>;
            mode-bootloader = <0x5242c301>;
            mode-charge = <0x5242c30b>;
            mode-fastboot = <0x5242c309>;
            mode-loader = <0x5242c301>;
            mode-normal = <0x5242c300>;
            mode-recovery = <0x5242c303>;
            mode-ums = <0x5242c30c>;
            mode-panic = <0x5242c307>;
            mode-watchdog = <0x5242c308>;
        };
    };
    syscon@fd58a000 {
        compatible = "rockchip,rk3588-pmu1-grf", "syscon";
        reg = <0x00000000 0xfd58a000 0x00000000 0x00002000>;
        phandle = <0x000000e1>;
    };
    sys_grf: syscon@fd58c000 {
        compatible = "rockchip,rk3588-sys-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfd58c000 0x00000000 0x00001000>;
        phandle = <0x000000ad>;
        rgb {
            compatible = "rockchip,rk3588-rgb";
            pinctrl-names = "default";
            pinctrl-0 = <&bt1120_pins>;
            status = "disabled";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    endpoint@2 {
                        reg = <0x00000002>;
                        remote-endpoint = <0x00000031>;
                        status = "disabled";
                        phandle = <0x000000cc>;
                    };
                };
            };
        };
    };
    bigcore0_grf: syscon@fd590000 {
        compatible = "rockchip,rk3588-bigcore0-grf", "syscon";
        reg = <0x00000000 0xfd590000 0x00000000 0x00000100>;
        phandle = <0x00000020>;
    };
    bigcore1_grf: syscon@fd592000 {
        compatible = "rockchip,rk3588-bigcore1-grf", "syscon";
        reg = <0x00000000 0xfd592000 0x00000000 0x00000100>;
        phandle = <0x00000021>;
    };
    litcore_grf: syscon@fd594000 {
        compatible = "rockchip,rk3588-litcore-grf", "syscon";
        reg = <0x00000000 0xfd594000 0x00000000 0x00000100>;
        phandle = <0x0000001f>;
    };
    dsu_grf: syscon@fd598000 {
        compatible = "rockchip,rk3588-dsu-grf", "syscon";
        reg = <0x00000000 0xfd598000 0x00000000 0x00000100>;
    };
    gpu_grf: syscon@fd5a0000 {
        compatible = "rockchip,rk3588-gpu-grf", "syscon";
        reg = <0x00000000 0xfd5a0000 0x00000000 0x00000100>;
        phandle = <0x00000049>;
    };
    npu_grf: syscon@fd5a2000 {
        compatible = "rockchip,rk3588-npu-grf", "syscon";
        reg = <0x00000000 0xfd5a2000 0x00000000 0x00000100>;
        phandle = <0x00000093>;
    };
    vop_grf: syscon@fd5a4000 {
        compatible = "rockchip,rk3588-vop-grf", "syscon";
        reg = <0x00000000 0xfd5a4000 0x00000000 0x00002000>;
        phandle = <0x000000b3>;
    };
    vo0_grf: syscon@fd5a6000 {
        compatible = "rockchip,rk3588-vo-grf", "syscon";
        reg = <0x00000000 0xfd5a6000 0x00000000 0x00002000>;
        clocks = <0x00000053>;
        phandle = <0x0000015e>;
    };
    vo1_grf: syscon@fd5a8000 {
        compatible = "rockchip,rk3588-vo-grf", "syscon";
        reg = <0x00000000 0xfd5a8000 0x00000000 0x00000100>;
        clocks = <0x00000054>;
        phandle = <0x000000b4>;
    };
    usb_grf: syscon@fd5ac000 {
        compatible = "rockchip,rk3588-usb-grf", "syscon";
        reg = <0x00000000 0xfd5ac000 0x00000000 0x00004000>;
        phandle = <0x00000055>;
    };
    php_grf: syscon@fd5b0000 {
        compatible = "rockchip,rk3588-php-grf", "syscon";
        reg = <0x00000000 0xfd5b0000 0x00000000 0x00001000>;
        phandle = <0x00000058>;
    };
    mipidphy0_grf: syscon@fd5b4000 {
        compatible = "rockchip,mipi-dphy-grf", "syscon";
        reg = <0x00000000 0xfd5b4000 0x00000000 0x00001000>;
        phandle = <0x00000164>;
    };
    mipidphy1_grf: syscon@fd5b5000 {
        compatible = "rockchip,mipi-dphy-grf", "syscon";
        reg = <0x00000000 0xfd5b5000 0x00000000 0x00001000>;
        phandle = <0x0000019e>;
    };
    pipe_phy0_grf: syscon@fd5bc000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x00000000 0xfd5bc000 0x00000000 0x00000100>;
        phandle = <0x00000165>;
    };
    pipe_phy2_grf: syscon@fd5c4000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x00000000 0xfd5c4000 0x00000000 0x00000100>;
        phandle = <0x00000167>;
    };
    usbdpphy0_grf: syscon@fd5c8000 {
        compatible = "rockchip,rk3588-usbdpphy-grf", "syscon";
        reg = <0x00000000 0xfd5c8000 0x00000000 0x00004000>;
        phandle = <0x0000015d>;
    };
    usb2phy0_grf: syscon@fd5d0000 {
        compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfd5d0000 0x00000000 0x00004000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        phandle = <0x0000015c>;
        u2phy0: usb2-phy@0 {
            compatible = "rockchip,rk3588-usb2phy";
            reg = <0x00000000 0x00000010>;
            interrupts = <GIC_SPI 0x00000189 0x00000004>;
            resets = <0x00000002 0x000c0047 0x00000002 0x00000488>;
            reset-names = "phy", "apb";
            clocks = <&cru 0x000002b5>;
            clock-names = "phyclk";
            clock-output-names = "usb480m_phy0";
            #clock-cells = <0x00000000>;
            rockchip,usbctrl-grf = <0x00000055>;
            status = "okay";
            phandle = <0x0000015f>;
            u2phy0_otg:otg-port {
                #phy-cells = <0x00000000>;
                status = "okay";
                vbus-supply = <&vcc5v0_otg>;
                phandle = <0x0000004a>;
            };
        };
    };
    usb2phy2_grf: syscon@fd5d8000 {
        compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfd5d8000 0x00000000 0x00004000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        u2phy2: usb2-phy@8000 {
            compatible = "rockchip,rk3588-usb2phy";
            reg = <0x00008000 0x00000010>;
            interrupts = <GIC_SPI 0x00000187 0x00000004>;
            resets = <0x00000002 0x000c0049 0x00000002 0x0000048a>;
            reset-names = "phy", "apb";
            clocks = <&cru 0x000002b5>;
            clock-names = "phyclk";
            clock-output-names = "usb480m_phy2";
            #clock-cells = <0x00000000>;
            status = "okay";
            phandle = <0x0000004d>;
            u2phy2_host: host-port {
                #phy-cells = <0x00000000>;
                status = "okay";
                phy-supply = <&vcc5v0_host>;
                phandle = <0x0000004e>;
            };
        };
    };
    usb2phy3_grf: syscon@fd5dc000 {
        compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfd5dc000 0x00000000 0x00004000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        u2phy3: usb2-phy@c000 {
            compatible = "rockchip,rk3588-usb2phy";
            reg = <0x0000c000 0x00000010>;
            interrupts = <GIC_SPI 0x00000188 0x00000004>;
            resets = <0x00000002 0x000c004a 0x00000002 0x0000048b>;
            reset-names = "phy", "apb";
            clocks = <&cru 0x000002b5>;
            clock-names = "phyclk";
            clock-output-names = "usb480m_phy3";
            #clock-cells = <0x00000000>;
            status = "okay";
            phandle = <0x0000004f>;
            u2phy3_host: host-port {
                #phy-cells = <0x00000000>;
                status = "okay";
                phy-supply = <&vcc5v0_host>;
                phandle = <0x00000050>;
            };
        };
    };
    hdptxphy0_grf: syscon@fd5e0000 {
        compatible = "rockchip,rk3588-hdptxphy-grf", "syscon";
        reg = <0x00000000 0xfd5e0000 0x00000000 0x00000100>;
        phandle = <0x0000015b>;
    };
    mipidcphy0_grf: syscon@fd5e8000 {
        compatible = "rockchip,mipi-dcphy-grf", "syscon";
        reg = <0x00000000 0xfd5e8000 0x00000000 0x00004000>;
        phandle = <0x00000162>;
    };
    mipidcphy1_grf: syscon@fd5ec000 {
        compatible = "rockchip,mipi-dcphy-grf", "syscon";
        reg = <0x00000000 0xfd5ec000 0x00000000 0x00004000>;
        phandle = <0x00000163>;
    };
    ioc: syscon@fd5f0000 {
        compatible = "rockchip,rk3588-ioc", "syscon";
        reg = <0x00000000 0xfd5f0000 0x00000000 0x00010000>;
        phandle = <0x00000168>;
    };
    sram@fd601000 {
        compatible = "mmio-sram";
        reg = <0x0 0xfd601000 0x0 0xef000>;
        #address-cells = <1>;
        #size-cells = <1>;
        ranges = <0 0 0xfd601000 0xef000>;
        rkvdec0_sram: rkvdec-sram@0 {
            reg = <0x0 0x78000>;
            phandle = <0x000000a4>;
        };
        rkvdec1_sram: rkvdec-sram@78000 {
            reg = <0x78000 0x77000>;
            phandle = <0x000000a6>;
        };
    };
    clock-controller@fd7c0000 {
        compatible = "rockchip,rk3588-cru";
        rockchip,grf = <&php_grf>;
        reg = <0x00000000 0xfd7c0000 0x00000000 0x0005c000>;
        #clock-cells = <0x00000001>;
        #reset-cells = <0x00000001>;
        assigned-clocks = <&cru 0x00000009 0x00000002 0x00000008 0x00000002 0x00000007 0x00000002 0x000000d8 0x00000002 0x000000da 0x00000002 0x000000d9 0x00000002 0x0000010e 0x00000002 0x0000010f 0x00000002 0x00000110 0x00000002 0x00000299 0x00000002 0x0000029a 0x00000002 0x00000270 0x00000002 0x0000007b 0x00000002 0x000000ec 0x00000002 0x00000114>;
        assigned-clock-rates = <100000000 850000000 1188000000 702000000 400000000 500000000 800000000 100000000 400000000 100000000 200000000 500000000 375000000 150000000 200000000>;
        phandle = <0x00000002>;
    };
    i2c0: i2c@fd880000 {
        compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfd880000 0x00000000 0x00001000>;
        clocks = <&cru 0x00000287 0x00000002 0x00000286>;
        clock-names = "i2c", "pclk";
        interrupts = <GIC_SPI 0x0000013d 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <&i2c0m2_xfer>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";
        vdd_cpu_big0_s0: vdd_cpu_big0_mem_s0: rk8602@42 {
            compatible = "rockchip,rk8602";
            reg = <0x00000042>;
            vin-supply = <&vcc5v0_sys>;
            regulator-compatible = "rk860x-reg";
            regulator-name = "vdd_cpu_big0_s0";
            regulator-min-microvolt = <550000>;
            regulator-max-microvolt = <0x00100590>;
            regulator-ramp-delay = <2300>;
            rockchip,suspend-voltage-selector = <0x00000001>;
            regulator-boot-on;
            regulator-always-on;
            phandle = <0x00000012>;
            regulator-state-mem {
                regulator-off-in-suspend;
            };
        };
        vdd_cpu_big1_s0: vdd_cpu_big1_mem_s0: rk8603@43 {
            compatible = "rockchip,rk8603";
            reg = <0x00000043>;
            vin-supply = <&vcc5v0_sys>;
            regulator-compatible = "rk860x-reg";
            regulator-name = "vdd_cpu_big1_s0";
            regulator-min-microvolt = <550000>;
            regulator-max-microvolt = <0x00100590>;
            regulator-ramp-delay = <2300>;
            rockchip,suspend-voltage-selector = <0x00000001>;
            regulator-boot-on;
            regulator-always-on;
            phandle = <0x00000016>;
            regulator-state-mem {
                regulator-off-in-suspend;
            };
        };
    };
    uart0: serial@fd890000 {
        compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfd890000 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x0000014b 0x00000004>;
        clocks = <&cru 0x000002ae 0x00000002 0x000002af>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x0000005b 0x00000006 0x0000005b 0x00000007>;
        pinctrl-names = "default";
        pinctrl-0 = <&uart0m2_xfer>;
        status = "okay";
    };
	pmu: power-management@fd8d8000 {
		compatible = "rockchip,rk3588-pmu", "syscon", "simple-mfd";
		reg = <0x0 0xfd8d8000 0x0 0x400>;
		phandle = <0x000000b5>;
		power: power-controller {
			compatible = "rockchip,rk3588-power-controller";
			#power-domain-cells = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
			phandle = <0x00000046>;

			/* These power domains are grouped by VD_NPU */
			power-domain@RK3588_PD_NPU {
				reg = <RK3588_PD_NPU>;
				#address-cells = <1>;
				#size-cells = <0>;

				power-domain@RK3588_PD_NPUTOP {
					reg = <RK3588_PD_NPUTOP>;
					#address-cells = <1>;
					#size-cells = <0>;
					clocks = <&cru HCLK_NPU_ROOT>,
						 <&cru PCLK_NPU_ROOT>,
						 <&cru CLK_NPU_DSU0>,
						 <&cru HCLK_NPU_CM0_ROOT>;
					pm_qos = <&qos_npu0_mwr>,
						 <&qos_npu0_mro>,
						 <&qos_mcu_npu>;

					power-domain@RK3588_PD_NPU1 {
						reg = <RK3588_PD_NPU1>;
						clocks = <&cru HCLK_NPU_ROOT>,
							 <&cru PCLK_NPU_ROOT>,
							 <&cru CLK_NPU_DSU0>;
						pm_qos = <&qos_npu1>;
					};
					power-domain@RK3588_PD_NPU2 {
						reg = <RK3588_PD_NPU2>;
						clocks = <&cru HCLK_NPU_ROOT>,
							 <&cru PCLK_NPU_ROOT>,
							 <&cru CLK_NPU_DSU0>;
						pm_qos = <&qos_npu2>;
					};
				};
			};
			/* These power domains are grouped by VD_GPU */
			power-domain@RK3588_PD_GPU {
				reg = <RK3588_PD_GPU>;
				clocks = <&cru CLK_GPU>,
					 <&cru CLK_GPU_COREGROUP>,
					 <&cru CLK_GPU_STACKS>;
				pm_qos = <&qos_gpu_m0>,
					 <&qos_gpu_m1>,
					 <&qos_gpu_m2>,
					 <&qos_gpu_m3>;
			};
			/* These power domains are grouped by VD_VCODEC */
			power-domain@RK3588_PD_VCODEC {
				reg = <RK3588_PD_VCODEC>;
				#address-cells = <1>;
				#size-cells = <0>;

				power-domain@RK3588_PD_RKVDEC0 {
					reg = <RK3588_PD_RKVDEC0>;
					clocks = <&cru HCLK_RKVDEC0>,
						 <&cru HCLK_VDPU_ROOT>,
						 <&cru ACLK_VDPU_ROOT>,
						 <&cru ACLK_RKVDEC0>,
						 <&cru ACLK_RKVDEC_CCU>;
					pm_qos = <&qos_rkvdec0>;
				};
				power-domain@RK3588_PD_RKVDEC1 {
					reg = <RK3588_PD_RKVDEC1>;
					clocks = <&cru HCLK_RKVDEC1>,
						 <&cru HCLK_VDPU_ROOT>,
						 <&cru ACLK_VDPU_ROOT>,
						 <&cru ACLK_RKVDEC1>;
					pm_qos = <&qos_rkvdec1>;
				};
				power-domain@RK3588_PD_VENC0 {
					reg = <RK3588_PD_VENC0>;
					#address-cells = <1>;
					#size-cells = <0>;
					clocks = <&cru HCLK_RKVENC0>,
						 <&cru ACLK_RKVENC0>;
					pm_qos = <&qos_rkvenc0_m0ro>,
						 <&qos_rkvenc0_m1ro>,
						 <&qos_rkvenc0_m2wo>;

					power-domain@RK3588_PD_VENC1 {
						reg = <RK3588_PD_VENC1>;
						clocks = <&cru HCLK_RKVENC1>,
							 <&cru HCLK_RKVENC0>,
							 <&cru ACLK_RKVENC0>,
							 <&cru ACLK_RKVENC1>;
						pm_qos = <&qos_rkvenc1_m0ro>,
							 <&qos_rkvenc1_m1ro>,
							 <&qos_rkvenc1_m2wo>;
					};
				};
			};
			/* These power domains are grouped by VD_LOGIC */
			power-domain@RK3588_PD_VDPU {
				reg = <RK3588_PD_VDPU>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&cru HCLK_VDPU_ROOT>,
					 <&cru ACLK_VDPU_LOW_ROOT>,
					 <&cru ACLK_VDPU_ROOT>,
					 <&cru ACLK_JPEG_DECODER_ROOT>,
					 <&cru ACLK_IEP2P0>,
					 <&cru HCLK_IEP2P0>,
					 <&cru ACLK_JPEG_ENCODER0>,
					 <&cru HCLK_JPEG_ENCODER0>,
					 <&cru ACLK_JPEG_ENCODER1>,
					 <&cru HCLK_JPEG_ENCODER1>,
					 <&cru ACLK_JPEG_ENCODER2>,
					 <&cru HCLK_JPEG_ENCODER2>,
					 <&cru ACLK_JPEG_ENCODER3>,
					 <&cru HCLK_JPEG_ENCODER3>,
					 <&cru ACLK_JPEG_DECODER>,
					 <&cru HCLK_JPEG_DECODER>,
					 <&cru ACLK_RGA2>,
					 <&cru HCLK_RGA2>;
				pm_qos = <&qos_iep>,
					 <&qos_jpeg_dec>,
					 <&qos_jpeg_enc0>,
					 <&qos_jpeg_enc1>,
					 <&qos_jpeg_enc2>,
					 <&qos_jpeg_enc3>,
					 <&qos_rga2_mro>,
					 <&qos_rga2_mwo>;

				power-domain@RK3588_PD_AV1 {
					reg = <RK3588_PD_AV1>;
					clocks = <&cru PCLK_AV1>,
						 <&cru ACLK_AV1>,
						 <&cru HCLK_VDPU_ROOT>;
					pm_qos = <&qos_av1>;
				};
				power-domain@RK3588_PD_RKVDEC0 {
					reg = <RK3588_PD_RKVDEC0>;
					clocks = <&cru HCLK_RKVDEC0>,
						 <&cru HCLK_VDPU_ROOT>,
						 <&cru ACLK_VDPU_ROOT>,
						 <&cru ACLK_RKVDEC0>;
					pm_qos = <&qos_rkvdec0>;
				};
				power-domain@RK3588_PD_RKVDEC1 {
					reg = <RK3588_PD_RKVDEC1>;
					clocks = <&cru HCLK_RKVDEC1>,
						 <&cru HCLK_VDPU_ROOT>,
						 <&cru ACLK_VDPU_ROOT>;
					pm_qos = <&qos_rkvdec1>;
				};
				power-domain@RK3588_PD_RGA30 {
					reg = <RK3588_PD_RGA30>;
					clocks = <&cru ACLK_RGA3_0>,
						 <&cru HCLK_RGA3_0>;
					pm_qos = <&qos_rga3_0>;
				};
			};
			power-domain@RK3588_PD_VOP {
				reg = <RK3588_PD_VOP>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&cru PCLK_VOP_ROOT>,
					 <&cru HCLK_VOP_ROOT>,
					 <&cru ACLK_VOP>;
				pm_qos = <&qos_vop_m0>,
					 <&qos_vop_m1>;

				power-domain@RK3588_PD_VO0 {
					reg = <RK3588_PD_VO0>;
					clocks = <&cru PCLK_VO0_ROOT>,
						 <&cru PCLK_VO0_S_ROOT>,
						 <&cru HCLK_VO0_S_ROOT>,
						 <&cru ACLK_VO0_ROOT>,
						 <&cru HCLK_HDCP0>,
						 <&cru ACLK_HDCP0>,
						 <&cru HCLK_VOP_ROOT>;
					pm_qos = <&qos_hdcp0>;
				};
			};
			power-domain@RK3588_PD_VO1 {
				reg = <RK3588_PD_VO1>;
				clocks = <&cru PCLK_VO1_ROOT>,
					 <&cru PCLK_VO1_S_ROOT>,
					 <&cru HCLK_VO1_S_ROOT>,
					 <&cru HCLK_HDCP1>,
					 <&cru ACLK_HDCP1>,
					 <&cru ACLK_HDMIRX_ROOT>,
					 <&cru HCLK_VO1USB_TOP_ROOT>;
				pm_qos = <&qos_hdcp1>,
					 <&qos_hdmirx>;
			};
			power-domain@RK3588_PD_VI {
				reg = <RK3588_PD_VI>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&cru HCLK_VI_ROOT>,
					 <&cru PCLK_VI_ROOT>,
					 <&cru HCLK_ISP0>,
					 <&cru ACLK_ISP0>,
					 <&cru HCLK_VICAP>,
					 <&cru ACLK_VICAP>;
				pm_qos = <&qos_isp0_mro>,
					 <&qos_isp0_mwo>,
					 <&qos_vicap_m0>,
					 <&qos_vicap_m1>;

				power-domain@RK3588_PD_ISP1 {
					reg = <RK3588_PD_ISP1>;
					clocks = <&cru HCLK_ISP1>,
						 <&cru ACLK_ISP1>,
						 <&cru HCLK_VI_ROOT>,
						 <&cru PCLK_VI_ROOT>;
					pm_qos = <&qos_isp1_mwo>,
						 <&qos_isp1_mro>;
				};
				power-domain@RK3588_PD_FEC {
					reg = <RK3588_PD_FEC>;
					clocks = <&cru HCLK_FISHEYE0>,
						 <&cru ACLK_FISHEYE0>,
						 <&cru HCLK_FISHEYE1>,
						 <&cru ACLK_FISHEYE1>,
						 <&cru PCLK_VI_ROOT>;
					pm_qos = <&qos_fisheye0>,
						 <&qos_fisheye1>;
				};
			};
			power-domain@RK3588_PD_RGA31 {
				reg = <RK3588_PD_RGA31>;
				clocks = <&cru HCLK_RGA3_1>,
					 <&cru ACLK_RGA3_1>;
				pm_qos = <&qos_rga3_1>;
			};
			power-domain@RK3588_PD_USB {
				reg = <RK3588_PD_USB>;
				clocks = <&cru PCLK_PHP_ROOT>,
					 <&cru ACLK_USB3OTG0>,
					 <&cru ACLK_USB3OTG1>,
					 <&cru HCLK_HOST0>,
					 <&cru HCLK_HOST_ARB0>,
					 <&cru HCLK_HOST1>,
					 <&cru HCLK_HOST_ARB1>;
				pm_qos = <&qos_usb3_0>,
					 <&qos_usb3_1>,
					 <&qos_usb2host_0>,
					 <&qos_usb2host_1>;
			};
			power-domain@RK3588_PD_GMAC {
				reg = <RK3588_PD_GMAC>;
				clocks = <&cru PCLK_PHP_ROOT>,
					 <&cru ACLK_PCIE_ROOT>,
					 <&cru ACLK_PHP_ROOT>;
			};
			power-domain@RK3588_PD_PCIE {
				reg = <RK3588_PD_PCIE>;
				clocks = <&cru PCLK_PHP_ROOT>,
					 <&cru ACLK_PCIE_ROOT>,
					 <&cru ACLK_PHP_ROOT>;
			};
			power-domain@RK3588_PD_SDIO {
				reg = <RK3588_PD_SDIO>;
				clocks = <&cru HCLK_SDIO>,
					 <&cru HCLK_NVM_ROOT>;
				pm_qos = <&qos_sdio>;
			};
			power-domain@RK3588_PD_AUDIO {
				reg = <RK3588_PD_AUDIO>;
				clocks = <&cru HCLK_AUDIO_ROOT>,
					 <&cru PCLK_AUDIO_ROOT>;
			};
			power-domain@RK3588_PD_SDMMC {
				reg = <RK3588_PD_SDMMC>;
				pm_qos = <&qos_sdmmc>;
			};
		};
	};
    pvtm@fda40000 {
        compatible = "rockchip,rk3588-bigcore0-pvtm";
        reg = <0x00000000 0xfda40000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@0 {
            reg = <0x00000000>;
            clocks = <&cru 0x000002c6 0x00000002 0x00000015>;
            clock-names = "clk", "pclk";
        };
    };
    pvtm@fda50000 {
        compatible = "rockchip,rk3588-bigcore1-pvtm";
        reg = <0x00000000 0xfda50000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@1 {
            reg = <0x00000001>;
            clocks = <&cru 0x000002c8 0x00000002 0x00000017>;
            clock-names = "clk", "pclk";
        };
    };
    pvtm@fda60000 {
        compatible = "rockchip,rk3588-litcore-pvtm";
        reg = <0x00000000 0xfda60000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@2 {
            reg = <0x00000002>;
            clocks = <&cru 0x000002ca 0x00000002 0x0000001b>;
            clock-names = "clk", "pclk";
        };
    };
    pvtm@fdaf0000 {
        compatible = "rockchip,rk3588-npu-pvtm";
        reg = <0x00000000 0xfdaf0000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@3 {
            reg = <0x00000003>;
            clocks = <&cru 0x0000012b 0x00000002 0x00000129>;
            clock-names = "clk", "pclk";
            resets = <0x00000002 0x000001de 0x00000002 0x000001dc>;
            reset-names = "rts", "rst-p";
        };
    };
    pvtm@fdb30000 {
        compatible = "rockchip,rk3588-gpu-pvtm";
        reg = <0x00000000 0xfdb30000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@4 {
            reg = <0x00000004>;
            clocks = <&cru 0x00000118>;
            clock-names = "clk";
            resets = <0x00000002 0x00000430 0x00000002 0x0000042f>;
            reset-names = "rts", "rst-p";
        };
    };
    rknpu: npu@fdab0000 {
        compatible = "rockchip,rk3588-rknpu";
        reg = <0x0 0xfdab0000 0x0 0x10000>,
		      <0x0 0xfdac0000 0x0 0x10000>,
		      <0x0 0xfdad0000 0x0 0x10000>;
        interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "npu0_irq", "npu1_irq", "npu2_irq";
        clocks = <&scmi_clk SCMI_CLK_NPU>, <&cru ACLK_NPU0>,
			 <&cru ACLK_NPU1>, <&cru ACLK_NPU2>,
			 <&cru HCLK_NPU0>, <&cru HCLK_NPU1>,
			 <&cru HCLK_NPU2>, <&cru PCLK_NPU_ROOT>;
        clock-names = "clk_npu", "aclk0",
			      "aclk1", "aclk2",
			      "hclk0", "hclk1",
			      "hclk2", "pclk";
        assigned-clocks = <&scmi_clk SCMI_CLK_NPU>;
        assigned-clock-rates = <200000000>;
        resets = <&cru SRST_A_RKNN0>, <&cru SRST_A_RKNN1>, <&cru SRST_A_RKNN2>,
			 <&cru SRST_H_RKNN0>, <&cru SRST_H_RKNN1>, <&cru SRST_H_RKNN2>;
        reset-names = "srst_a0", "srst_a1", "srst_a2",
			      "srst_h0", "srst_h1", "srst_h2";
        power-domains = <&power RK3588_PD_NPUTOP>,
				<&power RK3588_PD_NPU1>,
				<&power RK3588_PD_NPU2>;
        power-domain-names = "npu0", "npu1", "npu2";
        operating-points-v2 = <&npu_opp_table>;
        iommus = <&rknpu_mmu>;
        status = "okay";
        rknpu-supply = <&vdd_npu_s0>;
        mem-supply = <&vdd_npu_mem_s0>;
    };
    npu_opp_table: npu-opp-table {
        compatible = "operating-points-v2";
        rockchip,pvtm-voltage-sel = <0x00000000 0x0000032f 0x00000000 0x00000330 0x00000343 0x00000001 0x00000344 0x0000035c 0x00000002 0x0000035d 0x00000375 0x00000003 0x00000376 0x0000038e 0x00000004 0x0000038f 0x0000270f 0x00000005>;
        rockchip,pvtm-pvtpll;
        rockchip,pvtm-offset = <0x00000050>;
        rockchip,pvtm-sample-time = <0x0000044c>;
        rockchip,pvtm-freq = <0x000c3500>;
        rockchip,pvtm-volt = <0x000b71b0>;
        rockchip,pvtm-ref-temp = <0x00000019>;
        rockchip,pvtm-temp-prop = <0xffffff8f 0xffffff8f>;
        rockchip,pvtm-thermal-zone = "npu-thermal";
        clocks = <&cru 0x0000012a>;
        clock-names = "pclk";
        rockchip,grf = <0x00000093>;
        volt-mem-read-margin = <0x000d0bd8 0x00000001 0x000bac48 0x00000002 0x000a4cb8 0x00000003 0x00078d98 0x00000004>;
        low-volt-read-margin = <0x00000004>;
        intermediate-threshold-freq = <0x0007a120>;
        rockchip,init-freq = <0x000f4240>;
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00002710>;
        rockchip,low-temp-min-volt = <0x000b71b0>;
        rockchip,high-temp = <0x00014c08>;
        rockchip,high-temp-max-freq = <0x000c3500>;
        phandle = <0x00000090>;
        opp-300000000 {
            opp-hz = <0x00000000 0x11e1a300>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-400000000 {
            opp-hz = <0x00000000 400000000>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-500000000 {
            opp-hz = <0x00000000 0x1dcd6500>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-600000000 {
            opp-hz = <0x00000000 600000000>;
            opp-microvolt = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-700000000 {
            opp-hz = <0x00000000 0x29b92700>;
            opp-microvolt = <0x000aae60 0x000aae60 0x000cf850 0x000aae60 0x000aae60 0x000cf850>;
            opp-microvolt-L3 = <0x000a7d8c 0x000a7d8c 0x000cf850 0x000a7d8c 0x000a7d8c 0x000cf850>;
            opp-microvolt-L4 = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
            opp-microvolt-L5 = <0x000a4cb8 0x000a4cb8 0x000cf850 0x000a4cb8 0x000a4cb8 0x000cf850>;
        };
        opp-800000000 {
            opp-hz = <0x00000000 800000000>;
            opp-microvolt = <0x000b71b0 0x000b71b0 0x000cf850 0x000b71b0 0x000b71b0 0x000cf850>;
            opp-microvolt-L2 = <0x000b40dc 0x000b40dc 0x000cf850 0x000b40dc 0x000b40dc 0x000cf850>;
            opp-microvolt-L3 = <0x000b1008 0x000b1008 0x000cf850 0x000b1008 0x000b1008 0x000cf850>;
            opp-microvolt-L4 = <0x000adf34 0x000adf34 0x000cf850 0x000adf34 0x000adf34 0x000cf850>;
            opp-microvolt-L5 = <0x000aae60 0x000aae60 0x000cf850 0x000aae60 0x000aae60 0x000cf850>;
        };
        opp-900000000 {
            opp-hz = <0x00000000 0x35a4e900>;
            opp-microvolt = <0x000c3500 0x000c3500 0x000cf850 0x000c3500 0x000c3500 0x000cf850>;
            opp-microvolt-L1 = <0x000c042c 0x000c042c 0x000cf850 0x000c042c 0x000c042c 0x000cf850>;
            opp-microvolt-L2 = <0x000bd358 0x000bd358 0x000cf850 0x000bd358 0x000bd358 0x000cf850>;
            opp-microvolt-L3 = <0x000ba284 0x000ba284 0x000cf850 0x000ba284 0x000ba284 0x000cf850>;
            opp-microvolt-L4 = <0x000b71b0 0x000b71b0 0x000cf850 0x000b71b0 0x000b71b0 0x000cf850>;
            opp-microvolt-L5 = <0x000b40dc 0x000b40dc 0x000cf850 0x000b40dc 0x000b40dc 0x000cf850>;
        };
        opp-1000000000 {
            opp-hz = <0x00000000 1000000000>;
            opp-microvolt = <0x000cf850 0x000cf850 0x000cf850 0x000cf850 0x000cf850 0x000cf850>;
            opp-microvolt-L1 = <0x000cc77c 0x000cc77c 0x000cf850 0x000cc77c 0x000cc77c 0x000cf850>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x000cf850 0x000c96a8 0x000c96a8 0x000cf850>;
            opp-microvolt-L3 = <0x000c65d4 0x000c65d4 0x000cf850 0x000c65d4 0x000c65d4 0x000cf850>;
            opp-microvolt-L4 = <0x000c3500 0x000c3500 0x000cf850 0x000c3500 0x000c3500 0x000cf850>;
            opp-microvolt-L5 = <0x000c042c 0x000c042c 0x000cf850 0x000c042c 0x000c042c 0x000cf850>;
        };
    };
    rknpu_mmu: iommu@fdab9000 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdab9000 0x00000000 0x00000100 0x00000000 0xfdaba000 0x00000000 0x00000100 0x00000000 0xfdaca000 0x00000000 0x00000100 0x00000000 0xfdada000 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x0000006e 0x00000004 0x00000000 0x0000006f 0x00000004 0x00000000 0x00000070 0x00000004>;
        interrupt-names = "npu0_mmu", "npu1_mmu", "npu2_mmu";
        clocks = <&cru 0x0000012d 0x00000002 0x00000122 0x00000002 0x00000124 0x00000002 0x0000012e 0x00000002 0x00000123 0x00000002 0x00000125>;
        clock-names = "aclk0", "aclk1", "aclk2", "iface0", "iface1", "iface2";
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000091>;
    };
    vdpu: vdpu@fdb50400 {
        compatible = "rockchip,vpu-decoder-v2";
        reg = <0x00000000 0xfdb50400 0x00000000 1024>;
        interrupts = <GIC_SPI 0x00000077 0x00000004>;
        interrupt-names = "irq_vdpu";
        clocks = <&cru 0x000001c0 0x00000002 0x000001c1>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000 0x00000000>;
        assigned-clocks = <&cru 0x000001c0>;
        assigned-clock-rates = <594000000>;
        resets = <0x00000002 0x000002c8 0x00000002 0x000002c9>;
        reset-names = "shared_video_a", "shared_video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <0x00000094>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000000>;
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    vdpu_mmu: iommu@fdb50800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdb50800 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000076 0x00000004>;
        interrupt-names = "irq_vdpu_mmu";
        clocks = <&cru 0x000001c0 0x00000002 0x000001c1>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000015>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000094>;
    };
    rga3_core0: rga@fdb60000 {
        compatible = "rockchip,rga3_core0";
        reg = <0x00000000 0xfdb60000 0x00000000 0x00001000>;
        interrupts = <GIC_SPI 0x00000072 0x00000004>;
        interrupt-names = "rga3_core0_irq";
        clocks = <&cru 0x000001ba 0x00000002 0x000001b9 0x00000002 0x000001bb>;
        clock-names = "aclk_rga3_0", "hclk_rga3_0", "clk_rga3_0";
        power-domains = <&power 0x00000016>;
        iommus = <0x00000096>;
        status = "okay";
    };
    rga3_0_mmu: iommu@fdb60f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdb60f00 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x00000072 0x00000004>;
        interrupt-names = "rga3_0_mmu";
        clocks = <&cru 0x000001ba 0x00000002 0x000001b9>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000016>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000096>;
    };
    rga3_core1: rga@fdb70000 {
        compatible = "rockchip,rga3_core1";
        reg = <0x00000000 0xfdb70000 0x00000000 0x00001000>;
        interrupts = <GIC_SPI 0x00000073 0x00000004>;
        interrupt-names = "rga3_core1_irq";
        clocks = <&cru 0x0000018a 0x00000002 0x00000189 0x00000002 0x0000018b>;
        clock-names = "aclk_rga3_1", "hclk_rga3_1", "clk_rga3_1";
        power-domains = <&power 0x0000001e>;
        iommus = <0x00000097>;
        status = "okay";
    };
    rga3_1_mmu: iommu@fdb70f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdb70f00 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x00000073 0x00000004>;
        interrupt-names = "rga3_1_mmu";
        clocks = <&cru 0x0000018a 0x00000002 0x00000189>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x0000001e>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000097>;
    };
    rga2: rga@fdb80000 {
        compatible = "rockchip,rga2_core0";
        reg = <0x00000000 0xfdb80000 0x00000000 0x00001000>;
        interrupts = <GIC_SPI 0x00000074 0x00000004>;
        interrupt-names = "rga2_irq";
        clocks = <&cru 0x000001b7 0x00000002 0x000001b6 0x00000002 0x000001b8>;
        clock-names = "aclk_rga2", "hclk_rga2", "clk_rga2";
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    jpegd: jpegd@fdb90000 {
        compatible = "rockchip,rkv-jpeg-decoder-v1";
        reg = <0x00000000 0xfdb90000 0x00000000 1024>;
        interrupts = <GIC_SPI 0x00000081 0x00000004>;
        interrupt-names = "irq_jpegd";
        clocks = <&cru 0x000001b4 0x00000002 0x000001b5>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <600000000 0x00000000>;
        assigned-clocks = <&cru 0x000001b4>;
        assigned-clock-rates = <600000000>;
        resets = <0x00000002 0x000002d2 0x00000002 0x000002d3>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <0x00000098>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000001>;
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    jpegd_mmu: iommu@fdb90480 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdb90480 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000082 0x00000004>;
        interrupt-names = "irq_jpegd_mmu";
        clocks = <&cru 0x000001b4 0x00000002 0x000001b5>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000015>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000098>;
    };
    jpege0: jpege-core@fdba0000 {
        compatible = "rockchip,vpu-encoder-v2-core";
        reg = <0x00000000 0xfdba0000 0x00000000 1024>;
        interrupts = <GIC_SPI 0x0000007a 0x00000004>;
        interrupt-names = "irq_jpege0";
        clocks = <&cru 0x000001ac 0x00000002 0x000001ad>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000 0x00000000>;
        assigned-clocks = <&cru 0x000001ac>;
        assigned-clock-rates = <594000000>;
        resets = <0x00000002 0x000002ca 0x00000002 0x000002cb>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <0x00000099>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000002>;
        rockchip,ccu = <0x0000009a>;
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    jpege0_mmu: iommu@fdba0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdba0800 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000079 0x00000004>;
        interrupt-names = "irq_jpege0_mmu";
        clocks = <&cru 0x000001ac 0x00000002 0x000001ad>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000015>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000099>;
    };
    jpege1: jpege-core@fdba4000 {
        compatible = "rockchip,vpu-encoder-v2-core";
        reg = <0x00000000 0xfdba4000 0x00000000 1024>;
        interrupts = <GIC_SPI 0x0000007c 0x00000004>;
        interrupt-names = "irq_jpege1";
        clocks = <&cru 0x000001ae 0x00000002 0x000001af>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000 0x00000000>;
        assigned-clocks = <&cru 0x000001ae>;
        assigned-clock-rates = <594000000>;
        resets = <0x00000002 0x000002cc 0x00000002 0x000002cd>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <0x0000009b>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000003>;
        rockchip,ccu = <0x0000009a>;
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    jpege1_mmu: iommu@fdba4800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdba4800 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x0000007b 0x00000004>;
        interrupt-names = "irq_jpege1_mmu";
        clocks = <&cru 0x000001ae 0x00000002 0x000001af>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000015>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x0000009b>;
    };
    jpege2: jpege-core@fdba8000 {
        compatible = "rockchip,vpu-encoder-v2-core";
        reg = <0x00000000 0xfdba8000 0x00000000 1024>;
        interrupts = <GIC_SPI 0x0000007e 0x00000004>;
        interrupt-names = "irq_jpege2";
        clocks = <&cru 0x000001b0 0x00000002 0x000001b1>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000 0x00000000>;
        assigned-clocks = <&cru 0x000001b0>;
        assigned-clock-rates = <594000000>;
        resets = <0x00000002 0x000002ce 0x00000002 0x000002cf>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <0x0000009c>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000004>;
        rockchip,ccu = <0x0000009a>;
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    jpege2_mmu: iommu@fdba8800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdba8800 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x0000007d 0x00000004>;
        interrupt-names = "irq_jpege2_mmu";
        clocks = <&cru 0x000001b0 0x00000002 0x000001b1>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000015>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x0000009c>;
    };
    jpege3: jpege3: jpege-core@fdbac000 {
        compatible = "rockchip,vpu-encoder-v2-core";
        reg = <0x00000000 0xfdbac000 0x00000000 1024>;
        interrupts = <GIC_SPI 0x00000080 0x00000004>;
        interrupt-names = "irq_jpege3";
        clocks = <&cru 0x000001b2 0x00000002 0x000001b3>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000 0x00000000>;
        assigned-clocks = <&cru 0x000001b2>;
        assigned-clock-rates = <594000000>;
        resets = <0x00000002 0x000002d0 0x00000002 0x000002d1>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <&jpege3_mmu>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000005>;
        rockchip,ccu = <0x0000009a>;
        power-domains = <&power 0x00000015>;
        status = "okay";
    };
    jpege3_mmu: iommu@fdbac800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdbac800 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x0000007f 0x00000004>;
        interrupt-names = "irq_jpege3_mmu";
        clocks = <&cru 0x000001b2 0x00000002 0x000001b3>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x00000015>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x0000009d>;
    };
    iep: iep@fdbb0000 {
        compatible = "rockchip,iep-v2";
        reg = <0x00000000 0xfdbb0000 0x00000000 0x00000500>;
        interrupts = <GIC_SPI 0x00000075 0x00000004>;
        interrupt-names = "irq_iep";
        clocks = <&cru 0x000001aa 0x00000002 0x000001a9 0x00000002 0x000001ab>;
        clock-names = "aclk", "hclk", "sclk";
        resets = <0x00000002 0x000002d5 0x00000002 0x000002d4 0x00000002 0x000002d6>;
        reset-names = "rst_a", "rst_h", "rst_s";
        rockchip,skip-pmu-idle-request;
        power-domains = <&power 0x00000015>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x00000006>;
        iommus = <0x0000009e>;
        status = "okay";
    };
    iep_mmu: iommu@fdbb0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdbb0800 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x00000075 0x00000004>;
        interrupt-names = "irq_iep_mmu";
        clocks = <&cru 0x000001aa 0x00000002 0x000001a9>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x00000000>;
        power-domains = <&power 0x00000015>;
        status = "okay";
        phandle = <0x0000009e>;
    };
    rkvenc0: rkvenc-core@fdbd0000 {
        compatible = "rockchip,rkv-encoder-v2-core";
        reg = <0x00000000 0xfdbd0000 0x00000000 0x00006000>;
        interrupts = <GIC_SPI 0x00000065 0x00000004>;
        interrupt-names = "irq_rkvenc0";
        clocks = <&cru 0x000001c5 0x00000002 0x000001c4 0x00000002 0x000001c6>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
        rockchip,normal-rates = <600000000 0x00000000 800000000>;
        assigned-clocks = <&cru 0x000001c5 0x00000002 0x000001c6>;
        assigned-clock-rates = <600000000 800000000>;
        resets = <0x00000002 0x000002f5 0x00000002 0x000002f4 0x00000002 0x000002f6>;
        reset-names = "video_a", "video_h", "video_core";
        rockchip,skip-pmu-idle-request;
        iommus = <0x0000009f>;
        rockchip,srv = <0x00000095>;
        rockchip,ccu = <0x000000a0>;
        rockchip,taskqueue-node = <0x00000007>;
        rockchip,task-capacity = <0x00000008>;
        power-domains = <&power 0x00000010>;
        status = "okay";
    };
    rkvenc0_mmu: iommu@fdbdf000 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdbdf000 0x00000000 0x00000040 0x00000000 0xfdbdf040 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000063 0x00000004 0x00000000 0x00000064 0x00000004>;
        interrupt-names = "irq_rkvenc0_mmu0", "irq_rkvenc0_mmu1";
        clocks = <&cru 0x000001c5 0x00000002 0x000001c4>;
        clock-names = "aclk", "iface";
        rockchip,disable-mmu-reset;
        rockchip,enable-cmd-retry;
        rockchip,shootdown-entire;
        #iommu-cells = <0x00000000>;
        power-domains = <&power 0x00000010>;
        status = "okay";
        phandle = <0x0000009f>;
    };
    rkvenc1: rkvenc-core@fdbe0000 {
        compatible = "rockchip,rkv-encoder-v2-core";
        reg = <0x00000000 0xfdbe0000 0x00000000 0x00006000>;
        interrupts = <GIC_SPI 0x00000068 0x00000004>;
        interrupt-names = "irq_rkvenc1";
        clocks = <&cru 0x000001ca 0x00000002 0x000001c9 0x00000002 0x000001cb>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
        rockchip,normal-rates = <600000000 0x00000000 800000000>;
        assigned-clocks = <&cru 0x000001ca 0x00000002 0x000001cb>;
        assigned-clock-rates = <600000000 800000000>;
        resets = <0x00000002 0x00000305 0x00000002 0x00000304 0x00000002 0x00000306>;
        reset-names = "video_a", "video_h", "video_core";
        rockchip,skip-pmu-idle-request;
        iommus = <0x000000a1>;
        rockchip,srv = <0x00000095>;
        rockchip,ccu = <0x000000a0>;
        rockchip,taskqueue-node = <0x00000007>;
        rockchip,task-capacity = <0x00000008>;
        power-domains = <&power 0x00000011>;
        status = "okay";
    };
    rkvenc1_mmu: iommu@fdbef000 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdbef000 0x00000000 0x00000040 0x00000000 0xfdbef040 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000066 0x00000004 0x00000000 0x00000067 0x00000004>;
        interrupt-names = "irq_rkvenc1_mmu0", "irq_rkvenc1_mmu1";
        clocks = <&cru 0x000001ca 0x00000002 0x000001c9>;
        lock-names = "aclk", "iface";
        rockchip,disable-mmu-reset;
        rockchip,enable-cmd-retry;
        rockchip,shootdown-entire;
        #iommu-cells = <0x00000000>;
        power-domains = <&power 0x00000011>;
        status = "okay";
        phandle = <0x000000a1>;
    };
    rkvdec_ccu: rkvdec-ccu@fdc30000 {
        compatible = "rockchip,rkv-decoder-v2-ccu";
        reg = <0x00000000 0xfdc30000 0x00000000 0x00000100>;
        reg-names = "ccu";
        clocks = <&cru 0x0000018e>;
        clock-names = "aclk_ccu";
        assigned-clocks = <&cru 0x0000018e>;
        assigned-clock-rates = <600000000>;
        resets = <0x00000002 0x00000282>;
        reset-names = "video_ccu";
        rockchip,skip-pmu-idle-request;
        power-domains = <&power 0x0000000e>;
        status = "okay";
        phandle = <0x000000a3>;
    };
    rkvdec0: rkvdec-core@fdc38000 {
        compatible = "rockchip,rkv-decoder-v2";
        reg = <0x0 0xfdc38100 0x0 0x400>, <0x0 0xfdc38000 0x0 0x100>;
        reg-names = "regs", "link";
        interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "irq_rkvdec0";
		clocks = <&cru ACLK_RKVDEC0>, <&cru HCLK_RKVDEC0>, <&cru CLK_RKVDEC0_CORE>,
			 <&cru CLK_RKVDEC0_CA>, <&cru CLK_RKVDEC0_HEVC_CA>;
		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core",
			      "clk_cabac", "clk_hevc_cabac";
        rockchip,normal-rates = <800000000>, <0>, <600000000>,
					<600000000>, <1000000000>;
        assigned-clocks = <&cru ACLK_RKVDEC0>, <&cru CLK_RKVDEC0_CORE>,
				  <&cru CLK_RKVDEC0_CA>, <&cru CLK_RKVDEC0_HEVC_CA>;
        assigned-clock-rates = <800000000>, <600000000>,
				       <600000000>, <1000000000>;
        resets = <&cru SRST_A_RKVDEC0>, <&cru SRST_H_RKVDEC0>, <&cru SRST_RKVDEC0_CORE>,
			 <&cru SRST_RKVDEC0_CA>, <&cru SRST_RKVDEC0_HEVC_CA>;
        reset-names = "video_a", "video_h", "video_core",
			      "video_cabac", "video_hevc_cabac";
        rockchip,skip-pmu-idle-request;
        iommus = <&rkvdec0_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,ccu = <&rkvdec_ccu>;
        rockchip,core-mask = <0x00010001>;
        rockchip,taskqueue-node = <9>;
        rockchip,sram = <&rkvdec0_sram>;
        rockchip,rcb-iova = <0x10000000 0x100000>;
        rockchip,rcb-min-width = <512>;
        power-domains = <&power RK3588_PD_RKVDEC0>;
        status = "okay";
    };
    rkvdec0_mmu: iommu@fdc38700 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdc38700 0x00000000 0x00000040 0x00000000 0xfdc38740 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000060 0x00000004>;
        interrupt-names = "irq_rkvdec0_mmu";
        clocks = <&cru 0x00000190 0x00000002 0x0000018f>;
        clock-names = "aclk", "iface";
        rockchip,disable-mmu-reset;
        rockchip,enable-cmd-retry;
        rockchip,shootdown-entire;
        rockchip,master-handle-irq;
        #iommu-cells = <0x00000000>;
        power-domains = <&power 0x0000000e>;
        status = "okay";
        phandle = <0x000000a2>;
    };
    rkvdec1: rkvdec-core@fdc48000 {
        compatible = "rockchip,rkv-decoder-v2";
        reg = <0x00000000 0xfdc48100 0x00000000 1024 0x00000000 0xfdc48000 0x00000000 0x00000100>;
        reg-names = "regs", "link";
        interrupts = <GIC_SPI 0x00000061 0x00000004>;
        interrupt-names = "irq_rkvdec1";
        clocks = <&cru 0x00000195 0x00000002 0x00000194 0x00000002 0x00000198 0x00000002 0x00000196 0x00000002 0x00000197>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac", "clk_hevc_cabac";
        rockchip,normal-rates = <800000000 0x00000000 600000000 600000000 1000000000>;
        assigned-clocks = <&cru 0x00000195 0x00000002 0x00000198 0x00000002 0x00000196 0x00000002 0x00000197>;
        assigned-clock-rates = <800000000 600000000 600000000 1000000000>;
        resets = <0x00000002 0x00000293 0x00000002 0x00000292 0x00000002 0x00000298 0x00000002 0x00000296 0x00000002 0x00000297>;
        reset-names = "video_a", "video_h", "video_core", "video_cabac", "video_hevc_cabac";
        rockchip,skip-pmu-idle-request;
        iommus = <0x000000a5>;
        rockchip,srv = <0x00000095>;
        rockchip,ccu = <0x000000a3>;
        rockchip,core-mask = <0x00020002>;
        rockchip,taskqueue-node = <0x00000009>;
        rockchip,sram = <0x000000a6>;
        rockchip,rcb-iova = <0x10100000 0x00100000>;
        rockchip,rcb-min-width = <0x00000200>;
        power-domains = <&power 0x0000000f>;
        status = "okay";
    };
    rkvdec1_mmu: iommu@fdc48700 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdc48700 0x00000000 0x00000040 0x00000000 0xfdc48740 0x00000000 0x00000040>;
        interrupts = <GIC_SPI 0x00000062 0x00000004>;
        interrupt-names = "irq_rkvdec1_mmu";
        clocks = <&cru 0x00000195 0x00000002 0x00000194>;
        clock-names = "aclk", "iface";
        rockchip,disable-mmu-reset;
        rockchip,enable-cmd-retry;
        rockchip,shootdown-entire;
        rockchip,master-handle-irq;
        #iommu-cells = <0x00000000>;
        power-domains = <&power 0x0000000f>;
        status = "okay";
        phandle = <0x000000a5>;
    };
    av1d: av1d@fdc70000 {
        compatible = "rockchip,av1-decoder";
        reg = <0x00000000 0xfdc70000 0x00000000 0x00000800 0x00000000 0xfdc80000 0x00000000 1024 0x00000000 0xfdc90000 0x00000000 1024>;
        reg-names = "vcd", "cache", "afbc";
        interrupts = <GIC_SPI 0x0000006c 0x00000004 0x00000000 0x0000006b 0x00000004 0x00000000 0x0000006a 0x00000004>;
        interrupt-names = "irq_av1d", "irq_cache", "irq_afbc";
        clocks = <&cru 0x00000049 0x00000002 0x0000004b>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <400000000 400000000>;
        assigned-clocks = <&cru 0x00000049 0x00000002 0x0000004b>;
        assigned-clock-rates = <400000000 400000000>;
        resets = <0x00000002 0x00000442 0x00000002 0x00000445>;
        reset-names = "video_a", "video_h";
        iommus = <0x000000a7>;
        rockchip,srv = <0x00000095>;
        rockchip,taskqueue-node = <0x0000000b>;
        power-domains = <&power 0x00000017>;
        status = "okay";
    };
    av1d_mmu: iommu@fdca0000 {
        compatible = "rockchip,iommu-av1";
        reg = <0x00000000 0xfdca0000 0x00000000 0x00000600>;
        interrupts = <GIC_SPI 0x0000006d 0x00000004>;
        interrupt-names = "irq_av1d_mmu";
        clocks = <&cru 0x00000049 0x00000002 0x0000004b>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x00000000>;
        power-domains = <&power 0x00000017>;
        status = "okay";
        phandle = <0x000000a7>;
    };
    rkisp0: rkisp@fdcb0000 {
        compatible = "rockchip,rk3588-rkisp";
        reg = <0x00000000 0xfdcb0000 0x00000000 0x00007f00>;
        interrupts = <GIC_SPI 0x00000083 0x00000004 0x00000000 0x00000085 0x00000004 0x00000000 0x00000086 0x00000004>;
        interrupt-names = "isp_irq", "mi_irq", "mipi_irq";
        clocks = <&cru 0x000001de 0x00000002 0x000001df 0x00000002 0x000001db 0x00000002 0x000001dc 0x00000002 0x000001dd>;
        clock-names = "aclk_isp", "hclk_isp", "clk_isp_core", "clk_isp_core_marvin", "clk_isp_core_vicap";
        power-domains = <&power 0x0000001b>;
        iommus = <0x000000a9>;
        status = "okay";
        phandle = <0x0000003f>;
    };
    isp0_mmu: iommu@fdcb7f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdcb7f00 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x00000084 0x00000004>;
        interrupt-names = "isp0_mmu";
        clocks = <&cru 0x000001de 0x00000002 0x000001df>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x0000001b>;
        #iommu-cells = <0x00000000>;
        rockchip,disable-mmu-reset;
        status = "okay";
        phandle = <0x000000a9>;
    };
    rkcif: rkcif@fdce0000 {
        compatible = "rockchip,rk3588-cif";
        reg = <0x00000000 0xfdce0000 0x00000000 0x00000800>;
        reg-names = "cif_regs";
        interrupts = <GIC_SPI 0x0000009b 0x00000004>;
        interrupt-names = "cif-intr";
        clocks = <&cru 0x000001e4 0x00000002 0x000001e5 0x00000002 0x000001e3>;
        clock-names = "aclk_cif", "hclk_cif", "dclk_cif";
        resets = <0x00000002 0x00000317 0x00000002 0x00000318 0x00000002 0x00000316>;
        reset-names = "rst_cif_a", "rst_cif_h", "rst_cif_d";
        assigned-clocks = <&cru 0x000001e3>;
        assigned-clock-rates = <600000000>;
        power-domains = <&power 0x0000001b>;
        rockchip,grf = <&sys_grf>;
        iommus = <0x00000038>;
        status = "okay";
        phandle = <0x00000037>;
    };
    rkcif_mmu: iommu@fdce0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdce0800 0x00000000 0x00000100 0x00000000 0xfdce0900 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x00000071 0x00000004>;
        interrupt-names = "cif_mmu";
        clocks = <&cru 0x000001e4 0x00000002 0x000001e5>;
        clock-names = "aclk", "iface";
        power-domains = <&power 0x0000001b>;
        rockchip,disable-mmu-reset;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000038>;
    };
    mipi2_csi2: mipi2-csi2@fdd30000 {
        compatible = "rockchip,rk3588-mipi-csi2";
        reg = <0x00000000 0xfdd30000 0x00000000 0x00010000>;
        reg-names = "csihost_regs";
        interrupts = <GIC_SPI 0x00000093 0x00000004 0x00000000 0x00000094 0x00000004>;
        interrupt-names = "csi-intr1", "csi-intr2";
        clocks = <&cru 0x000001d1>;
        clock-names = "pclk_csi2host";
        resets = <0x00000002 0x00000326 0x00000002 0x00000336>;
        reset-names = "srst_csihost_p", "srst_csihost_vicap";
        status = "okay";
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x000000ae>;
                    phandle = <0x00000029>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x000000af>;
                    phandle = <0x0000003c>;
                };
            };
        };
    };
    vop: vop@fdd90000 {
        compatible = "rockchip,rk3588-vop";
        reg = <0x0 0xfdd90000 0x0 0x4200>, <0x0 0xfdd95000 0x0 0x1000>;
        reg-names = "regs", "gamma_lut";
        interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&cru ACLK_VOP>,
			<&cru HCLK_VOP>,
			<&cru DCLK_VOP0>,
			<&cru DCLK_VOP1>,
			<&cru DCLK_VOP2>,
			<&cru DCLK_VOP3>,
			<&cru PCLK_VOP_ROOT>,
			<&cru DCLK_VOP0_SRC>,
			<&cru DCLK_VOP1_SRC>,
			<&cru DCLK_VOP2_SRC>,
			<&hdptxphy_hdmi0>,
			<&hdptxphy_hdmi1>;
        clock-names = "aclk_vop",
					"hclk_vop",
					"dclk_vp0",
					"dclk_vp1",
					"dclk_vp2",
					"dclk_vp3",
					"pclk_vop",
					"dclk_src_vp0",
					"dclk_src_vp1",
					"dclk_src_vp2",
					"hdmi0_phy_pll",
					"hdmi1_phy_pll";
        resets = <&cru SRST_A_VOP>,
				<&cru SRST_H_VOP>,
				<&cru SRST_D_VOP0>,
				<&cru SRST_D_VOP1>,
				<&cru SRST_D_VOP2>,
				<&cru SRST_D_VOP3>;
        reset-names = "axi",
					"ahb",
					"dclk_vp0",
					"dclk_vp1",
					"dclk_vp2",
					"dclk_vp3";
        iommus = <&vop_mmu>;
        power-domains = <&power RK3588_PD_VOP>;
        rockchip,grf = <&sys_grf>;
        rockchip,vop-grf = <&vop_grf>;
        rockchip,vo1-grf = <&vo1_grf>;
        rockchip,pmu = <&pmu>;
        status = "okay";
        assigned-clocks = <&cru ACLK_VOP>;
        assigned-clock-rates = <800000000>;
        skip-ref-fb;
        vop_out: ports {
            #address-cells = <1>;
            #size-cells = <0>;
            phandle = <0x0000002a>;
            vp0: port@0 {
                #address-cells = <1>;
                #size-cells = <0>;
                reg = <0>;
                rockchip,plane-mask = <0x00000005>;
                rockchip,primary-plane = <0x00000002>;
                vp0_out_dp0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&dp0_in_vp0>;
                    phandle = <0x000000d5>;
                };
                vp0_out_edp0: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&edp0_in_vp0>;
                    phandle = <0x000000df>;
                };
                vp0_out_hdmi0: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&hdmi0_in_vp0>;
                    phandle = <0x000000dc>;
                };
                vp0_out_dp1: endpoint@3 {
                    reg = <3>;
                    remote-endpoint = <&dp1_in_vp0>;
                    phandle = <0x0000017a>;
                };
                vp0_out_edp1: endpoint@4 {
                    reg = <4>;
                    remote-endpoint = <&edp1_in_vp0>;
                    phandle = <0x00000183>;
                };
                vp0_out_hdmi1: endpoint@5 {
                    reg = <5>;
                    remote-endpoint = <&hdmi1_in_vp0>;
                    phandle = <0x00000180>;
                };
            };
            vp1: port@1 {
                #address-cells = <1>;
                #size-cells = <0>;
                reg = <0x00000001>;
                rockchip,plane-mask = <0x0000000a>;
                rockchip,primary-plane = <0x00000003>;
                vp1_out_dp0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&dp0_in_vp1>;
                    phandle = <0x000000d6>;
                };
                vp1_out_edp0: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&edp0_in_vp1>;
                    phandle = <0x000000e0>;
                };
                vp1_out_hdmi0: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&hdmi0_in_vp1>;
                    phandle = <0x000000dd>;
                };
                vp1_out_dp1:endpoint@3 {
                    reg = <3>;
                    remote-endpoint = <&dp1_in_vp1>;
                    phandle = <0x0000017b>;
                };
                vp1_out_edp1: endpoint@4 {
                    reg = <4>;
                    remote-endpoint = <&edp1_in_vp1>;
                    phandle = <0x00000184>;
                };
                vp1_out_hdmi1: endpoint@5 {
                    reg = <5>;
                    remote-endpoint = <&hdmi1_in_vp1>;
                    phandle = <0x00000181>;
                };
            };
            vp2: port@2 {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                reg = <0x00000002>;
                assigned-clocks = <&cru DCLK_VOP2_SRC>;
				assigned-clock-parents = <&cru PLL_V0PLL>;
                rockchip,plane-mask = <0x00000140>;
                rockchip,primary-plane = <0x00000008>;
                vp2_out_dp0: endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <&dp0_in_vp2>;
                    phandle = <0x0000002c>;
                };
                vp2_out_edp0: endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <&edp0_in_vp2>;
                    phandle = <0x0000002f>;
                };
                vp2_out_hdmi0: endpoint@2 {
                    reg = <0x00000002>;
                    remote-endpoint = <&hdmi0_in_vp2>;
                    phandle = <0x00000030>;
                };
                vp2_out_dsi0: endpoint@3 {
                    reg = <0x00000003>;
                    remote-endpoint = <&dsi0_in_vp2>;
                    phandle = <0x000000d0>;
                };
                vp2_out_dsi1: endpoint@4 {
                    reg = <0x00000004>;
                    remote-endpoint = <&dsi1_in_vp2>;
                    phandle = <0x000000d2>;
                };
                vp2_out_dp1: endpoint@5 {
                    reg = <5>;
                    remote-endpoint = <&dp1_in_vp2>;
                    phandle = <0x00000032>;
                };
                vp2_out_edp1: endpoint@6 {
                    reg = <6>;
                    remote-endpoint = <&edp1_in_vp2>;
                    phandle = <0x00000185>;
                };
                vp2_out_hdmi1: endpoint@7 {
                    reg = <7>;
                    remote-endpoint = <&hdmi1_in_vp2>;
                    phandle = <0x00000033>;
                };
            };
            vp3: port@3 {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                reg = <0x00000003>;
                rockchip,plane-mask = <0x00000280>;
                rockchip,primary-plane = <0x00000009>;
                assigned-clocks = <&cru 0x00000277>;
                assigned-clock-parents = <&cru 0x00000005>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x000000ca>;
                    phandle = <0x0000002d>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x000000cb>;
                    phandle = <0x0000002e>;
                };
                endpoint@2 {
                    reg = <0x00000002>;
                    remote-endpoint = <0x000000cc>;
                    phandle = <0x00000031>;
                };
            };
        };
    };
    vop_mmu: iommu@fdd97e00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdd97e00 0x00000000 0x00000100 0x00000000 0xfdd97f00 0x00000000 0x00000100>;
        interrupts = <GIC_SPI 0x0000009c 0x00000004>;
        interrupt-names = "vop_mmu";
        clocks = <&cru ACLK_VOP>,<&cru HCLK_VOP>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x00000000>;
        rockchip,disable-device-link-resume;
        rockchip,shootdown-entire;
        status = "okay";
        phandle = <0x000000b2>;
    };
    hdmi0: hdmi@fde80000 {
        compatible = "rockchip,rk3588-dw-hdmi";
        reg = <0x0 0xfde80000 0x0 0x10000>, <0x0 0xfde90000 0x0 0x10000>;
        interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&cru PCLK_HDMITX0>,
			 <&cru CLK_HDMIHDP0>,
			 <&cru CLK_HDMITX0_EARC>,
			 <&cru CLK_HDMITX0_REF>,
			 <&cru MCLK_I2S5_8CH_TX>,
			 <&cru DCLK_VOP0>,
			 <&cru DCLK_VOP1>,
			 <&cru DCLK_VOP2>,
			 <&cru DCLK_VOP3>,
			 <&hclk_vo1>,
			 <&hdptxphy_hdmi0>;
        clock-names = "pclk", 
					"hpd",
					"earc",
					"hdmitx_ref",
					"aud",
					"dclk_vp0",
					"dclk_vp1",
					"dclk_vp2",
					"dclk_vp3",
					"hclk_vo1";
        resets = <&cru SRST_HDMITX0_REF>, <&cru SRST_HDMIHDP0>;
        reset-names = "ref", "hdp";
        power-domains = <&power RK3588_PD_VO1>;
        pinctrl-names = "default";
        pinctrl-0 = <&hdmim0_tx0_cec &hdmim0_tx0_hpd &hdmim0_tx0_scl &hdmim0_tx0_sda>;
        reg-io-width = <4>;
        rockchip,grf = <&sys_grf>;
        rockchip,vo1_grf = <&vo1_grf>;
        phys = <&hdptxphy_hdmi0>;
        phy-names = "hdmi";
        #sound-dai-cells = <0>;
        status = "okay";
        enable-gpios = <&gpio4 RK_PB1 GPIO_ACTIVE_HIGH>;
        phandle = <0x000001a4>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x000000dc>;
                    status = "okay";
                    phandle = <0x000000b8>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x000000dd>;
                    status = "okay";
                    phandle = <0x000000be>;
                };
                endpoint@2 {
                    reg = <0x00000002>;
                    remote-endpoint = <0x00000030>;
                    status = "okay";
                    phandle = <0x000000c4>;
                };
            };
        };
    };
    qos@fdf35000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf35000 0x00000000 0x00000020>;
        phandle = <0x00000066>;
    };
    qos@fdf35200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf35200 0x00000000 0x00000020>;
        phandle = <0x00000067>;
    };
    qos@fdf35400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf35400 0x00000000 0x00000020>;
        phandle = <0x00000068>;
    };
    qos@fdf35600 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf35600 0x00000000 0x00000020>;
        phandle = <0x00000069>;
    };
    qos@fdf36000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf36000 0x00000000 0x00000020>;
        phandle = <0x00000089>;
    };
    qos@fdf39000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf39000 0x00000000 0x00000020>;
        phandle = <0x0000008e>;
    };
    qos@fdf3d800 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf3d800 0x00000000 0x00000020>;
        phandle = <0x0000008f>;
    };
    qos@fdf3e000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf3e000 0x00000000 0x00000020>;
        phandle = <0x0000008b>;
    };
    qos@fdf3e200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf3e200 0x00000000 0x00000020>;
        phandle = <0x0000008a>;
    };
    qos@fdf3e400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf3e400 0x00000000 0x00000020>;
        phandle = <0x0000008c>;
    };
    qos@fdf3e600 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf3e600 0x00000000 0x00000020>;
        phandle = <0x0000008d>;
    };
    qos@fdf40000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf40000 0x00000000 0x00000020>;
        phandle = <0x00000087>;
    };
    qos@fdf40200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf40200 0x00000000 0x00000020>;
        phandle = <0x00000088>;
    };
    qos@fdf40400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf40400 0x00000000 0x00000020>;
        phandle = <0x00000081>;
    };
    qos@fdf40500 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf40500 0x00000000 0x00000020>;
        phandle = <0x00000082>;
    };
    qos@fdf40600 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf40600 0x00000000 0x00000020>;
        phandle = <0x00000083>;
    };
    qos@fdf40800 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf40800 0x00000000 0x00000020>;
        phandle = <0x00000084>;
    };
    qos@fdf41000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf41000 0x00000000 0x00000020>;
        phandle = <0x00000085>;
    };
    qos@fdf41100 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf41100 0x00000000 0x00000020>;
        phandle = <0x00000086>;
    };
    qos@fdf60000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf60000 0x00000000 0x00000020>;
        phandle = <0x0000006c>;
    };
    qos@fdf60200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf60200 0x00000000 0x00000020>;
        phandle = <0x0000006d>;
    };
    qos@fdf60400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf60400 0x00000000 0x00000020>;
        phandle = <0x0000006e>;
    };
    qos@fdf61000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf61000 0x00000000 0x00000020>;
        phandle = <0x0000006f>;
    };
    qos@fdf61200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf61200 0x00000000 0x00000020>;
        phandle = <0x00000070>;
    };
    qos@fdf61400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf61400 0x00000000 0x00000020>;
        phandle = <0x00000071>;
    };
    qos@fdf62000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf62000 0x00000000 0x00000020>;
        phandle = <0x0000006a>;
    };
    qos@fdf63000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf63000 0x00000000 0x00000020>;
        phandle = <0x0000006b>;
    };
    qos@fdf64000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf64000 0x00000000 0x00000020>;
        phandle = <0x0000007a>;
    };
    qos@fdf66000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66000 0x00000000 0x00000020>;
        phandle = <0x00000072>;
    };
    qos@fdf66200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66200 0x00000000 0x00000020>;
        phandle = <0x00000073>;
    };
    qos@fdf66400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66400 0x00000000 0x00000020>;
        phandle = <0x00000074>;
    };
    qos@fdf66600 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66600 0x00000000 0x00000020>;
        phandle = <0x00000075>;
    };
    qos@fdf66800 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66800 0x00000000 0x00000020>;
        phandle = <0x00000076>;
    };
    qos@fdf66a00 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66a00 0x00000000 0x00000020>;
        phandle = <0x00000077>;
    };
    qos@fdf66c00 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66c00 0x00000000 0x00000020>;
        phandle = <0x00000078>;
    };
    qos@fdf66e00 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf66e00 0x00000000 0x00000020>;
        phandle = <0x00000079>;
    };
    qos@fdf67000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf67000 0x00000000 0x00000020>;
        phandle = <0x0000007b>;
    };
    qos@fdf67200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf67200 0x00000000 0x00000020>;
    };
    qos@fdf70000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf70000 0x00000000 0x00000020>;
        phandle = <0x00000064>;
    };
    qos@fdf71000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf71000 0x00000000 0x00000020>;
        phandle = <0x00000065>;
    };
    qos@fdf72000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf72000 0x00000000 0x00000020>;
        phandle = <0x00000061>;
    };
    qos@fdf72200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf72200 0x00000000 0x00000020>;
        phandle = <0x00000062>;
    };
    qos@fdf72400 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf72400 0x00000000 0x00000020>;
        phandle = <0x00000063>;
    };
    qos@fdf80000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf80000 0x00000000 0x00000020>;
        phandle = <0x0000007e>;
    };
    qos@fdf81000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf81000 0x00000000 0x00000020>;
        phandle = <0x0000007f>;
    };
    qos@fdf81200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf81200 0x00000000 0x00000020>;
        phandle = <0x00000080>;
    };
    qos@fdf82000 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf82000 0x00000000 0x00000020>;
        phandle = <0x0000007c>;
    };
    qos@fdf82200 {
        compatible = "syscon";
        reg = <0x00000000 0xfdf82200 0x00000000 0x00000020>;
        phandle = <0x0000007d>;
    };
    gmac1: ethernet@fe1c0000 {
        local-mac-address = [be 5b 25 58 d0 10];
        compatible = "rockchip,rk3588-gmac", "snps,dwmac-4.20a";
        reg = <0x00000000 0xfe1c0000 0x00000000 0x00010000>;
        interrupts = <GIC_SPI 0x000000ea 0x00000004 0x00000000 0x000000e9 0x00000004>;
        interrupt-names = "macirq", "eth_wake_irq";
        rockchip,grf = <&sys_grf>;
        rockchip,php_grf = <&php_grf>;
        clocks = <&cru 0x00000144 0x00000002 0x00000145 0x00000002 0x00000168 0x00000002 &pcfg_pull_up 0x00000002 0x00000143>;
        clock-names = "stmmaceth", "clk_mac_ref", "pclk_mac", "aclk_mac", "ptp_ref";
        resets = <0x00000002 0x0000020b>;
        reset-names = "stmmaceth";
        power-domains = <&power 0x00000021>;
        snps,mixed-burst;
        snps,tso;
        snps,axi-config = <0x000000e6>;
        snps,mtl-rx-config = <0x000000e7>;
        snps,mtl-tx-config = <0x000000e8>;
        status = "okay";
        phy-mode = "rgmii-rxid";
        clock_in_out = "output";
        snps,reset-gpio = <&gpio4 RK_PB3 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0x00000000 0x00004e20 0x000186a0>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac1_miim &gmac1_tx_bus2 &gmac1_rx_bus2 &gmac1_rgmii_clk &gmac1_rgmii_bus>;
        tx_delay = <0x00000044>;
        phy-handle = <0x000000ee>;
        mdio {
            compatible = "snps,dwmac-mdio";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            phy@1 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x00000001>;
                phandle = <0x000000ee>;
            };
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x00000004>;
            snps,rd_osr_lmt = <0x00000008>;
            snps,blen = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000008 0x00000004>;
            phandle = <0x000000e6>;
        };
        rx-queues-config {
            snps,rx-queues-to-use = <0x00000002>;
            phandle = <0x000000e7>;
            queue0 {
            };
            queue1 {
            };
        };
        tx-queues-config {
            snps,tx-queues-to-use = <0x00000002>;
            phandle = <0x000000e8>;
            queue0 {
            };
            queue1 {
            };
        };
    };
    sata0: sata@fe210000 {
        compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
        reg = <0x00000000 0xfe210000 0x00000000 0x00001000>;
        clocks = <&cru 0x00000171 0x00000002 0x0000016e 0x00000002 0x00000174 0x00000002 0x00000163 0x00000002 0x0000017e>;
        clock-names = "sata", "pmalive", "rxoob", "ref", "asic";
        interrupts = <GIC_SPI 0x00000111 0x00000004>;
        interrupt-names = "hostc";
        phys = <0x000000e5 0x00000001>;
        phy-names = "sata-phy";
        ports-implemented = <0x00000001>;
        status = "okay";
    };
    sdhci: mmc@fe2e0000 {
        compatible = "rockchip,rk3588-dwcmshc", "rockchip,dwcmshc-sdhci";
        reg = <0x00000000 0xfe2e0000 0x00000000 0x00010000>;
        interrupts = <GIC_SPI 0x000000cd 0x00000004>;
        assigned-clocks = <&cru 0x0000013b 0x00000002 0x0000013c 0x00000002 0x0000013a>;
        assigned-clock-rates = <200000000 24000000 200000000>;
        clocks = <&cru 0x0000013a 0x00000002 0x00000138 0x00000002 0x00000139 0x00000002 0x0000013b 0x00000002 0x0000013c>;
        clock-names = "core", "bus", "axi", "block", "timer";
        resets = <0x00000002 0x000001f6 0x00000002 0x000001f4 0x00000002 0x000001f5 0x00000002 0x000001f7 0x00000002 0x000001f8>;
        reset-names = "core", "bus", "axi", "block", "timer";
        max-frequency = <200000000>;
        status = "okay";
        bus-width = <0x00000008>;
        no-sdio;
        no-sd;
        non-removable;
        mmc-hs400-1_8v;
        mmc-hs400-enhanced-strobe;
    };
    rng: rng@fe378000 {
        compatible = "rockchip,trngv1";
        reg = <0x00000000 0xfe378000 0x00000000 0x00000200>;
        interrupts = <GIC_SPI 0x00000190 0x00000004>;
        clocks = <0x0000000e 0x0000000c>;
        clock-names = "hclk_trng";
        resets = <0x000000f4 0x00000030>;
        reset-names = "reset";
        status = "okay";
    };
    hwspinlock@fe5a0000 {
        compatible = "rockchip,hwspinlock";
        reg = <0x00000000 0xfe5a0000 0x00000000 0x00000100>;
        #hwlock-cells = <0x00000001>;
    };
    interrupt-controller@fe600000 {
        compatible = "arm,gic-v3";
        #interrupt-cells = <0x00000003>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        interrupt-controller;
        reg = <0x00000000 0xfe600000 0x00000000 0x00010000 0x00000000 0xfe680000 0x00000000 0x00100000>;
        interrupts = <GIC_PPI 0x00000009 0x00000004>;
        phandle = <0x00000001>;
        msi-controller@fe640000 {
            compatible = "arm,gic-v3-its";
            msi-controller;
            #msi-cells = <0x00000001>;
            reg = <0x00000000 0xfe640000 0x00000000 0x00020000>;
            phandle = <0x000000e3>;
        };
        msi-controller@fe660000 {
            compatible = "arm,gic-v3-its";
            msi-controller;
            #msi-cells = <0x00000001>;
            reg = <0x00000000 0xfe660000 0x00000000 0x00020000>;
            phandle = <0x0000018b>;
        };
    };
    dmac0: dma-controller@fea10000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x00000000 0xfea10000 0x00000000 0x00004000>;
        interrupts = <GIC_SPI 0x00000056 0x00000004 0x00000000 0x00000057 0x00000004>;
        clocks = <&cru 0x00000078>;
        clock-names = "apb_pclk";
        #dma-cells = <0x00000001>;
        arm,pl330-periph-burst;
        phandle = <0x0000005b>;
    };
    dmac1: dma-controller@fea30000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x00000000 0xfea30000 0x00000000 0x00004000>;
        interrupts = <GIC_SPI 0x00000058 0x00000004 0x00000000 0x00000059 0x00000004>;
        clocks = <&cru 0x00000079>;
        clock-names = "apb_pclk";
        #dma-cells = <0x00000001>;
        arm,pl330-periph-burst;
        phandle = <0x000000cd>;
    };
    i2c1: i2c@fea90000 {
        compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
        reg = <0x0 0xfea90000 0x0 0x1000>;
        clocks = <&cru CLK_I2C1>, <&cru PCLK_I2C1>;
        clock-names = "i2c", "pclk";
        interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>;
        pinctrl-names = "default";
        pinctrl-0 = <&i2c1m2_xfer>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";
        rk8602@42 {
            compatible = "rockchip,rk8602";
            reg = <0x42>;
            vin-supply = <&vcc5v0_sys>;
            regulator-compatible = "rk860x-reg";
            regulator-name = "vdd_npu_s0";
            regulator-min-microvolt = <550000>;
            regulator-max-microvolt = <950000>;
            regulator-ramp-delay = <2300>;
            rockchip,suspend-voltage-selector = <1>;
            regulator-boot-on;
            regulator-always-on;
            phandle = <0x00000092>;
            regulator-state-mem {
                regulator-off-in-suspend;
            };
        };
    };
    i2c3: i2c@feab0000 {
        compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
        reg = <0x0 0xfeab0000 0x0 0x1000>;
        clocks = <&cru CLK_I2C3>, <&cru PCLK_I2C3>;
        clock-names = "i2c", "pclk";
        interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>;
        pinctrl-names = "default";
        pinctrl-0 = <&i2c3m0_xfer>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";
        usbc0: fusb302@22 {
            compatible = "fcs,fusb302";
            reg = <0x22>;
            interrupt-parent = <&gpio1>;
            interrupts = <RK_PA0 IRQ_TYPE_LEVEL_LOW>;
            pinctrl-names = "default";
            pinctrl-0 = <&usbc0_int>;
            vbus-supply = <&vcc5v0_otg>;
            status = "okay";
            ports {
                #address-cells = <1>;
                #size-cells = <0>;
                port@0 {
                    reg = <0>;
                    usbc0_role_sw: endpoint@0 {
                        remote-endpoint = <&dwc3_0_role_switch>;
                        phandle = <0x0000004c>;
                    };
                };
            };
            usb_con: connector {
                compatible = "usb-c-connector";
                label = "USB-C";
                data-role = "dual";
                power-role = "dual";
                try-power-role = "sink";
                op-sink-microwatt = <0x000f4240>;
                sink-pdos = <0x04019064>;
                source-pdos = <0x0401912c>;
                altmodes {
                    #address-cells = <1>;
                    #size-cells = <0>;
                    altmode@0 {
                        reg = <0>;
                        svid = <0xff01>;
                        vdo = <0xffffffff>;
                    };
                };
                ports {
                    #address-cells = <1>;
                    #size-cells = <0>;
                    port@0 {
                        reg = <0>;
                        usbc0_orien_sw: endpoint {
                            remote-endpoint = <&usbdp_phy0_orientation_switch>;
                            phandle = <0x00000160>;
                        };
                    };
                    port@1 {
                        reg = <1>;
                        dp_altmode_mux: endpoint {
                            remote-endpoint = <&usbdp_phy0_dp_altmode_mux>;
                            phandle = <0x00000161>;
                        };
                    };
                };
            };
        };
    };
    rktimer: timer@feae0000 {
        compatible = "rockchip,rk3588-timer", "rockchip,rk3288-timer";
        reg = <0x00000000 0xfeae0000 0x00000000 0x00000020>;
        interrupts = <GIC_SPI 0x00000121 0x00000004>;
        clocks = <&cru 0x0000005c 0x00000002 0x0000005f>;
        clock-names = "pclk", "timer";
    };
    spi2: spi@feb20000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x0 0xfeb20000 0x0 0x1000>;
        interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>;
        #address-cells = <1>;
        #size-cells = <0>;
        clocks = <&cru CLK_SPI2>, <&cru PCLK_SPI2>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <&dmac1 15>, <&dmac1 16>;
        dma-names = "tx", "rx";
        pinctrl-names = "default";
        pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>;
        num-cs = <1>;
        status = "okay";
        assigned-clocks = <&cru CLK_SPI2>;
        assigned-clock-rates = <200000000>;
        rk806single@0 {
            compatible = "rockchip,rk806";
            spi-max-frequency = <1000000>;
            reg = <0x0>;
            interrupt-parent = <&gpio0>;
            interrupts = <RK_PA7 0x00000008>;
            pinctrl-names = "default", "pmic-power-off";
            pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, <&rk806_dvs2_null>, <&rk806_dvs3_null>;
            pinctrl-1 = <&rk806_dvs1_slp>, <&rk806_dvs2_null>, <&rk806_dvs3_null>;
            low_voltage_threshold = <3000>;
            shutdown_voltage_threshold = <2700>;
            shutdown_temperture_threshold = <160>;
            hotdie_temperture_threshold = <115>;
            pmic-reset-func = <1>;
            vcc1-supply = <&vcc5v0_sys>;
            vcc2-supply = <&vcc5v0_sys>;
            vcc3-supply = <&vcc5v0_sys>;
            vcc4-supply = <&vcc5v0_sys>;
            vcc5-supply = <&vcc5v0_sys>;
            vcc6-supply = <&vcc5v0_sys>;
            vcc7-supply = <&vcc5v0_sys>;
            vcc8-supply = <&vcc5v0_sys>;
            vcc9-supply = <&vcc5v0_sys>;
            vcc10-supply = <&vcc5v0_sys>;
            vcc11-supply = <0x00000135>;
            vcc12-supply = <&vcc5v0_sys>;
            vcc13-supply = <&vcc_1v1_nldo_s3>;
            vcc14-supply = <&vcc_1v1_nldo_s3>;
            vcca-supply = <&vcc5v0_sys>;
            pwrkey {
                status = "okay";
            };
            pinctrl_rk806: pinctrl_rk806 {
                gpio-controller;
                #gpio-cells = <2>;
                rk806_dvs1_null: rk806_dvs1_null {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun0";
                    phandle = <0x00000131>;
                };
                rk806_dvs1_slp: rk806_dvs1_slp {
                    pins = "gpio_pwrctrl1";
                    function = "pin_fun1";
                    phandle = <0x00000134>;
                };
                rk806_dvs1_pwrdn: rk806_dvs1_pwrdn {
                    pins = "gpio_pwrctrl1";
                    function = "pin_fun2";
                };
                rk806_dvs1_rst: rk806_dvs1_rst {
                    pins = "gpio_pwrctrl1";
                    function = "pin_fun3";
                };
                rk806_dvs2_null: rk806_dvs2_null {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun0";
                    phandle = <0x00000132>;
                };
                rk806_dvs2_slp: rk806_dvs2_slp {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun1";
                };
                rk806_dvs2_pwrdn: rk806_dvs2_pwrdn {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun2";
                };
                rk806_dvs2_rst: rk806_dvs2_rst {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun3";
                };
                rk806_dvs2_dvs: rk806_dvs2_dvs {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun4";
                };
                rk806_dvs2_gpio: rk806_dvs2_gpio {
                    pins = "gpio_pwrctrl2";
                    function = "pin_fun5";
                };
                rk806_dvs3_null: rk806_dvs3_null {
                    pins = "gpio_pwrctrl3";
                    function = "pin_fun0";
                    phandle = <0x00000133>;
                };
                rk806_dvs3_slp: rk806_dvs3_slp {
                    pins = "gpio_pwrctrl3";
                    function = "pin_fun1";
                };
                rk806_dvs3_pwrdn: rk806_dvs3_pwrdn {
                    pins = "gpio_pwrctrl3";
                    function = "pin_fun2";
                };
                rk806_dvs3_rst: rk806_dvs3_rst {
                    pins = "gpio_pwrctrl3";
                    function = "pin_fun3";
                };
                rk806_dvs3_dvs: rk806_dvs3_dvs {
                    pins = "gpio_pwrctrl3";
                    function = "pin_fun4";
                };
                rk806_dvs3_gpio: rk806_dvs3_gpio {
                    pins = "gpio_pwrctrl3";
                    function = "pin_fun5";
                };
            };
            regulators {
                vdd_gpu_s0: vdd_gpu_mem_s0: DCDC_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <550000>;
                    regulator-max-microvolt = <950000>;
                    regulator-ramp-delay = <12500>;
                    regulator-name = "vdd_gpu_s0";
                    phandle = <0x00000048>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: DCDC_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <550000>;
                    regulator-max-microvolt = <950000>;
                    regulator-ramp-delay = <12500>;
                    regulator-name = "vdd_cpu_lit_s0";
                    phandle = <0x0000001b>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vdd_log_s0: DCDC_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <750000>;
                    regulator-max-microvolt = <750000>;
                    regulator-ramp-delay = <12500>;
                    regulator-name = "vdd_log_s0";
                    regulator-state-mem {
                        regulator-on-in-suspend;
                    };
                };
                vdd_vdenc_s0: vdd_vdenc_mem_s0: DCDC_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <550000>;
                    regulator-max-microvolt = <950000>;
                    regulator-init-microvolt = <750000>;
                    regulator-ramp-delay = <12500>;
                    regulator-name = "vdd_vdenc_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vdd_ddr_s0: DCDC_REG5 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <850000>;
                    regulator-max-microvolt = <850000>;
                    regulator-ramp-delay = <12500>;
                    regulator-name = "vdd_ddr_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                        regulator-suspend-microvolt = <850000>;
                    };
                };
                vdd2_ddr_s3: DCDC_REG6 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vdd2_ddr_s3";
                    regulator-state-mem {
                        regulator-on-in-suspend;
                    };
                };
                vcc_2v0_pldo_s3: DCDC_REG7 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <2000000>;
                    regulator-max-microvolt = <2000000>;
                    regulator-name = "vdd_2v0_pldo_s3";
                    phandle = <0x00000135>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <2000000>;
                    };
                };
                vcc_3v3_s3: DCDC_REG8 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <3300000>;
                    regulator-max-microvolt = <3300000>;
                    regulator-name = "vcc_3v3_s3";
                    regulator-state-mem {
                        regulator-on-in-suspend;
                    };
                };
                vddq_ddr_s0: DCDC_REG9 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vddq_ddr_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vcc_1v8_s3: DCDC_REG10 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <1800000>;
                    regulator-max-microvolt = <1800000>;
                    regulator-name = "vcc_1v8_s3";
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <1800000>;
                    };
                };
                avcc_1v8_s0: PLDO_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <1800000>;
                    regulator-max-microvolt = <1800000>;
                    regulator-name = "avcc_1v8_s0";
                    phandle = <0x00000151>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <1800000>;
                    };
                };
                vcc_1v8_s0: PLDO_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <1800000>;
                    regulator-max-microvolt = <1800000>;
                    regulator-name = "vcc_1v8_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                        regulator-suspend-microvolt = <1800000>;
                    };
                };
                avdd_1v2_s0: PLDO_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <1200000>;
                    regulator-max-microvolt = <1200000>;
                    regulator-name = "avdd_1v2_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vcc_3v3_s0: PLDO_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <3300000>;
                    regulator-max-microvolt = <3300000>;
                    regulator-name = "vcc_3v3_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vccio_sd_s0: PLDO_REG5 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <1800000>;
                    regulator-max-microvolt = <3300000>;
                    regulator-name = "vccio_sd_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                pldo6_s3: PLDO_REG6 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <1800000>;
                    regulator-max-microvolt = <1800000>;
                    regulator-name = "pldo6_s3";
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <1800000>;
                    };
                };
                vdd_0v75_s3: NLDO_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <750000>;
                    regulator-max-microvolt = <750000>;
                    regulator-name = "vdd_0v75_s3";
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <750000>;
                    };
                };
                vdd_ddr_pll_s0: NLDO_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <850000>;
                    regulator-max-microvolt = <850000>;
                    regulator-name = "vdd_ddr_pll_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                        regulator-suspend-microvolt = <850000>;
                    };
                };
                avdd_0v75_s0: NLDO_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <750000>;
                    regulator-max-microvolt = <750000>;
                    regulator-name = "avdd_0v75_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                vdd_0v85_s0: NLDO_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <850000>;
                    regulator-max-microvolt = <850000>;
                    regulator-name = "vdd_0v85_s0";
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                nldo5_s0: NLDO_REG5 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <750000>;
                    regulator-max-microvolt = <750000>;
                    regulator-name = "nldo5_s0";
                    phandle = <0x000001a7>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
            };
        };
    };
    tsadc: tsadc@fec00000 {
        compatible = "rockchip,rk3588-tsadc";
        reg = <0x0 0xfec00000 0x0 0x400>;
        interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&cru CLK_TSADC>, <&cru PCLK_TSADC>;
        clock-names = "tsadc", "apb_pclk";
        assigned-clocks = <&cru CLK_TSADC>;
        assigned-clock-rates = <2000000>;
        resets = <&cru SRST_TSADC>, <&cru SRST_P_TSADC>;
        reset-names = "tsadc", "tsadc-apb";
        #thermal-sensor-cells = <1>;
        rockchip,hw-tshut-temp = <120000>;
        rockchip,hw-tshut-mode = <120000>;
        rockchip,hw-tshut-polarity = <0>;
        pinctrl-names = "gpio", "otpout";
        pinctrl-0 = <&tsadc_gpio_func>;
        pinctrl-1 = <&tsadc_shut>;
        status = "okay";
        phandle = <0x00000043>;
    };
    saradc: saradc@fec10000 {
        compatible = "rockchip,rk3588-saradc";
        reg = <0x0 0xfec10000 0x0 0x10000>;
        interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>;
        #io-channel-cells = <1>;
        clocks = <&cru CLK_SARADC>, <&cru PCLK_SARADC>;
        clock-names = "saradc", "apb_pclk";
        resets = <&cru SRST_P_SARADC>;
        reset-names = "saradc-apb";
        status = "okay";
        vref-supply = <&avcc_1v8_s0>;
        phandle = <0x000001a2>;
    };
    i2c6: i2c@fec80000 {
        compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
        reg = <0x0 0xfec80000 0x0 0x1000>;
        clocks = <&cru CLK_I2C6>, <&cru PCLK_I2C6>;
        clock-names = "i2c", "pclk";
        interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>;
        pinctrl-names = "default";
        pinctrl-0 = <&i2c6m1_xfer>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";
        hym8563@51 {
            compatible = "haoyu,hym8563";
            reg = <0x51>;
            pinctrl-names = "default";
            pinctrl-0 = <&rtc_int>;
            interrupt-parent = <&gpio2>;
            interrupts = <RK_PB5 IRQ_TYPE_LEVEL_LOW>;
            wakeup-source;
        };
        lt6911@2b {
            status = "okay";
            compatible = "lontium,lt6911uxc";
            reg = <0x2b>;
            reset-gpio = <&gpio4 RK_PA2 GPIO_ACTIVE_LOW>;
            interrupt-parent = <&gpio4>;
            interrupts = <RK_PA5 IRQ_TYPE_EDGE_FALLING>;
            rockchip,camera-module-index = <0>;
            rockchip,camera-module-facing = "back";
            rockchip,camera-module-name = "CMK-CT0116";
            rockchip,camera-module-lens-name = "Largan-50013A1";
            port {
                lt6911uxc_out0: endpoint {
                    remote-endpoint = <&hdmi_mipi_in>;
                    data-lanes = <1 2 3 4>;
                    phandle = <0x00000028>;
                };
            };
        };
    };
    otp: otp@fecc0000 {
        compatible = "rockchip,rk3588-otp";
        reg = <0x00000000 0xfecc0000 0x00000000 1024>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        clocks = <&cru 0x00000096 0x00000002 0x00000095 0x00000002 0x00000097 0x00000002 0x00000099>;
        clock-names = "otpc", "apb", "arb", "phy";
        resets = <0x00000002 0x0000012a 0x00000002 0x00000129 0x00000002 0x0000012b>;
        reset-names = "otpc", "apb", "arb";
        cpu-code@2 {
            reg = <0x00000002 0x00000002>;
            phandle = <0x00000024>;
        };
        id@7 {
            reg = <0x00000007 0x00000010>;
            phandle = <0x00000022>;
        };
        cpu-version@1c {
            reg = <0x0000001c 0x00000001>;
            bits = <0x00000003 0x00000003>;
            phandle = <0x00000023>;
        };
    };
    dmac2: dma-controller@fed10000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x00000000 0xfed10000 0x00000000 0x00004000>;
        interrupts = <GIC_SPI 0x0000005a 0x00000004 0x00000000 0x0000005b 0x00000004>;
        clocks = <&cru 0x0000007a>;
        clock-names = "apb_pclk";
        #dma-cells = <0x00000001>;
        arm,pl330-periph-burst;
        phandle = <0x000000ce>;
    };
    hdptxphy_hdmi0: hdmiphy@fed60000 {
        compatible = "rockchip,rk3588-hdptx-phy-hdmi";
        reg = <0x0 0xfed60000 0x0 0x2000>;
        clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>, <&cru PCLK_HDPTX0>;
        clock-names = "ref", "apb";
        resets = <&cru SRST_HDPTX0>, <&cru SRST_P_HDPTX0>,
			 <&cru SRST_HDPTX0_INIT>, <&cru SRST_HDPTX0_CMN>,
			 <&cru SRST_HDPTX0_LANE>, <&cru SRST_HDPTX0_ROPLL>,
			 <&cru SRST_HDPTX0_LCPLL>;
        reset-names = "phy", "apb", "init", "cmn", "lane", "ropll", "lcpll";
        rockchip,grf = <&hdptxphy0_grf>;
        #phy-cells = <0>;
        #clock-cells = <0>;
        status = "okay";
        phandle = <0x000000b0>;
    };
    usbdp_phy0: phy@fed80000 {
        compatible = "rockchip,rk3588-usbdp-phy";
        reg = <0x00000000 0xfed80000 0x00000000 0x00010000>;
        rockchip,u2phy-grf = <0x0000015c>;
        rockchip,usb-grf = <0x00000055>;
        rockchip,usbdpphy-grf = <0x0000015d>;
        rockchip,vo-grf = <0x0000015e>;
        clocks = <&cru 0x000002b6 0x00000002 0x0000027f 0x00000002 0x00000269 0x0000015f>;
        clock-names = "refclk", "immortal", "pclk", "utmi";
        resets = <0x00000002 0x00000028 0x00000002 0x00000029 0x00000002 0x0000002a 0x00000002 0x0000002b 0x00000002 0x00000482>;
        reset-names = "init", "cmn", "lane", "pcs_apb", "pma_apb";
        status = "okay";
        rockchip,dp-lane-mux = <0 1 2 3>;
        orientation-switch;
        svid = <0xff01>;
        sbu1-dc-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
        sbu2-dc-gpios = <&gpio0 RK_PD3 GPIO_ACTIVE_HIGH>;
        usbdp_phy0_dp: dp-port {
            #phy-cells = <0>;
            status = "okay";
            phandle = <0x000000d3>;
        };
        usbdp_phy0_u3: u3-port {
            #phy-cells = <0>;
            status = "okay";
            phandle = <0x0000004b>;
        };
        port {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            usbdp_phy0_orientation_switch: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&usbc0_orien_sw>;
                phandle = <0x00000123>;
            };
            usbdp_phy0_dp_altmode_mux: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&dp_altmode_mux>;
                phandle = <0x00000124>;
            };
        };
    };
    csi2_dphy0_hw: csi2-dphy0-hw@fedc0000 {
        compatible = "rockchip,rk3588-csi2-dphy-hw";
        reg = <0x00000000 0xfedc0000 0x00000000 0x00008000>;
        clocks = <&cru 0x0000010c>;
        clock-names = "pclk";
        resets = <0x00000002 0x00000017 0x00000002 0x00000016>;
        reset-names = "srst_csiphy0", "srst_p_csiphy0";
        rockchip,grf = <0x00000164>;
        rockchip,sys_grf = <&sys_grf>;
        status = "okay";
        phandle = <0x00000027>;
    };
    combphy0_ps: phy@fee00000 {
        compatible = "rockchip,rk3588-naneng-combphy";
        reg = <0x00000000 0xfee00000 0x00000000 0x00000100>;
        #phy-cells = <0x00000001>;
        clocks = <&cru 0x000002bd 0x00000002 0x00000185 0x00000002 0x00000166>;
        clock-names = "refclk", "apbclk", "phpclk";
        assigned-clocks = <&cru 0x000002bd>;
        assigned-clock-rates = <100000000>;
        resets = <0x00000002 0x00020005 0x00000002 0x000004d6>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <&php_grf>;
        rockchip,pipe-phy-grf = <&pipe_phy0_grf>;
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&sata0_pm_reset>;
        phandle = <0x000000e5>;
    };
    combphy2_psu: phy@fee20000 {
        compatible = "rockchip,rk3588-naneng-combphy";
        reg = <0x00000000 0xfee20000 0x00000000 0x00000100>;
        #phy-cells = <0x00000001>;
        clocks = <&cru 0x000002bf 0x00000002 &hdmim2_rx_hpdin 0x00000002 0x00000166>;
        clock-names = "refclk", "apbclk", "phpclk";
        assigned-clocks = <&cru 0x000002bf>;
        assigned-clock-rates = <100000000>;
        resets = <0x00000002 0x00020007 0x00000002 0x000004d8>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <&php_grf>;
        rockchip,pipe-phy-grf = <0x00000167>;
        rockchip,pcie1ln-sel-bits = <0x00000100 0x00000001 0x00000001 0x00000000>;
        status = "okay";
        phandle = <0x00000051>;
    };
    pinctrl {
        compatible = "rockchip,rk3588-pinctrl";
        rockchip,grf = <0x00000168>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        phandle = <0x00000169>;
        gpio0: gpio@fd8a0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfd8a0000 0x00000000 0x00000100>;
            interrupts = <GIC_SPI 0x00000115 0x00000004>;
            clocks = <&cru 0x00000284 0x00000002 0x00000285>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000169 0x00000000 0x00000000 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x0000012f>;
        };
        gpio1: gpio@fec20000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfec20000 0x00000000 0x00000100>;
            interrupts = <GIC_SPI 0x00000116 0x00000004>;
            clocks = <&cru 0x0000007d 0x00000002 0x0000007e>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000169 0x00000000 0x00000020 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x00000120>;
        };
        gpio2: gpio@fec30000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfec30000 0x00000000 0x00000100>;
            interrupts = <GIC_SPI 0x00000117 0x00000004>;
            clocks = <&cru 0x0000007f 0x00000002 0x00000080>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000169 0x00000000 0x00000040 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x00000154>;
        };
        gpio3: gpio@fec40000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfec40000 0x00000000 0x00000100>;
            interrupts = <GIC_SPI 0x00000118 0x00000004>;
            clocks = <&cru 0x00000081 0x00000002 0x00000082>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000169 0x00000000 0x00000060 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x000001a9>;
        };
        gpio4: gpio@fec50000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfec50000 0x00000000 0x00000100>;
            interrupts = <GIC_SPI 0x00000119 0x00000004>;
            clocks = <&cru 0x00000083 0x00000002 0x00000084>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000169 0x00000000 0x00000080 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x000000db>;
        };
        pcfg_pull_up: pcfg-pull-up {
            bias-pull-up;
            phandle = <0x0000016d>;
        };
        pcfg_pull_none: pcfg-pull-none {
            bias-disable;
            phandle = <0x0000016a>;
        };
        pcfg-pull-none-drv-level-2 {
            bias-disable;
            drive-strength = <0x00000002>;
            phandle = <0x00000170>;
        };
        pcfg-pull-up-drv-level-1 {
            bias-pull-up;
            drive-strength = <0x00000001>;
            phandle = <0x0000016f>;
        };
        pcfg-pull-up-drv-level-2 {
            bias-pull-up;
            drive-strength = <0x00000002>;
            phandle = <0x0000016b>;
        };
        pcfg_pull_none_smt: pcfg-pull-none-smt {
            bias-disable;
            input-schmitt-enable;
            phandle = <0x0000016c>;
        };
        pcfg_output_high: pcfg-output-high {
            output-high;
            phandle = <0x0000016e>;
        };
        auddsm {
            auddsm-pins {
                rockchip,pins = <0x00000003 0x00000001 0x00000004 &pcfg_pull_none 0x00000003 0x00000002 0x00000004 &pcfg_pull_none 0x00000003 0x00000003 0x00000004 &pcfg_pull_none 0x00000003 0x00000004 0x00000004 &pcfg_pull_none>;
                phandle = <0x00000119>;
            };
        };
        bt1120 {
            bt1120_pins bt1120-pins {
                rockchip,pins = <0x00000004 0x00000008 0x00000002 &pcfg_pull_none 0x00000004 0x00000000 0x00000002 &pcfg_pull_none 0x00000004 0x00000001 0x00000002 &pcfg_pull_none 0x00000004 0x00000002 0x00000002 &pcfg_pull_none 0x00000004 0x00000003 0x00000002 &pcfg_pull_none 0x00000004 0x00000004 0x00000002 &pcfg_pull_none 0x00000004 0x00000005 0x00000002 &pcfg_pull_none 0x00000004 0x00000006 0x00000002 &pcfg_pull_none 0x00000004 0x00000007 0x00000002 &pcfg_pull_none 0x00000004 0x0000000a 0x00000002 &pcfg_pull_none 0x00000004 0x0000000b 0x00000002 &pcfg_pull_none 0x00000004 0x0000000c 0x00000002 &pcfg_pull_none 0x00000004 0x0000000d 0x00000002 &pcfg_pull_none 0x00000004 0x0000000e 0x00000002 &pcfg_pull_none 0x00000004 0x0000000f 0x00000002 &pcfg_pull_none 0x00000004 0x00000010 0x00000002 &pcfg_pull_none 0x00000004 0x00000011 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000052>;
            };
        };
        can0 {
            can0m0-pins {
                rockchip,pins = <0x00000000 0x00000010 0x0000000b &pcfg_pull_none 0x00000000 0x0000000f 0x0000000b &pcfg_pull_none>;
                phandle = <0x0000011a>;
            };
        };
        can1 {
            can1m0-pins {
                rockchip,pins = <0x00000003 0x0000000d 0x00000009 &pcfg_pull_none 0x00000003 0x0000000e 0x00000009 &pcfg_pull_none>;
                phandle = <0x0000011b>;
            };
        };
        can2 {
            can2m0-pins {
                rockchip,pins = <0x00000003 0x00000014 0x00000009 &pcfg_pull_none 0x00000003 0x00000015 0x00000009 &pcfg_pull_none>;
                phandle = <0x0000011c>;
            };
        };
        dp0 {
            dp0m2_pins: dp0m2-pins {
                rockchip,pins = <0x00000001 0x00000000 0x00000005 &pcfg_pull_none>;
                phandle = <0x000000d4>;
            };
        };
        dp1 {
            dp1m2_pins: dp1m2-pins {
                rockchip,pins = <0x00000001 0x00000001 0x00000005 &pcfg_pull_none>;
                phandle = <0x00000178>;
            };
        };
        gmac1 {
            gmac1_miim: gmac1-miim {
                rockchip,pins = <0x00000003 0x00000012 0x00000001 &pcfg_pull_none 0x00000003 0x00000013 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000e9>;
            };
            gmac1_rx_bus2: gmac1-rx-bus2 {
                rockchip,pins = <0x00000003 0x00000007 0x00000001 &pcfg_pull_none 0x00000003 0x00000008 0x00000001 &pcfg_pull_none 0x00000003 0x00000009 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000eb>;
            };
            gmac1_tx_bus2: gmac1-tx-bus2 {
                rockchip,pins = <0x00000003 0x0000000b 0x00000001 &pcfg_pull_none 0x00000003 0x0000000c 0x00000001 &pcfg_pull_none 0x00000003 0x0000000d 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000ea>;
            };
            gmac1_rgmii_clk: gmac1-rgmii-clk {
                rockchip,pins = <0x00000003 0x00000005 0x00000001 &pcfg_pull_none 0x00000003 0x00000004 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000ec>;
            };
            gmac1_rgmii_bus: gmac1-rgmii-bus {
                rockchip,pins = <0x00000003 0x00000002 0x00000001 &pcfg_pull_none 0x00000003 0x00000003 0x00000001 &pcfg_pull_none 0x00000003 0x00000000 0x00000001 &pcfg_pull_none 0x00000003 0x00000001 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000ed>;
            };
        };
        hdmi {
            hdmim0_tx0_cec: hdmim0-tx0-cec {
                rockchip,pins = <4 RK_PC1 5 &pcfg_pull_none>;
                phandle = <0x000000d7>;
            };
            hdmim0_tx0_hpd: hdmim0-tx0-hpd {
                rockchip,pins = <1 RK_PA5 5 &pcfg_pull_none>;
                phandle = <0x000000d8>;
            };
            hdmim0_tx0_scl: hdmim0-tx0-scl {
                rockchip,pins = <4 RK_PB7 5 &pcfg_pull_none_smt>;
                phandle = <0x000000d9>;
            };
            hdmim0_tx0_sda: hdmim0-tx0-sda {
                rockchip,pins = <4 RK_PC0 5 &pcfg_pull_none_smt>;
                phandle = <0x000000da>;
            };
            hdmim0_tx1_hpd: hdmim0-tx1-hpd {
                rockchip,pins = <1 RK_PA6 5 &pcfg_pull_none>;
                phandle = <0x0000017d>;
            };
            hdmim2_rx_cec: hdmim2-rx-cec {
                rockchip,pins = <1 RK_PB7 5 &pcfg_pull_none>;
                phandle = <0x00000186>;
            };
            hdmim2_rx_hpdin: hdmim2-rx-hpdin {
                rockchip,pins = <1 RK_PB6 5 &pcfg_pull_none>;
                phandle = <0x00000187>;
            };
            hdmim2_rx_scl: hdmim2-rx-scl {
                rockchip,pins = <1 RK_PD6 5 &pcfg_pull_none>;
                phandle = <0x00000188>;
            };
            hdmim2_rx_sda: hdmim2-rx-sda {
                rockchip,pins = <1 RK_PD7 5 &pcfg_pull_none>;
                phandle = <0x00000189>;
            };
            hdmim2_tx1_cec: hdmim2-tx1-cec {
                rockchip,pins = <3 RK_PC4 5 &pcfg_pull_none>;
                phandle = <0x0000017c>;
            };
            hdmim2_tx1_scl: hdmim2-tx1-scl {
                rockchip,pins = <1 RK_PA4 5 &pcfg_pull_none_smt>;
                phandle = <0x0000017e>;
            };
            hdmim2_tx1_sda: hdmim2-tx1-sda {
                rockchip,pins = <1 RK_PA3 5 &pcfg_pull_none_smt>;
                phandle = <0x0000017f>;
            };
        };
        i2c0 {
            i2c0m2_xfer: i2c0m2-xfer {
                rockchip,pins = <0x00000000 0x00000019 0x00000003 0x0000016c 0x00000000 0x0000001a 0x00000003 0x0000016c>;
                phandle = <0x00000059>;
            };
        };
        i2c1 {
            i2c1m2_xfer: i2c1m2-xfer {
                rockchip,pins = <0x00000000 0x0000001c 0x00000009 0x0000016c 0x00000000 0x0000001d 0x00000009 0x0000016c>;
                phandle = <0x0000011d>;
            };
        };
        i2c2 {
            i2c2m0-xfer {
                rockchip,pins = <0x00000000 0x0000000f 0x00000009 0x0000016c 0x00000000 0x00000010 0x00000009 0x0000016c>;
                phandle = <0x0000011e>;
            };
        };
        i2c3 {
            i2c3m0_xfer: i2c3m0-xfer {
                rockchip,pins = <0x00000001 0x00000011 0x00000009 0x0000016c 0x00000001 0x00000010 0x00000009 0x0000016c>;
                phandle = <0x0000011f>;
            };
        };
        i2c4 {
            i2c4m3-xfer {
                rockchip,pins = <0x00000001 0x00000003 0x00000009 0x0000016c 0x00000001 0x00000002 0x00000009 0x0000016c>;
                phandle = <0x00000125>;
            };
        };
        i2c5 {
            i2c5m0-xfer {
                rockchip,pins = <0x00000003 0x00000017 0x00000009 0x0000016c 0x00000003 0x00000018 0x00000009 0x0000016c>;
                phandle = <0x00000126>;
            };
        };
        i2c6 {
            i2c6m1_xfer: i2c6m1-xfer {
                rockchip,pins = <0x00000001 0x00000013 0x00000009 0x0000016c 0x00000001 0x00000012 0x00000009 0x0000016c>;
                phandle = <0x00000152>;
            };
        };
        i2c7 {
            i2c7m0-xfer {
                rockchip,pins = <0x00000001 0x00000018 0x00000009 0x0000016c 0x00000001 0x00000019 0x00000009 0x0000016c>;
                phandle = <0x00000156>;
            };
        };
        i2c8 {
            i2c8m0-xfer {
                rockchip,pins = <0x00000004 0x0000001a 0x00000009 0x0000016c 0x00000004 0x0000001b 0x00000009 0x0000016c>;
                phandle = <0x00000157>;
            };
        };
        i2s0 {
            i2s0-lrck {
                rockchip,pins = <0x00000001 0x00000015 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000f5>;
            };
            i2s0-sclk {
                rockchip,pins = <0x00000001 0x00000013 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000f6>;
            };
            i2s0-sdi0 {
                rockchip,pins = <0x00000001 0x0000001c 0x00000002 &pcfg_pull_none>;
                phandle = <0x000000f7>;
            };
            i2s0-sdo0 {
                rockchip,pins = <0x00000001 0x00000017 0x00000001 &pcfg_pull_none>;
                phandle = <0x000000f8>;
            };
        };
        i2s1 {
            i2s1m0-lrck {
                rockchip,pins = <0x00000004 0x00000002 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000f9>;
            };
            i2s1m0-sclk {
                rockchip,pins = <0x00000004 0x00000001 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000fa>;
            };
            i2s1m0-sdi0 {
                rockchip,pins = <0x00000004 0x00000005 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000fb>;
            };
            i2s1m0-sdi1 {
                rockchip,pins = <0x00000004 0x00000006 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000fc>;
            };
            i2s1m0-sdi2 {
                rockchip,pins = <0x00000004 0x00000007 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000fd>;
            };
            i2s1m0-sdi3 {
                rockchip,pins = <0x00000004 0x00000008 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000fe>;
            };
            i2s1m0-sdo0 {
                rockchip,pins = <0x00000004 0x00000009 0x00000003 &pcfg_pull_none>;
                phandle = <0x000000ff>;
            };
            i2s1m0-sdo1 {
                rockchip,pins = <0x00000004 0x0000000a 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000100>;
            };
            i2s1m0-sdo2 {
                rockchip,pins = <0x00000004 0x0000000b 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000101>;
            };
            i2s1m0-sdo3 {
                rockchip,pins = <0x00000004 0x0000000c 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000102>;
            };
        };
        i2s2 {
            i2s2m1-lrck {
                rockchip,pins = <0x00000003 0x0000000e 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000103>;
            };
            i2s2m1-sclk {
                rockchip,pins = <0x00000003 0x0000000d 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000104>;
            };
            i2s2m1-sdi {
                rockchip,pins = <0x00000003 0x0000000a 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000105>;
            };
            i2s2m1-sdo {
                rockchip,pins = <0x00000003 0x0000000b 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000106>;
            };
        };
        i2s3 {
            i2s3-lrck {
                rockchip,pins = <0x00000003 0x00000002 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000107>;
            };
            i2s3-sclk {
                rockchip,pins = <0x00000003 0x00000001 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000108>;
            };
            i2s3-sdi {
                rockchip,pins = <0x00000003 0x00000004 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000109>;
            };
            i2s3-sdo {
                rockchip,pins = <0x00000003 0x00000003 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000010a>;
            };
        };
        pdm0 {
            pdm0m0-clk {
                rockchip,pins = <0x00000001 0x00000016 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000010b>;
            };
            pdm0m0-clk1 {
                rockchip,pins = <0x00000001 0x00000014 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000010c>;
            };
            pdm0m0-sdi0 {
                rockchip,pins = <0x00000001 0x0000001d 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000010d>;
            };
            pdm0m0-sdi1 {
                rockchip,pins = <0x00000001 0x00000019 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000010e>;
            };
            pdm0m0-sdi2 {
                rockchip,pins = <0x00000001 0x0000001a 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000010f>;
            };
            pdm0m0-sdi3 {
                rockchip,pins = <0x00000001 0x0000001b 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000110>;
            };
        };
        pdm1 {
            pdm1m0-clk {
                rockchip,pins = <0x00000004 0x0000001d 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000111>;
            };
            pdm1m0-clk1 {
                rockchip,pins = <0x00000004 0x0000001c 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000112>;
            };
            pdm1m0-sdi0 {
                rockchip,pins = <0x00000004 0x0000001b 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000113>;
            };
            pdm1m0-sdi1 {
                rockchip,pins = <0x00000004 0x0000001a 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000114>;
            };
            pdm1m0-sdi2 {
                rockchip,pins = <0x00000004 0x00000019 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000115>;
            };
            pdm1m0-sdi3 {
                rockchip,pins = <0x00000004 0x00000018 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000116>;
            };
        };
        pmic {
            pmic_pins: pmic-pins {
                rockchip,pins = <0x00000000 0x00000007 0x00000000 &pcfg_pull_up 0x00000000 0x00000002 0x00000001 &pcfg_pull_none 0x00000000 0x00000003 0x00000001 &pcfg_pull_none 0x00000000 0x00000011 0x00000001 &pcfg_pull_none 0x00000000 0x00000012 0x00000001 &pcfg_pull_none 0x00000000 0x00000013 0x00000001 &pcfg_pull_none 0x00000000 0x0000001e 0x00000001 &pcfg_pull_none>;
                phandle = <0x00000130>;
            };
        };
        pwm0 {
            pwm0m0-pins {
                rockchip,pins = <0x00000000 0x0000000f 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000005d>;
            };
        };
        pwm1 {
            pwm1m0-pins {
                rockchip,pins = <0x00000000 0x00000010 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000005e>;
            };
        };
        pwm2 {
            pwm2m0-pins {
                rockchip,pins = <0x00000000 0x00000014 0x00000003 &pcfg_pull_none>;
                phandle = <0x0000005f>;
            };
        };
        pwm3 {
            pwm3m0-pins {
                rockchip,pins = <0x00000000 0x0000001c 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000060>;
            };
        };
        pwm4 {
            pwm4m0-pins {
                rockchip,pins = <0x00000000 0x00000015 0x0000000b &pcfg_pull_none>;
                phandle = <0x00000143>;
            };
        };
        pwm5 {
            pwm5m0-pins {
                rockchip,pins = <0x00000000 0x00000009 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000144>;
            };
        };
        pwm6 {
            pwm6m0-pins {
                rockchip,pins = <0x00000000 0x00000017 0x0000000b &pcfg_pull_none>;
                phandle = <0x00000145>;
            };
        };
        pwm7 {
            pwm7m0-pins {
                rockchip,pins = <0x00000000 0x00000018 0x0000000b &pcfg_pull_none>;
                phandle = <0x00000146>;
            };
        };
        pwm8 {
            pwm8m0-pins {
                rockchip,pins = <0x00000003 0x00000007 0x0000000b &pcfg_pull_none>;
                phandle = <0x00000147>;
            };
        };
        pwm9 {
            pwm9m0-pins {
                rockchip,pins = <0x00000003 0x00000008 0x0000000b &pcfg_pull_none>;
                phandle = <0x00000148>;
            };
        };
        pwm10 {
            pwm10m0-pins {
                rockchip,pins = <0x00000003 0x00000000 0x0000000b &pcfg_pull_none>;
                phandle = <0x00000149>;
            };
        };
        pwm11 {
            pwm11m0-pins {
                rockchip,pins = <0x00000003 0x00000001 0x0000000b &pcfg_pull_none>;
                phandle = <0x0000014a>;
            };
        };
        pwm12 {
            pwm12m0-pins {
                rockchip,pins = <0x00000003 0x0000000d 0x0000000b &pcfg_pull_none>;
                phandle = <0x0000014b>;
            };
        };
        pwm13 {
            pwm13m0-pins {
                rockchip,pins = <0x00000003 0x0000000e 0x0000000b &pcfg_pull_none>;
                phandle = <0x0000014c>;
            };
        };
        pwm14 {
            pwm14m0-pins {
                rockchip,pins = <0x00000003 0x00000012 0x0000000b &pcfg_pull_none>;
                phandle = <0x0000014d>;
            };
        };
        pwm15 {
            pwm15m0-pins {
                rockchip,pins = <0x00000003 0x00000013 0x0000000b &pcfg_pull_none>;
                phandle = <0x0000014e>;
            };
        };
        sata {
            sata0_pm_reset: sata0-pm-reset {
                rockchip,pins = <0x00000004 0x00000000 0x00000000 &pcfg_output_high>;
                phandle = <0x00000166>;
            };
            sata1_pm_reset: sata1-pm-reset {
                rockchip,pins = <0x00000004 0x00000001 0x00000000 &pcfg_output_high>;
                phandle = <0x000001a0>;
            };
        };
        sdio {
            sdiom1-pins {
                rockchip,pins = <0x00000003 0x00000005 0x00000002 &pcfg_pull_none 0x00000003 0x00000004 0x00000002 &pcfg_pull_none 0x00000003 0x00000000 0x00000002 &pcfg_pull_none 0x00000003 0x00000001 0x00000002 &pcfg_pull_none 0x00000003 0x00000002 0x00000002 &pcfg_pull_none 0x00000003 0x00000003 0x00000002 &pcfg_pull_none>;
                phandle = <0x000000f3>;
            };
        };
        sdmmc {
            sdmmc-bus4 {
                rockchip,pins = <0x00000004 0x00000018 0x00000001 0x0000016b 0x00000004 0x00000019 0x00000001 0x0000016b 0x00000004 0x0000001a 0x00000001 0x0000016b 0x00000004 0x0000001b 0x00000001 0x0000016b>;
                phandle = <0x000000f2>;
            };
            sdmmc-clk {
                rockchip,pins = <0x00000004 0x0000001d 0x00000001 0x0000016b>;
                phandle = <0x000000ef>;
            };
            sdmmc-cmd {
                rockchip,pins = <0x00000004 0x0000001c 0x00000001 0x0000016b>;
                phandle = <0x000000f0>;
            };
            sdmmc-det {
                rockchip,pins = <0x00000000 0x00000004 0x00000001 &pcfg_pull_up>;
                phandle = <0x000000f1>;
            };
        };
        spdif0 {
            spdif0m0-tx {
                rockchip,pins = <0x00000001 0x0000000e 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000117>;
            };
        };
        spdif1 {
            spdif1m0-tx {
                rockchip,pins = <0x00000001 0x0000000f 0x00000003 &pcfg_pull_none>;
                phandle = <0x00000118>;
            };
        };
        spi0 {
            spi0m0-pins {
                rockchip,pins = <0x00000000 0x00000016 0x00000008 0x0000016f 0x00000000 0x00000017 0x00000008 0x0000016f 0x00000000 0x00000010 0x00000008 0x0000016f>;
                phandle = <0x00000129>;
            };
            spi0m0-cs0 {
                rockchip,pins = <0x00000000 0x00000019 0x00000008 0x0000016f>;
                phandle = <0x00000127>;
            };
            spi0m0-cs1 {
                rockchip,pins = <0x00000000 0x0000000f 0x00000008 0x0000016f>;
                phandle = <0x00000128>;
            };
        };
        spi1 {
            spi1m1-pins {
                rockchip,pins = <0x00000003 0x00000011 0x00000008 0x0000016f 0x00000003 0x00000010 0x00000008 0x0000016f 0x00000003 0x0000000f 0x00000008 0x0000016f>;
                phandle = <0x0000012c>;
            };
            spi1m1-cs0 {
                rockchip,pins = <0x00000003 0x00000012 0x00000008 0x0000016f>;
                phandle = <0x0000012a>;
            };
            spi1m1-cs1 {
                rockchip,pins = <0x00000003 0x00000013 0x00000008 0x0000016f>;
                phandle = <0x0000012b>;
            };
        };
        spi2 {
            spi2m2_pins: spi2m2-pins {
                rockchip,pins = <0x00000000 0x00000005 0x00000001 0x0000016f 0x00000000 0x0000000b 0x00000001 0x0000016f 0x00000000 0x00000006 0x00000001 0x0000016f>;
                phandle = <0x0000012e>;
            };
            spi2m2_cs0: spi2m2-cs0 {
                rockchip,pins = <0x00000000 0x00000009 0x00000001 0x0000016f>;
                phandle = <0x0000012d>;
            };
        };
        spi3 {
            spi3m1-pins {
                rockchip,pins = <0x00000004 0x0000000f 0x00000008 0x0000016f 0x00000004 0x0000000d 0x00000008 0x0000016f 0x00000004 0x0000000e 0x00000008 0x0000016f>;
                phandle = <0x00000139>;
            };
            spi3m1-cs0 {
                rockchip,pins = <0x00000004 0x00000010 0x00000008 0x0000016f>;
                phandle = <0x00000137>;
            };
            spi3m1-cs1 {
                rockchip,pins = <0x00000004 0x00000011 0x00000008 0x0000016f>;
                phandle = <0x00000138>;
            };
        };
        spi4 {
            spi4m0-pins {
                rockchip,pins = <0x00000001 0x00000012 0x00000008 0x0000016f 0x00000001 0x00000010 0x00000008 0x0000016f 0x00000001 0x00000011 0x00000008 0x0000016f>;
                phandle = <0x0000015a>;
            };
            spi4m0-cs0 {
                rockchip,pins = <0x00000001 0x00000013 0x00000008 0x0000016f>;
                phandle = <0x00000158>;
            };
            spi4m0-cs1 {
                rockchip,pins = <0x00000001 0x00000014 0x00000008 0x0000016f>;
                phandle = <0x00000159>;
            };
        };
        tsadc {
            tsadc_shut: tsadc-shut {
                rockchip,pins = <0x00000000 0x00000001 0x00000002 &pcfg_pull_none>;
                phandle = <0x00000150>;
            };
        };
        uart0 {
            uart0m2_xfer: uart0m2-xfer {
                rockchip,pins = <0x00000004 0x00000004 0x0000000a &pcfg_pull_up 0x00000004 0x00000003 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000005c>;
            };
        };
        uart1 {
            uart1m1-xfer {
                rockchip,pins = <0x00000001 0x0000000f 0x0000000a &pcfg_pull_up 0x00000001 0x0000000e 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000013a>;
            };
        };
        uart2 {
            uart2m0_xfer: uart2m0-xfer {
                rockchip,pins = <0x00000000 0x0000000e 0x0000000a &pcfg_pull_up 0x00000000 0x0000000d 0x0000000a &pcfg_pull_up>;
                phandle = <0x000001ad>;
            };
            uart2m1-xfer {
                rockchip,pins = <0x00000004 0x00000019 0x0000000a &pcfg_pull_up 0x00000004 0x00000018 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000013b>;
            };
        };
        uart3 {
            uart3m1-xfer {
                rockchip,pins = <0x00000003 0x0000000e 0x0000000a &pcfg_pull_up 0x00000003 0x0000000d 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000013c>;
            };
        };
        uart4 {
            uart4m1-xfer {
                rockchip,pins = <0x00000003 0x00000018 0x0000000a &pcfg_pull_up 0x00000003 0x00000019 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000013d>;
            };
        };
        uart5 {
            uart5m1-xfer {
                rockchip,pins = <0x00000003 0x00000015 0x0000000a &pcfg_pull_up 0x00000003 0x00000014 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000013e>;
            };
        };
        uart6 {
            uart6m1-xfer {
                rockchip,pins = <0x00000001 0x00000000 0x0000000a &pcfg_pull_up 0x00000001 0x00000001 0x0000000a &pcfg_pull_up>;
                phandle = <0x0000013f>;
            };
        };
        uart7 {
            uart7m1-xfer {
                rockchip,pins = <0x00000003 0x00000011 0x0000000a &pcfg_pull_up 0x00000003 0x00000010 0x0000000a &pcfg_pull_up>;
                phandle = <0x00000140>;
            };
        };
        uart8 {
            uart8m1-xfer {
                rockchip,pins = <0x00000003 0x00000003 0x0000000a &pcfg_pull_up 0x00000003 0x00000002 0x0000000a &pcfg_pull_up>;
                phandle = <0x00000141>;
            };
        };
        uart9 {
            uart9m1-xfer {
                rockchip,pins = <0x00000004 0x0000000d 0x0000000a &pcfg_pull_up 0x00000004 0x0000000c 0x0000000a &pcfg_pull_up>;
                phandle = <0x00000142>;
            };
        };
        gpio-func {
            tsadc_gpio_func: tsadc-gpio-func {
                rockchip,pins = <0x00000000 0x00000001 0x00000000 &pcfg_pull_none>;
                phandle = <0x0000014f>;
            };
        };
        gmac0 {
            gmac0-miim {
                rockchip,pins = <0x00000004 0x00000014 0x00000001 &pcfg_pull_none 0x00000004 0x00000015 0x00000001 &pcfg_pull_none>;
                phandle = <0x00000194>;
            };
            gmac0-rx-bus2 {
                rockchip,pins = <0x00000002 0x00000011 0x00000001 &pcfg_pull_none 0x00000002 0x00000012 0x00000001 &pcfg_pull_none 0x00000004 0x00000012 0x00000001 &pcfg_pull_none>;
                phandle = <0x00000196>;
            };
            gmac0-tx-bus2 {
                rockchip,pins = <0x00000002 0x0000000e 0x00000001 &pcfg_pull_none 0x00000002 0x0000000f 0x00000001 &pcfg_pull_none 0x00000002 0x00000010 0x00000001 &pcfg_pull_none>;
                phandle = <0x00000195>;
            };
            gmac0-rgmii-clk {
                rockchip,pins = <0x00000002 0x00000008 0x00000001 &pcfg_pull_none 0x00000002 0x0000000b 0x00000001 &pcfg_pull_none>;
                phandle = <0x00000197>;
            };
            gmac0-rgmii-bus {
                rockchip,pins = <0x00000002 0x00000006 0x00000001 &pcfg_pull_none 0x00000002 0x00000007 0x00000001 &pcfg_pull_none 0x00000002 0x00000009 0x00000001 &pcfg_pull_none 0x00000002 0x0000000a 0x00000001 &pcfg_pull_none>;
                phandle = <0x00000198>;
            };
        };
        dp {
            dp_hdmi_ctl: dp-hdmi-ctl {
                rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>,
								<3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
                phandle = <0x00000179>;
            };
        };
        rtc {
            rtc_int: rtc-int {
                rockchip,pins = <2 0x0000000d RK_FUNC_GPIO &pcfg_pull_up>;
                phandle = <0x00000153>;
            };
        };
        usb {
            vcc5v0_host_en: vcc5v0-host-en {
                rockchip,pins = <3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
                phandle = <0x000001aa>;
            };
            vcc5v0_usb2_host_en: vcc5v0-usb2-host-en {
                rockchip,pins = <3 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;
                phandle = <0x000001ab>;
            };
            vcc5v0_otg_en: vcc5v0-otg-en {
                rockchip,pins = <4 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>;
                phandle = <0x000001ac>;
            };
        };
        pcie {
            power_en: power-en {
                rockchip,pins = <2 RK_PB4 RK_FUNC_GPIO  &pcfg_output_high>;
            };
        };
        gmac0_reset {
            rockchip,pins = <4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
        };
        gmac1_reset {
            rockchip,pins = <4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_up>;
        };
        hdmi_rx_det {
            rockchip,pins = <0 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up>;
        };
        lt6911c {
            lt6911c_irq {
                rockchip,pins = <4 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
            };
            lt6911c_rst {
                rockchip,pins = <4 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
            };
        };
        usb-typec {
            usbc0_int: usbc0-int {
                rockchip,pins = <1 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>;
                phandle = <0x00000121>;
            };
        };
    };
    usbdrd3_1: usbdrd3_1 {
        compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
        clocks = <&cru 0x000001a6 0x00000002 0x000001a5 0x00000002 0x000001a4>;
        clock-names = "ref", "suspend", "bus";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        status = "okay";
        usbdrd_dwc3_1: usb@fc400000 {
            compatible = "snps,dwc3";
            reg = <0x00000000 0xfc400000 0x00000000 0x00400000>;
            interrupts = <GIC_SPI 0x000000dd 0x00000004>;
            power-domains = <&power 0x0000001f>;
            resets = <0x00000002 0x000002a7>;
            reset-names = "usb3-otg";
            dr_mode = "host";
            phys = <0x00000174 0x00000175>;
            phy-names = "usb2-phy", "usb3-phy";
            phy_type = "utmi_wide";
            snps,dis_enblslpm_quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            status = "okay";
            maximum-speed = "high-speed";
        };
    };
    pcie30_phy_grf: syscon@fd5b8000 {
        compatible = "rockchip,pcie30-phy-grf", "syscon";
        reg = <0x00000000 0xfd5b8000 0x00000000 0x00010000>;
        phandle = <0x000001a1>;
    };
    pipe_phy1_grf: syscon@fd5c0000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x00000000 0xfd5c0000 0x00000000 0x00000100>;
        phandle = <0x0000019f>;
    };
    usbdpphy1_grf: syscon@fd5cc000 {
        compatible = "rockchip,rk3588-usbdpphy-grf", "syscon";
        reg = <0x00000000 0xfd5cc000 0x00000000 0x00004000>;
        phandle = <0x0000019c>;
    };
    usb2phy1_grf: syscon@fd5d4000 {
        compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfd5d4000 0x00000000 0x00004000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        phandle = <0x0000019b>;
        u2phy1: usb2-phy@4000 {
            compatible = "rockchip,rk3588-usb2phy";
            reg = <0x00004000 0x00000010>;
            interrupts = <GIC_SPI 0x0000018a 0x00000004>;
            resets = <0x00000002 0x000c0048 0x00000002 0x00000489>;
            reset-names = "phy", "apb";
            clocks = <&cru 0x000002b5>;
            clock-names = "phyclk";
            clock-output-names = "usb480m_phy1";
            #clock-cells = <0x00000000>;
            rockchip,usbctrl-grf = <0x00000055>;
            status = "okay";
            phandle = <0x0000019d>;
            u2phy1_otg: otg-port {
                #phy-cells = <0>;
                status = "okay";
                phy-supply = <&vcc5v0_usb2_host>;
                phandle = <0x00000174>;
            };
        };
    };
    hdptxphy1_grf: syscon@fd5e4000 {
        compatible = "rockchip,rk3588-hdptxphy-grf", "syscon";
        reg = <0x00000000 0xfd5e4000 0x00000000 0x00000100>;
        phandle = <0x0000019a>;
    };
    hdmi1: hdmi@fdea0000 {
        compatible = "rockchip,rk3588-dw-hdmi";
        reg = <0x0 0xfdea0000 0x0 0x10000>, <0x0 0xfdeb0000 0x0 0x10000>;
        interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&cru PCLK_HDMITX1>,
			 <&cru CLK_HDMIHDP1>,
			 <&cru CLK_HDMITX1_EARC>,
			 <&cru CLK_HDMITX1_REF>,
			 <&cru MCLK_I2S6_8CH_TX>,
			 <&cru DCLK_VOP0>,
			 <&cru DCLK_VOP1>,
			 <&cru DCLK_VOP2>,
			 <&cru DCLK_VOP3>,
			 <&hclk_vo1>;
        clock-names = "pclk",
			      "hpd",
			      "earc",
			      "hdmitx_ref",
			      "aud",
			      "dclk_vp0",
			      "dclk_vp1",
			      "dclk_vp2",
			      "dclk_vp3",
			      "hclk_vo1";
        resets = <&cru SRST_HDMITX1_REF>, <&cru SRST_HDMIHDP1>;
        reset-names = "ref", "hdp";
        power-domains = <&power RK3588_PD_VO1>;
        pinctrl-names = "default";
        pinctrl-0 = <&hdmim2_tx1_cec &hdmim0_tx1_hpd &hdmim1_tx1_scl &hdmim1_tx1_sda>;
        reg-io-width = <4>;
        rockchip,grf = <&sys_grf>;
        rockchip,vo1_grf = <&vo1_grf>;
        phys = <&hdptxphy_hdmi1>;
        phy-names = "hdmi";
        #sound-dai-cells = <0>;
        status = "okay";
        phandle = <0x000001a6>;
        ports {
            #address-cells = <1>;
            #size-cells = <0>;
            hdmi1_in: port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;
                hdmi1_in_vp0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&vp0_out_hdmi1>;
                    status = "okay";
                    phandle = <0x000000bb>;
                };
                hdmi1_in_vp1: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&vp1_out_hdmi1>;
                    status = "okay";
                    phandle = <0x000000c1>;
                };
                hdmi1_in_vp2: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&vp2_out_hdmi1>;
                    status = "okay";
                    phandle = <0x000000c9>;
                };
            };
        };
    };
    hdmirx_ctrler: hdmirx-controller@fdee0000 {
        compatible = "rockchip,rk3588-hdmirx-ctrler", "rockchip,hdmirx-ctrler";
        reg = <0x00000000 0xfdee0000 0x00000000 0x00006000>;
        reg-names = "hdmirx_regs";
        power-domains = <&power 0x0000001a>;
        rockchip,grf = <&sys_grf>;
        rockchip,vo1_grf = <&vo1_grf>;
        interrupts = <GIC_SPI 0x000000b1 0x00000004 0x00000000 0x000001b4 0x00000004 0x00000000 0x000000b3 0x00000004>;
        interrupt-names = "cec", "hdmi", "dma";
        clocks = <&cru 0x0000021a 0x00000002 0x0000021f 0x00000002 0x000002b2 0x00000002 0x0000021b 0x00000002 0x0000021c 0x00000002 0x00000232 0x00000005>;
        clock-names = "aclk", "audio", "cr_para", "pclk", "ref", "hclk_s_hdmirx", "hclk_vo1";
        resets = <0x00000002 0x000003d9 0x00000002 0x000003da 0x00000002 0x000003db 0x00000002 0x000003b7>;
        reset-names = "rst_a", "rst_p", "rst_ref", "rst_biu";
        pinctrl-0 = <&hdmim2_rx_cec &hdmim2_rx_hpdin &hdmim2_rx_scl &hdmim2_rx_sda>;
        pinctrl-names = "default";
        status = "okay";
        hpd-trigger-level = <1>;
        hdmirx-det-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>;
    };
    pcie3x4: pcie@fe150000 {
        compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
        #address-cells = <3>;
        #size-cells = <2>;
        bus-range = <0x00 0x0f>;
		clocks = <&cru ACLK_PCIE_4L_MSTR>, <&cru ACLK_PCIE_4L_SLV>,
			 <&cru ACLK_PCIE_4L_DBI>, <&cru PCLK_PCIE_4L>,
			 <&cru CLK_PCIE_AUX0>, <&cru CLK_PCIE4L_PIPE>;
		clock-names = "aclk_mst", "aclk_slv",
			      "aclk_dbi", "pclk",
			      "aux", "pipe";
		device_type = "pci";
		interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <1>;
        interrupt-map-mask = <0 0 0 7>;
        interrupt-map = <0 0 0 1 &pcie3x4_intc 0>,
				<0 0 0 2 &pcie3x4_intc 1>,
				<0 0 0 3 &pcie3x4_intc 2>,
				<0 0 0 4 &pcie3x4_intc 3>;
		linux,pci-domain = <0>;
		num-ib-windows = <16>;
		num-ob-windows = <16>;
		num-viewport = <8>;
		max-link-speed = <3>;
		msi-map = <0x0000 &its1 0x0000 0x1000>;
        num-lanes = <2>;
        phys = <&pcie30phy>;
        phy-names = "pcie-phy";
        power-domains = <&power RK3588_PD_PCIE>
        ranges = <0x00000800 0x0 0xf0000000 0x0 0xf0000000 0x0 0x100000
				0x81000000 0x0 0xf0100000 0x0 0xf0100000 0x0 0x100000
				0x82000000 0x0 0xf0200000 0x0 0xf0200000 0x0 0xe00000
				0xc3000000 0x9 0x00000000 0x9 0x00000000 0x0 0x40000000>;
        reg = <0x0 0xfe150000 0x0 0x10000>,
		      <0xa 0x40000000 0x0 0x400000>;
        reg-names = "pcie-apb", "pcie-dbi";
        resets = <&cru SRST_PCIE0_POWER_UP>, <&cru SRST_P_PCIE0>;
        reset-names = "pcie", "periph";
        rockchip,pipe-grf = <&php_grf>;
        status = "okay";
        reset-gpios = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>;
        vpcie3v3-supply = <&vcc3v3_pcie30>;
        pcie3x4_intc: legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0>;
            #interrupt-cells = <1>;
            interrupt-parent = <&gic>;
            interrupts = <GIC_SPI 260 IRQ_TYPE_EDGE_RISING>;
            phandle = <0x0000018a>;
        };
    };
    gmac0: ethernet@fe1b0000 {
        local-mac-address = [ba 5b 25 58 d0 10];
        compatible = "rockchip,rk3588-gmac", "snps,dwmac-4.20a";
        reg = <0x00000000 0xfe1b0000 0x00000000 0x00010000>;
        interrupts = <GIC_SPI 0x000000e3 0x00000004 0x00000000 0x000000e2 0x00000004>;
        interrupt-names = "macirq", "eth_wake_irq";
        rockchip,grf = <&sys_grf>;
        rockchip,php_grf = <&php_grf>;
        clocks = <&cru 0x00000144 0x00000002 0x00000145 0x00000002 0x00000167 0x00000002 0x0000016c 0x00000002 0x00000142>;
        clock-names = "stmmaceth", "clk_mac_ref", "pclk_mac", "aclk_mac", "ptp_ref";
        resets = <0x00000002 0x0000020a>;
        reset-names = "stmmaceth";
        power-domains = <&power 0x00000021>;
        snps,mixed-burst;
        snps,tso;
        snps,axi-config = <0x00000191>;
        snps,mtl-rx-config = <0x00000192>;
        snps,mtl-tx-config = <0x00000193>;
        status = "okay";
        phy-mode = "rgmii-rxid";
        clock_in_out = "output";
        snps,reset-gpio = <&gpio4 RK_PB2 GPIO_ACTIVE_LOW>;
        snps,reset-active-low;
        snps,reset-delays-us = <0x00000000 0x00004e20 0x000186a0>;
        pinctrl-names = "default";
        pinctrl-0 = <&gmac0_miim &gmac0_tx_bus2 &gmac0_rx_bus2 &gmac0_rgmii_clk &gmac0_rgmii_bus>;
        tx_delay = <0x00000044>;
        phy-handle = <0x00000199>;
        mdio {
            compatible = "snps,dwmac-mdio";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            phy@1 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x00000001>;
                phandle = <0x00000199>;
            };
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x00000004>;
            snps,rd_osr_lmt = <0x00000008>;
            snps,blen = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000008 0x00000004>;
            phandle = <0x00000191>;
        };
        rx-queues-config {
            snps,rx-queues-to-use = <0x00000002>;
            phandle = <0x00000192>;
            queue0 {
            };
            queue1 {
            };
        };
        tx-queues-config {
            snps,tx-queues-to-use = <0x00000002>;
            phandle = <0x00000193>;
            queue0 {
            };
            queue1 {
            };
        };
    };
    sata1: sata@fe220000 {
        compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
        reg = <0x00000000 0xfe220000 0x00000000 0x00001000>;
        clocks = <&cru 0x00000172 0x00000002 0x0000016f 0x00000002 0x00000175 0x00000002 0x00000164 0x00000002 0x0000017f>;
        clock-names = "sata", "pmalive", "rxoob", "ref", "asic";
        interrupts = <GIC_SPI 0x00000112 0x00000004>;
        interrupt-names = "hostc";
        phys = <0x00000190 0x00000001>;
        phy-names = "sata-phy";
        ports-implemented = <0x00000001>;
        status = "okay";
    };
    hdptxphy_hdmi1: hdmiphy@fed70000 {
        compatible = "rockchip,rk3588-hdptx-phy-hdmi";
        reg = <0x0 0xfed70000 0x0 0x2000>;
        clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>, <&cru PCLK_HDPTX1>;
        clock-names = "ref", "apb";
        resets = <&cru SRST_HDPTX1>, <&cru SRST_P_HDPTX1>,
			 <&cru SRST_HDPTX1_INIT>, <&cru SRST_HDPTX1_CMN>,
			 <&cru SRST_HDPTX1_LANE>, <&cru SRST_HDPTX1_ROPLL>,
			 <&cru SRST_HDPTX1_LCPLL>;
        reset-names = "phy", "apb", "init", "cmn", "lane", "ropll", "lcpll";
        rockchip,grf = <&hdptxphy1_grf>;
        #phy-cells = <0>;
        #clock-cells = <0>;
        status = "okay";
        phandle = <0x000000b1>;
    };
    usbdp_phy1: phy@fed90000 {
        compatible = "rockchip,rk3588-usbdp-phy";
        reg = <0x0 0xfed90000 0x0 0x10000>;
        rockchip,u2phy-grf = <0x0000019b>;
        rockchip,usb-grf = <0x00000055>;
        rockchip,usbdpphy-grf = <0x0000019c>;
        rockchip,vo-grf = <0x0000015e>;
        clocks = <&cru 0x000002b6 0x00000002 0x00000280 0x00000002 0x0000026a 0x0000019d>;
        clock-names = "refclk", "immortal", "pclk", "utmi";
        resets = <0x00000002 0x0000002f 0x00000002 0x00000030 0x00000002 0x00000031 0x00000002 0x00000032 0x00000002 0x00000484>;
        reset-names = "init", "cmn", "lane", "pcs_apb", "pma_apb";
        status = "okay";
        rockchip,dp-lane-mux = <0 1 2 3>;
        usbdp_phy1_dp: dp-port {
            #phy-cells = <0>;
            status = "okay";
            phandle = <0x00000177>;
        };
        usbdp_phy1_u3: u3-port {
            #phy-cells = <0>;
            status = "okay";
            maximum-speed = "high-speed";
            phandle = <0x00000175>;
        };
    };
    combphy1_ps: phy@fee10000 {
        compatible = "rockchip,rk3588-naneng-combphy";
        reg = <0x00000000 0xfee10000 0x00000000 0x00000100>;
        #phy-cells = <0x00000001>;
        clocks = <&cru 0x000002be &cru &hdmim2_rx_cec &cru &sata0_pm_reset>;
        clock-names = "refclk", "apbclk", "phpclk";
        assigned-clocks = <&cru 0x000002be>;
        assigned-clock-rates = <100000000>;
        resets = <0x00000002 0x00020006 0x00000002 0x000004d7>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <&php_grf>;
        rockchip,pipe-phy-grf = <0x0000019f>;
        rockchip,pcie1ln-sel-bits = <0x00000100 0x00000000 0x00000000 0x00000000>;
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&sata1_pm_reset>;
        phandle = <0x00000190>;
    };
    pcie30phy: phy@fee80000 {
        compatible = "rockchip,rk3588-pcie3-phy";
        reg = <0x00000000 0xfee80000 0x00000000 0x00020000>;
        #phy-cells = <0x00000000>;
        clocks = <&cru PCLK_PCIE_COMBO_PIPE_PHY>;
        clock-names = "pclk";
        resets = <&cru SRST_PCIE30_PHY>;
        reset-names = "phy";
        rockchip,pipe-grf = <&php_grf>;
        rockchip,phy-grf = <0x000001a1>;
        status = "okay";
        rockchip,pcie30-phymode = <0x00000000>;
        phandle = <0x0000018c>;
    };
    adc-keys {
        compatible = "adc-keys";
        io-channels = <&saradc 1>;
        io-channel-names = "buttons";
        keyup-threshold-microvolt = <1800000>;
        poll-interval = <100>;
        vol-up-key {
            label = "volume up";
            linux,code = <0x00000073>;
            press-threshold-microvolt = <1750>;
        };
    };
    hdmi0_sound: hdmi0-sound {
        status = "okay";
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,mclk-fs = <128>;
        simple-audio-card,name = "rockchip,hdmi0";
        simple-audio-card,cpu {
            sound-dai = <&i2s5_8ch>;
        };
        simple-audio-card,codec {
            sound-dai = <&hdmi0>;
        };
    };
    hdmi1_sound: hdmi1-sound {
        status = "okay";
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,mclk-fs = <128>;
        simple-audio-card,name = "rockchip,hdmi1";
        simple-audio-card,cpu {
            sound-dai = <&i2s6_8ch>;
        };
        simple-audio-card,codec {
            sound-dai = <&hdmi1>;
        };
    };
    test-power {
        status = "okay";
    };
    pcie30_avdd0v75: pcie30-avdd0v75 {
        compatible = "regulator-fixed";
        regulator-name = "pcie30_avdd0v75";
        regulator-boot-on;
        regulator-always-on;
        regulator-min-microvolt = <750000>;
        regulator-max-microvolt = <750000>;
        vin-supply = <&nldo5_s0>;
    };
    pcie30_avdd1v8: pcie30-avdd1v8 {
        compatible = "regulator-fixed";
        regulator-name = "pcie30_avdd1v8";
        regulator-boot-on;
        regulator-always-on;
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
        vin-supply = <&avcc_1v8_s0>;
    };
    vcc12v_dcin: vcc12v-dcin {
        compatible = "regulator-fixed";
        regulator-name = "vcc12v_dcin";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <12000000>;
        regulator-max-microvolt = <12000000>;
        phandle = <0x000001a8>;
    };
    vcc3v3_pcie30: vcc3v3-pcie30 {
        compatible = "regulator-fixed";
        regulator-name = "vcc3v3_pcie30";
        regulator-min-microvolt = <3300000>;
        regulator-max-microvolt = <3300000>;
        enable-active-high;
        gpios = <&gpio2 RK_PB4 GPIO_ACTIVE_HIGH>;
        startup-delay-us = <7500>;
        vin-supply = <&vcc12v_dcin>;
        phandle = <0x0000018d>;
    };
    vcc5v0_sys: vcc5v0-sys {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_sys";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        vin-supply = <&vcc12v_dcin>;
        phandle = <0x0000005a>;
    };
    vcc5v0_host: vcc5v0-host-regulator {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_host";
        regulator-boot-on;
        regulator-always-on;
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        enable-active-high;
        gpio = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
        vin-supply = <&vcc5v0_sys>;
        pinctrl-names = "default";
        pinctrl-0 = <&vcc5v0_host_en>;
        phandle = <0x00000057>;
    };
    vcc5v0_usb2_host: vcc5v0-usb2-host-regulator {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_usb2_host";
        regulator-boot-on;
        regulator-always-on;
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        enable-active-high;
        gpio = <&gpio3 RK_PC0 GPIO_ACTIVE_HIGH>;
        vin-supply = <&vcc5v0_sys>;
        pinctrl-names = "default";
        pinctrl-0 = <&vcc5v0_usb2_host_en>;
        phandle = <0x00000176>;
    };
    vcc5v0_otg: vcc5v0-otg-regulator {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_otg";
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        enable-active-high;
        gpio = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
        vin-supply = <&vcc5v0_sys>;
        pinctrl-names = "default";
        pinctrl-0 = <&vcc5v0_otg_en>;
        phandle = <0x00000056>;
    };
    vcc_1v1_nldo_s3: vcc-1v1-nldo-s3 {
        compatible = "regulator-fixed";
        regulator-name = "vcc_1v1_nldo_s3";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <1100000>;
        regulator-max-microvolt = <1100000>;
        vin-supply = <&vcc5v0_sys>;
        phandle = <0x00000136>;
    };
    chosen {
        bootargs = "storagemedia=emmc androidboot.storagemedia=emmc androidboot.mode=normal  androidboot.verifiedbootstate=orange rw rootwait earlycon=uart8250,mmio32,0xfeb50000 console=ttyFIQ0 irqchip.gicv3_pseudo_nmi=0 clk_gate.always_on=1 pm_domains.always_on=1 root=PARTUUID=614e0000-0000";
    };
    cspmu@fd10c000 {
        compatible = "rockchip,cspmu";
        reg = <0x00000000 0xfd10c000 0x00000000 0x00001000 0x00000000 0xfd10d000 0x00000000 0x00001000 0x00000000 0xfd10e000 0x00000000 0x00001000 0x00000000 0xfd10f000 0x00000000 0x00001000 0x00000000 0xfd12c000 0x00000000 0x00001000 0x00000000 0xfd12d000 0x00000000 0x00001000 0x00000000 0xfd12e000 0x00000000 0x00001000 0x00000000 0xfd12f000 0x00000000 0x00001000>;
    };
    debug@fd104000 {
        compatible = "rockchip,debug";
        reg = <0x00000000 0xfd104000 0x00000000 0x00001000 0x00000000 0xfd105000 0x00000000 0x00001000 0x00000000 0xfd106000 0x00000000 0x00001000 0x00000000 0xfd107000 0x00000000 0x00001000 0x00000000 0xfd124000 0x00000000 0x00001000 0x00000000 0xfd125000 0x00000000 0x00001000 0x00000000 0xfd126000 0x00000000 0x00001000 0x00000000 0xfd127000 0x00000000 0x00001000>;
    };
    fiq-debugger {
        compatible = "rockchip,fiq-debugger";
        rockchip,serial-id = <2>;
        rockchip,wake-irq = <0>;
        rockchip,irq-mode-enable = <1>;
        rockchip,baudrate = <1500000>;
        interrupts = <GIC_SPI 0x000001a7 0x00000008>;
        pinctrl-names = "default";
        pinctrl-0 = <&uart2m0_xfer>;
        status = "okay";
    };
    ramoops@110000 {
        compatible = "ramoops";
        reg = <0x00000000 0x00110000 0x00000000 0x000f0000>;
        record-size = <0x00020000>;
        console-size = <0x00080000>;
        ftrace-size = <0x00000000>;
        pmsg-size = <0x00050000>;
    };
    reserved-memory {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        cma {
            compatible = "shared-dma-pool";
            reusable;
            reg = <0x00000000 0x10000000 0x00000000 0x10000000>;
            linux,cma-default;
        };
        drm_logo drm-logo@00000000 {
            compatible = "rockchip,drm-logo";
            reg = <0x00000000 0xedf00000 0x00000000 0x000b7388>;
            phandle = <0x0000002b>;
        };
        drm-cubic-lut@00000000 {
            compatible = "rockchip,drm-cubic-lut";
            reg = <0x00000000 0x00000000 0x00000000 0x00000000>;
        };
    };
    external-camera-clock {
        compatible = "fixed-clock";
        clock-frequency = <27000000>;
        clock-output-names = "CLK_CAMERA_27MHZ";
        #clock-cells = <0>;
    };
};
