<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='10124' type='10109'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='17449'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='31896'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1159' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='528'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='280911' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='280911' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='960'/>
