/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [15:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  reg [13:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [31:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_0z[1] | celloutsig_1_0z[1]) & celloutsig_1_1z[4]);
  assign celloutsig_1_5z = ~((in_data[169] | celloutsig_1_0z[0]) & celloutsig_1_4z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_6z) & celloutsig_1_4z);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[0] | celloutsig_0_3z) & celloutsig_0_1z);
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_9z[4] | celloutsig_0_4z[0]) & celloutsig_0_6z);
  assign celloutsig_0_20z = ~((celloutsig_0_11z | in_data[90]) & celloutsig_0_2z[3]);
  assign celloutsig_0_24z = ~((celloutsig_0_9z[8] | celloutsig_0_16z) & celloutsig_0_16z);
  assign celloutsig_1_10z = celloutsig_1_5z & ~(celloutsig_1_4z);
  assign celloutsig_1_18z = in_data[184] & ~(celloutsig_1_13z);
  assign celloutsig_0_5z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[92]);
  assign celloutsig_0_16z = celloutsig_0_13z[6] & ~(celloutsig_0_3z);
  assign celloutsig_1_8z = celloutsig_1_0z[2] ? { in_data[136:124], celloutsig_1_4z, 1'h1, celloutsig_1_0z[1:0], celloutsig_1_1z } : { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_4z ? celloutsig_1_1z[4:1] : { celloutsig_1_8z[18], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[165] ? in_data[100:98] : in_data[127:125];
  assign celloutsig_1_1z = in_data[108] ? in_data[155:151] : in_data[131:127];
  assign celloutsig_0_0z = in_data[92:87] != in_data[55:50];
  assign celloutsig_1_4z = celloutsig_1_3z[7:4] != celloutsig_1_1z[4:1];
  assign celloutsig_1_13z = { celloutsig_1_11z[12:10], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z } != celloutsig_1_3z[9:4];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } != in_data[20:17];
  assign celloutsig_0_26z = celloutsig_0_2z[3:1] != celloutsig_0_2z[4:2];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z } >> in_data[34:29];
  assign celloutsig_1_3z = { in_data[164:157], celloutsig_1_2z, celloutsig_1_2z } << { in_data[185], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[2:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z } << { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[9:7], celloutsig_0_1z, celloutsig_0_1z } << { in_data[35:34], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[1] & celloutsig_1_2z) | celloutsig_1_5z);
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 32'd0;
    else if (!clkin_data[0]) celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_19z = { in_data[103:101], celloutsig_1_4z, celloutsig_1_14z };
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 16'h0000;
    else if (celloutsig_1_18z) celloutsig_0_13z = { in_data[17:9], celloutsig_0_10z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_24z };
  assign { out_data[128], out_data[103:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
