# ğŸ§  Berger Code-Protected Memory System

This project implements a **Berger code** scheme for protecting memory from **unidirectional bit-flip faults** in hardware using Verilog. It features:

* Berger(12,8) encoding and decoding logic
* A simple memory model that stores encoded data
* A unidirectional fault injector to simulate bit-flips
* A decoder that can **detect unidirectional errors** (no correction)
* A comprehensive testbench for functional verification

---

## ğŸ“˜ Berger Code: Overview

Berger codes are **unidirectional error detection codes** that count the number of zero bits in the data and encode that count in binary as redundant bits. They are well-suited to detect faults that cause bits to flip only in one direction (e.g., 0->1).

We use the **Berger(12,8)** configuration:

## ğŸ“ Berger Code Bit Calculation

The following formula is used to detemine the required number of bits:
`b = floor(log2(d)) + 1`

Where:
- `d` = number of data bits
- `b` = number of Berger code bits

In our example d = 8, so using the formula b = 4

### Parity Bit Positions (Berger(12,8)):

| Bit Index | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| --------- | -- | -- | -- | -- | -- | -- | -- | -- | -- | -- | -- | -- |
| Contents  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | B3 | B2 | B1 | B0 |

* `D0â€“D7`: Data bits
* `B3-B0`: Berger code bits representing the count of zero bits in the data

---

## ğŸ“‚ Project Structure

```
.
â”œâ”€â”€ src/
â”‚   â””â”€â”€ berger_code/
â”‚       â”œâ”€â”€ berger_code_encoder.v           # 8-bit to 12-bit Berger encoder
â”‚       â”œâ”€â”€ berger_code_decoder.v           # Decoder with unidirectional error detection
â”‚       â”œâ”€â”€ mem_berger_code.v               # Simple 12-bit memory model
â”‚       â”œâ”€â”€ unidirectional_error.v          # Fault injector for unidirectional errors only
â”‚       â”œâ”€â”€ berger_code_memory.v            # Memory wrapper (normal)
â”‚       â””â”€â”€ berger_code_faulty_memory.v     # Memory wrapper with fault injection
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ berger_code_tb.v                    # Testbench with functional scenarios
â”‚
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ berger_code_memory.png              # Diagram of normal memory
â”‚   â””â”€â”€ berger_code_faulty_memory.png       # Diagram with unidirectional fault injection
â”‚
â””â”€â”€ README.md
```

---

## ğŸ§  Architecture Diagrams

### âœ… Berger Code Memory

![Berger Code Memory](../../images/berger_code_memory.png)

### âœ… Berger Code Faulty Memory

![Berger Code Faulty Memory](../../images/berger_code_faulty_memory.png)

---

## ğŸ”© Key Modules

### ğŸ”¹ `berger_code_encoder`

* Inputs: `input_data [7:0]`
* Output: `output_code [11:0]`
* Counts zeros in data and appends binary zero-count (4 bits) as Berger code.

### ğŸ”¹ `berger_code_decoder`

* Input: `in_code [11:0]`
* Outputs: `out_data [7:0]`, `error_detected`
* Checks if the zero count in data matches the appended Berger code bits.
* Detects unidirectional errors, no correction.

### ğŸ”¹ `mem_berger_code`

* Synchronous memory module storing 12-bit Berger codewords.

### ğŸ”¹ `unidirectional_error`

* Injects unidirectional errors at specified bits when enabled.

### ğŸ”¹ `berger_code_memory`

* Top-level module: encoder + memory + decoder without fault injection.

### ğŸ”¹ `berger_code_faulty_memory`

* Includes `unidirectional_error` fault injector before decoder.

---

## ğŸ“Š Simulation

The performance of the code can be verified from the simulation below:

![Berger Sim](../../images/simulation/berger_code.png)

---

## âœ… Features Tested

* Correct encoding and decoding of 8-bit data with Berger code
* Unidirectional fault injection at any bit in the 12-bit codeword
* Error detection for multiple simultaneous unidirectional bit-flips
* Memory write/read cycles with and without faults
* Latch-free, fully synthesizable Verilog code
* Waveform verification for visual inspection

---

## ğŸš€ Future Extensions

* Implement Bidirectional Berger codes for broader error detection
* Add error correction capabilities or combine with other ECC schemes
* Parameterize bit-width for general Berger code support
* Formal verification with SystemVerilog Assertions (SVA)
* Integration into larger memory subsystems with ECC support

---

## ğŸ› ï¸ Usage (Vivado)

1. Open Vivado and create a new project
2. Add all files from `src/berger_code/` as sources
3. Add `berger_code_tb.v` from `tb/` as simulation source
4. Run simulation to observe error detection behavior with/without faults
5. Use waveform viewer to analyze encoding, fault injection, and detection signals

---

## ğŸ“œ License

Licensed under the **MIT License** â€“ free to use, modify, and distribute.

---

## ğŸ¤ Contributions

Pull requests, feature additions, and bug reports are welcome.
Let me know if you'd like to contribute diagrams, testbenches, or extensions!
