# AnTiQ
A hardware priority queue with constant response time written in SystemVerilog.

# Contributing
Contributions to the repository are welcome and appreciated.
- For bug reporting, please use GitHub issues.
- For completed bug fixes and repository improvements such as testbench expansion, please create a merge request.
- Significant modifications to the behaviour or scope of the design are recommended to be forked to separate repositories.

# References
When using this design in your reseach, please cite the following publication:
- Antti Nurmi, Per Lindgren, Thomas Szymkowiak, Timo D. Hämäläinen: "AnTiQ: A Hardware-Accelerated Priority Queue Design with Constant Time Arbitrary Element Removal", 2023, 26th Euromicro conference on Digital System Design [in press]. 