{"serial": "53020", "code": "CO6065", "class": "*", "name": {"en": "Technology of Software-Defined Radio Platform", "ch": "軟體定義無線電平台技術"}, "instructor": {"en": "Chen, Yih-Min", "ch": "陳逸民"}, "department": {"en": "Department of Communication Engineering", "ch": "通訊工程學系"}, "system": {"en": "Master/Doctoral Programme", "ch": "碩博同修"}, "time_loc": {"en": [{"time": {"week": 5, "period": ["6"]}, "loc": "Engineering Building #2 304"}, {"time": {"week": 5, "period": ["7"]}, "loc": "Engineering Building #2 304"}, {"time": {"week": 5, "period": ["8"]}, "loc": "Engineering Building #2 304"}], "ch": [{"time": {"week": 5, "period": ["6"]}, "loc": "工程二館", "room": "304"}, {"time": {"week": 5, "period": ["7"]}, "loc": "工程二館", "room": "304"}, {"time": {"week": 5, "period": ["8"]}, "loc": "工程二館", "room": "304"}]}, "required": false, "credits": "3", "isFulSem": false, "lang": {"en": "Chinese", "ch": "國語"}, "crsCard": {"en": "Optional", "ch": "部份使用"}, "max_stu": 30, "assigned": 0, "selected": 18, "remark": {"en": "", "ch": ""}, "goal": {"en": "To nurture the techniques for setting up and application of the practical Software-Defined Radio platform (Zedboard + AD9361)", "ch": "講解實務軟體定義無線電平台(Zedboard + AD9361)建置之相關軟硬體技術"}, "content": {"en": "週次 內容 備註\n1 Xilinx Vivado Development Environment-1\n2 Xilinx Vivado Development Environment-2\n3 Hardware Description Language: Verilog-1\n4 Hardware Description Language: Verilog-2\n5 Arm AMBA (Advanced Microcontroller Bus Architecture) AXI, AXI-Lite and AXIS Specification-1\n6 Arm AMBA (Advanced Microcontroller Bus Architecture) AXI, AXI-Lite and AXIS Specification-2\n7 Zynq Processor Architecture-1\n8 Zynq Processor Architecture-2\n9 Zedboard Architecture and Schematics-1\n10 Zedboard Architecture and Schematics-2\n11 Zynq Hardware and Software Co-Design: SDK, PYNQ-Jupyter-1\n12 Zynq Hardware and Software Co-Design: SDK, PYNQ-Jupyter-2\n13 RF Frontend: AD9361\n14 SDR TX/RX Mechanism-1\n15 SDR TX/RX Mechanism-2\n16 Standard Peripherals Interface-1: UART, SPI, I2C, I2S, SPDIF, USB, CAN, Ethernet, SDIO\n17 Standard Peripherals Interface-2: UART, SPI, I2C, I2S, SPDIF, USB, CAN, Ethernet, SDIO\n18 Final Term Project", "ch": "週次 內容 備註\n1 Xilinx Vivado Development Environment-1\n2 Xilinx Vivado Development Environment-2\n3 Hardware Description Language: Verilog-1\n4 Hardware Description Language: Verilog-2\n5 Arm AMBA (Advanced Microcontroller Bus Architecture) AXI, AXI-Lite and AXIS Specification-1\n6 Arm AMBA (Advanced Microcontroller Bus Architecture) AXI, AXI-Lite and AXIS Specification-2\n7 Zynq Processor Architecture-1\n8 Zynq Processor Architecture-2\n9 Zedboard Architecture and Schematics-1\n10 Zedboard Architecture and Schematics-2\n11 Zynq Hardware and Software Co-Design: SDK, PYNQ-Jupyter-1\n12 Zynq Hardware and Software Co-Design: SDK, PYNQ-Jupyter-2\n13 RF Frontend: AD9361\n14 SDR TX/RX Mechanism-1\n15 SDR TX/RX Mechanism-2\n16 Standard Peripherals Interface-1: UART, SPI, I2C, I2S, SPDIF, USB, CAN, Ethernet, SDIO\n17 Standard Peripherals Interface-2: UART, SPI, I2C, I2S, SPDIF, USB, CAN, Ethernet, SDIO\n18 Final Term Project"}, "textbook": {"en": "1. 教科書(中文)：無 (自編講義教材) 2. 教科書(英文)： Nil 3. 參考書(中文)：Xilinx Reference Manuels 4. 輔助教材：軟體：Xilinx Vivado/SDK/Jupyter；硬體：Zedbaord, AD9361 EVM 5. 課堂要求：出席課堂進行實作演練", "ch": "1. 教科書(中文)：無 (自編講義教材) 2. 教科書(英文)： Nil 3. 參考書(中文)：Xilinx Reference Manuels 4. 輔助教材：軟體：Xilinx Vivado/SDK/Jupyter；硬體：Zedbaord, AD9361 EVM 5. 課堂要求：出席課堂進行實作演練"}, "self_comp": {"en": "100", "ch": "100"}, "method": {"en": "Lecture Practical Training Lab Others", "ch": "講授 實習/實驗 其他"}, "grading": {"en": "• 實作與實驗作業 70 % • 期末實作專題報告與實體平台功能成果 30%", "ch": "• 實作與實驗作業 70 % • 期末實作專題報告與實體平台功能成果 30%"}, "office_hr": {"en": "Thur. 10:00-11:50，14:00-15:50", "ch": "週四 10:00-11:50，14:00-15:50"}, "teach_week": {"en": "18", "ch": "18"}, "flex_desc": {"en": "", "ch": ""}, "domain": {"en": "通訊系統 、 訊號處理", "ch": "通訊系統 、 訊號處理"}, "map": {"en": [{"competency": "Applying Engineering Specialism", "rate": "(5) Very High", "Assessments": "Practices/Experiments"}, {"competency": "Experiment Design and Data Analysis", "rate": "(4) High", "Assessments": "Practices/Experiments"}, {"competency": "Engineering Practice and Professional Presentation", "rate": "(5) Very High", "Assessments": "Practices/Experiments"}, {"competency": "Engineering System Design", "rate": "(5) Very High", "Assessments": "Practices/Experiments"}, {"competency": "Team Work", "rate": "(3) Medium", "Assessments": "Practices/Experiments"}, {"competency": "Problem Analysis and Independent Problem Solving", "rate": "(4) High", "Assessments": "Practices/Experiments"}, {"competency": "Global Vision and Life-Long Learning", "rate": "(4) High", "Assessments": "Practices/Experiments"}, {"competency": "Society Responsibility", "rate": "(4) High", "Assessments": "Practices/Experiments"}], "ch": [{"competency": "工程專業知識運用", "rate": "(5) 非常高", "Assessments": "實作/實驗"}, {"competency": "實驗設計與數據解析", "rate": "(4) 高", "Assessments": "實作/實驗"}, {"competency": "工程實作及專業語文", "rate": "(5) 非常高", "Assessments": "實作/實驗"}, {"competency": "工程系統設計", "rate": "(5) 非常高", "Assessments": "實作/實驗"}, {"competency": "團隊合作", "rate": "(3) 普通", "Assessments": "實作/實驗"}, {"competency": "問題分析及獨立解決", "rate": "(4) 高", "Assessments": "實作/實驗"}, {"competency": "國際視野與終身學習", "rate": "(4) 高", "Assessments": "實作/實驗"}, {"competency": "社會責任", "rate": "(4) 高", "Assessments": "實作/實驗"}]}, "asign_crite": {"en": ["Department:MSc in Communication Engineering、PhD in Communication Engineering only."], "ch": ["系所:限通訊工程學系碩士班、通訊工程學系博士班。"]}, "prelim_sel": 18, "gender": {"male": 16, "female": 2}, "stu_depart": {"en": {"MSc in Communication Engineering": 18}, "ch": {"通訊工程學系碩士班": 18}}, "stu_grade": {"Bachelor": {}, "Master": {"2": 1, "1": 17}, "Doctor": {}}}