Assembler report for full_adder_df
Mon Dec 14 10:04:18 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: F:/Maven_Training/3_Verilog/Verilog_labs/lab1/Full_Adder_dataflow/synthesis/output_files/full_adder_df.pof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Dec 14 10:04:18 2020 ;
; Revision Name         ; full_adder_df                         ;
; Top-level Entity Name ; full_adder_df                         ;
; Family                ; MAX V                                 ;
; Device                ; 5M40ZM64C4                            ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                  ;
+------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+
; F:/Maven_Training/3_Verilog/Verilog_labs/lab1/Full_Adder_dataflow/synthesis/output_files/full_adder_df.pof ;
+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: F:/Maven_Training/3_Verilog/Verilog_labs/lab1/Full_Adder_dataflow/synthesis/output_files/full_adder_df.pof ;
+----------------+---------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                             ;
+----------------+---------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x00192AF0                                                                                                          ;
; Checksum       ; 0x00192E70                                                                                                          ;
+----------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 14 10:04:16 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off full_adder_df -c full_adder_df
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Mon Dec 14 10:04:18 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


