
*** Running vivado
    with args -log wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /group/teaching/cd/VivadoData/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Command: synth_design -top wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.01' and will expire in -388 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.777 ; gain = 166.520 ; free physical = 3172 ; free virtual = 20605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'Colour_Change' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:23]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
	Parameter COUNTER_MAX bound to: 99999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
WARNING: [Synth 8-350] instance 'Counter_17bits' of module 'Generic_Counter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:39]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized0' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized0' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
WARNING: [Synth 8-350] instance 'Counter_2bits' of module 'Generic_Counter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:51]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized1' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized1' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
WARNING: [Synth 8-350] instance 'Counter_10bits' of module 'Generic_Counter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:63]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized2' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_MAX bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized2' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
WARNING: [Synth 8-350] instance 'BackgroundCorlour' of module 'Generic_Counter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:75]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized3' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_MAX bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized3' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
WARNING: [Synth 8-350] instance 'ForegroundCorlour' of module 'Generic_Counter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:87]
INFO: [Synth 8-256] done synthesizing module 'Colour_Change' (2#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Colour_Change.v:23]
INFO: [Synth 8-638] synthesizing module 'Frame_Buffer' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Frame_Buffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Frame_Buffer' (3#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Frame_Buffer.v:23]
WARNING: [Synth 8-350] instance 'frame_buffer' of module 'Frame_Buffer' requires 8 connections, but only 7 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/wrapper.v:76]
INFO: [Synth 8-638] synthesizing module 'VGA_Sig_Gen' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/VGA_Sig_Gen.v:22]
	Parameter HTs bound to: 800 - type: integer 
	Parameter HTpw bound to: 96 - type: integer 
	Parameter HTDisp bound to: 640 - type: integer 
	Parameter Hbp bound to: 48 - type: integer 
	Parameter Hfp bound to: 16 - type: integer 
	Parameter VTs bound to: 521 - type: integer 
	Parameter VTpw bound to: 2 - type: integer 
	Parameter VTDisp bound to: 480 - type: integer 
	Parameter Vbp bound to: 29 - type: integer 
	Parameter Vfp bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized4' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized4' (3#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
WARNING: [Synth 8-350] instance 'Bit2Counter' of module 'Generic_Counter' requires 5 connections, but only 4 given [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/VGA_Sig_Gen.v:44]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized5' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 799 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized5' (3#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Generic_Counter__parameterized6' [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter COUNTER_MAX bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_Counter__parameterized6' (3#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/Generic_Counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sig_Gen' (4#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/VGA_Sig_Gen.v:22]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (5#1) [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/sources_1/new/wrapper.v:23]
WARNING: [Synth 8-3331] design wrapper has unconnected port GENERATOR_ENABLE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.066 ; gain = 202.809 ; free physical = 3134 ; free virtual = 20568
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.066 ; gain = 202.809 ; free physical = 3134 ; free virtual = 20569
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/constrs_1/new/vga_constraints.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1786991/DSD4/VGA_interface/VGA_interface.srcs/constrs_1/new/vga_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1427.105 ; gain = 0.000 ; free physical = 2976 ; free virtual = 20410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2975 ; free virtual = 20409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2975 ; free virtual = 20409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2975 ; free virtual = 20409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2960 ; free virtual = 20394
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Generic_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Generic_Counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_Counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_Counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Frame_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module Generic_Counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Generic_Counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_Counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_Sig_Gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2960 ; free virtual = 20394
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design wrapper has unconnected port GENERATOR_ENABLE
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2960 ; free virtual = 20394
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.109 ; gain = 491.852 ; free physical = 2960 ; free virtual = 20394

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|wrapper     | frame_buffer/Mem_reg | 32 K x 1               | W |   | 32 K x 1(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | wrapper/extram__2 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOUR_OUT_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\COLOUR_OUT_reg[11] ) is unused and will be removed from module wrapper.
WARNING: [Synth 8-3332] Sequential element (\COLOUR_OUT_reg[10] ) is unused and will be removed from module wrapper.
WARNING: [Synth 8-3332] Sequential element (\COLOUR_OUT_reg[7] ) is unused and will be removed from module wrapper.
WARNING: [Synth 8-3332] Sequential element (\COLOUR_OUT_reg[3] ) is unused and will be removed from module wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.113 ; gain = 491.855 ; free physical = 2947 ; free virtual = 20381
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.113 ; gain = 491.855 ; free physical = 2947 ; free virtual = 20381

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.113 ; gain = 491.855 ; free physical = 2947 ; free virtual = 20381
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.113 ; gain = 491.855 ; free physical = 2896 ; free virtual = 20330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.113 ; gain = 491.855 ; free physical = 2896 ; free virtual = 20330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \frame_buffer/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |    22|
|4     |LUT2     |    14|
|5     |LUT3     |    37|
|6     |LUT4     |    28|
|7     |LUT5     |    11|
|8     |LUT6     |    29|
|9     |RAMB36E1 |     1|
|10    |FDRE     |   122|
|11    |IBUF     |    20|
|12    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+--------------------------------+------+
|      |Instance              |Module                          |Cells |
+------+----------------------+--------------------------------+------+
|1     |top                   |                                |   303|
|2     |  colour_change       |Colour_Change                   |   147|
|3     |    BackgroundCorlour |Generic_Counter__parameterized2 |    27|
|4     |    Counter_10bits    |Generic_Counter__parameterized1 |    28|
|5     |    Counter_17bits    |Generic_Counter                 |    59|
|6     |    Counter_2bits     |Generic_Counter__parameterized0 |     6|
|7     |    ForegroundCorlour |Generic_Counter__parameterized3 |    27|
|8     |  frame_buffer        |Frame_Buffer                    |     2|
|9     |  vga                 |VGA_Sig_Gen                     |    94|
|10    |    Bit2Counter       |Generic_Counter__parameterized4 |     6|
|11    |    HonSynCounter     |Generic_Counter__parameterized5 |    30|
|12    |    VerSynCounter     |Generic_Counter__parameterized6 |    24|
+------+----------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2878 ; free virtual = 20312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.113 ; gain = 94.297 ; free physical = 2877 ; free virtual = 20311
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.113 ; gain = 499.855 ; free physical = 2877 ; free virtual = 20311
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.117 ; gain = 391.340 ; free physical = 2877 ; free virtual = 20311
report_utilization: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1467.133 ; gain = 0.000 ; free physical = 2875 ; free virtual = 20310
INFO: [Common 17-206] Exiting Vivado at Sat Feb 23 15:13:38 2019...
