# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/new/alu.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/imports/TD1/rotador.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/imports/new/sat.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sim_1/new/alu_tb.vhd" \

# Do not sort compile order
nosort
