// Seed: 826933744
module module_0;
  supply0 id_1;
  uwire   id_2 = id_2 && {1'b0};
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    inout uwire id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12
);
  assign id_4 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  initial @(negedge id_1 & id_1 ^ id_1) $display(id_1, 1);
  id_2(
      1
  );
  supply0 id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_12;
  assign id_3 = 1;
endmodule
