INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/Lab3/Lab3.sim/sim_1/synth/timing/xsim/task2_RS_Latch_beh_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV_1
INFO: [VRFC 10-311] analyzing module INV_1__1
INFO: [VRFC 10-311] analyzing module task1_BeStable
INFO: [VRFC 10-311] analyzing module glbl
