{
    "meta": {"version": 1},
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::/../../verilog/rtl/defines.v",
        "dir::/../../verilog/rtl/user_project_wrapper.v"
    ],
    "DRT_THREADS": 2,
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "mprj.clk",
    "PDN_MACRO_CONNECTIONS": ["mprj vccd1 vssd1 vccd1 vssd1"],
    "MAGIC_DEF_LABELS": false,
    "MAGIC_DRC_USE_GDS": true,
    "MACROS": {
        "user_proj_timer": {
            "instances": {
                "mprj": {
                    "location": [15, 15],
                    "orientation": "N"
                }
            },
            "libs": {
                "nom_tt_025C_1v80": "dir::/macros/lib/nom_tt_025C_1v80/user_proj_timer.lib",
                "max_ss_100C_1v60": "dir::/macros/lib/max_ss_100C_1v60/user_proj_timer.lib"
            },
            "gds": [
                "dir::/macros/gds/user_proj_timer.magic.gds"
            ],
            "lef": [
                "dir::/macros/lef/user_proj_timer.lef"
            ],
            "nl": [
                "dir::/macros/pnl/user_proj_timer.pnl.v"
            ],
            "spef": {
                "nom_*": ["dir::/macros/spef/nom_/user_proj_timer.nom.spef"],
                "min_*": ["dir::/macros/spef/min_/user_proj_timer.min.spef"],
                "max_*": ["dir::/macros/spef/max_/user_proj_timer.max.spef"]
            }
        }
    },
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "RCX_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "QUIT_ON_SYNTH_CHECKS": false,
    "FP_PDN_CHECK_NODES": false,
    "SYNTH_ELABORATE_ONLY": true,
    "RUN_REPAIR_DESIGN": false,
    "RUN_POST_CTS_RESIZER_TIMING": false,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": false,
    "RUN_POST_GRT_RESIZER_TIMING": false,
    "DESIGN_REPAIR_BUFFER_INPUT_PORTS": false,
    "FP_PDN_ENABLE_RAILS": false,
    "GRT_REPAIR_ANTENNAS": false,
    "RUN_FILL_INSERTION": false,
    "RUN_TAP_ENDCAP_INSERTION": false,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "RUN_CTS": false,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": false,
    "FP_SIZING": "absolute",
    "RUN_CVC": false,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::$UNIT * 2",
    "FP_IO_HEXTEND": "expr::$UNIT * 2",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": true,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "SYNTH_POWER_DEFINE": "USE_POWER_PINS",
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_PDN_CHECK_NODES": false,
        "FP_PDN_ENABLE_RAILS": false,
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": false,
        "DIODE_INSERTION_STRATEGY": false,
        "MAGIC_WRITE_FULL_LEF": 0
    }
}
