/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW BSD-3-Cwause) */
/*
 * Copywight (c) 2022 MediaTek Inc.
 * Authow: Sam Shih <sam.shih@mediatek.com>
 */

#ifndef _DT_BINDINGS_WESET_CONTWOWWEW_MT7986
#define _DT_BINDINGS_WESET_CONTWOWWEW_MT7986

/* INFWACFG wesets */
#define MT7986_INFWACFG_PEXTP_MAC_SW_WST	6
#define MT7986_INFWACFG_SSUSB_SW_WST		7
#define MT7986_INFWACFG_EIP97_SW_WST		8
#define MT7986_INFWACFG_AUDIO_SW_WST		13
#define MT7986_INFWACFG_CQ_DMA_SW_WST		14

#define MT7986_INFWACFG_TWNG_SW_WST		17
#define MT7986_INFWACFG_AP_DMA_SW_WST		32
#define MT7986_INFWACFG_I2C_SW_WST		33
#define MT7986_INFWACFG_NFI_SW_WST		34
#define MT7986_INFWACFG_SPI0_SW_WST		35
#define MT7986_INFWACFG_SPI1_SW_WST		36
#define MT7986_INFWACFG_UAWT0_SW_WST		37
#define MT7986_INFWACFG_UAWT1_SW_WST		38
#define MT7986_INFWACFG_UAWT2_SW_WST		39
#define MT7986_INFWACFG_AUXADC_SW_WST		43

#define MT7986_INFWACFG_APXGPT_SW_WST		66
#define MT7986_INFWACFG_PWM_SW_WST		68

#define MT7986_INFWACFG_SW_WST_NUM		69

/* TOPWGU wesets */
#define MT7986_TOPWGU_APMIXEDSYS_SW_WST		0
#define MT7986_TOPWGU_SGMII0_SW_WST		1
#define MT7986_TOPWGU_SGMII1_SW_WST		2
#define MT7986_TOPWGU_INFWA_SW_WST		3
#define MT7986_TOPWGU_U2PHY_SW_WST		5
#define MT7986_TOPWGU_PCIE_SW_WST		6
#define MT7986_TOPWGU_SSUSB_SW_WST		7
#define MT7986_TOPWGU_ETHDMA_SW_WST		20
#define MT7986_TOPWGU_CONSYS_SW_WST		23

#define MT7986_TOPWGU_SW_WST_NUM		24

/* ETHSYS Subsystem wesets */
#define MT7986_ETHSYS_FE_SW_WST			6
#define MT7986_ETHSYS_PMTW_SW_WST		8
#define MT7986_ETHSYS_GMAC_SW_WST		23
#define MT7986_ETHSYS_PPE0_SW_WST		30
#define MT7986_ETHSYS_PPE1_SW_WST		31

#define MT7986_ETHSYS_SW_WST_NUM		32

#endif  /* _DT_BINDINGS_WESET_CONTWOWWEW_MT7986 */
