Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Mon Nov 23 22:10:35 2015
| Host         : J309-C2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[0].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[10].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[11].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[12].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[13].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[14].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[15].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[1].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[2].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[3].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[4].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[5].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[6].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[7].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[8].debx/cnt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_deb[9].debx/cnt_reg[9]/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 1178 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 352 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.188        0.000                      0                 3292        0.007        0.000                      0                 3292        3.000        0.000                       0                  1463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  clk_out1_microblazer_clk_wiz_1_0                 {0.000 50.000}       100.000         10.000          
  clkfbout_microblazer_clk_wiz_1_0                 {0.000 25.000}       50.000          20.000          
sys_clk_pin                                        {0.000 5.000}        10.000          100.000         
  clk_out1_microblazer_clk_wiz_1_0_1               {0.000 50.000}       100.000         10.000          
  clkfbout_microblazer_clk_wiz_1_0_1               {0.000 25.000}       50.000          20.000          
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                  3.000        0.000                       0                     3  
  clk_out1_microblazer_clk_wiz_1_0                      90.751        0.000                      0                 3029        0.243        0.000                      0                 3029       48.750        0.000                       0                  1180  
  clkfbout_microblazer_clk_wiz_1_0                                                                                                                                                                  47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                          3.000        0.000                       0                     3  
  clk_out1_microblazer_clk_wiz_1_0_1                    90.769        0.000                      0                 3029        0.243        0.000                      0                 3029       48.750        0.000                       0                  1180  
  clkfbout_microblazer_clk_wiz_1_0_1                                                                                                                                                                47.845        0.000                       0                     3  
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.541        0.000                      0                  211        0.118        0.000                      0                  211       15.686        0.000                       0                   237  
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       12.188        0.000                      0                   48        0.262        0.000                      0                   48       16.167        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_microblazer_clk_wiz_1_0_1  clk_out1_microblazer_clk_wiz_1_0         90.751        0.000                      0                 3029        0.007        0.000                      0                 3029  
clk_out1_microblazer_clk_wiz_1_0    clk_out1_microblazer_clk_wiz_1_0_1       90.751        0.000                      0                 3029        0.007        0.000                      0                 3029  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                         From Clock                                         To Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                         ----------                                         --------                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0                   clk_out1_microblazer_clk_wiz_1_0                        98.076        0.000                      0                    2        0.496        0.000                      0                    2  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0_1                 clk_out1_microblazer_clk_wiz_1_0                        98.076        0.000                      0                    2        0.259        0.000                      0                    2  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0                   clk_out1_microblazer_clk_wiz_1_0_1                      98.076        0.000                      0                    2        0.259        0.000                      0                    2  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0_1                 clk_out1_microblazer_clk_wiz_1_0_1                      98.094        0.000                      0                    2        0.496        0.000                      0                    2  
**async_default**                                  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.198        0.000                      0                    2        0.786        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       90.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.751ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.760ns (20.732%)  route 6.729ns (79.268%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.628    -0.912    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X66Y63                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.312     1.918    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.153     2.071 r  u1/microblazer_i/microblaze_0/U0/Using_FPGA.of_PipeRun_Select_LUT4_i_1/O
                         net (fo=4, routed)           0.567     2.638    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/I273_out
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.327     2.965 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4/O
                         net (fo=1, routed)           0.000     2.965    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     3.329 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1_CARRY4/CO[0]
                         net (fo=176, routed)         1.844     5.173    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/OF_PipeRun
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.398     5.571 r  u1/microblazer_i/microblaze_0/U0/PC_EX_DFF_i_1/O
                         net (fo=32, routed)          2.007     7.578    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/normal_piperun
    SLICE_X49Y60         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.511    98.491    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X49Y60                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/C
                         clock pessimism              0.487    98.978    
                         clock uncertainty           -0.236    98.742    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.413    98.329    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 90.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.342%)  route 0.182ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.594    -0.570    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X76Y62                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.224    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X74Y61         FDRE                                         r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.868    -0.805    u1/microblazer_i/axi_gpio_LED/U0/s_axi_aclk
    SLICE_X74Y61                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X74Y61         FDRE (Hold_fdre_C_D)         0.086    -0.467    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblazer_clk_wiz_1_0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     100.000  97.424   RAMB36_X1Y11     u1/microblazer_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X50Y60     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X50Y60     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblazer_clk_wiz_1_0
  To Clock:  clkfbout_microblazer_clk_wiz_1_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblazer_clk_wiz_1_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y17   u1/microblazer_i/clk_wiz_1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.769ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.760ns (20.732%)  route 6.729ns (79.268%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.628    -0.912    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X66Y63                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.312     1.918    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.153     2.071 r  u1/microblazer_i/microblaze_0/U0/Using_FPGA.of_PipeRun_Select_LUT4_i_1/O
                         net (fo=4, routed)           0.567     2.638    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/I273_out
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.327     2.965 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4/O
                         net (fo=1, routed)           0.000     2.965    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     3.329 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1_CARRY4/CO[0]
                         net (fo=176, routed)         1.844     5.173    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/OF_PipeRun
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.398     5.571 r  u1/microblazer_i/microblaze_0/U0/PC_EX_DFF_i_1/O
                         net (fo=32, routed)          2.007     7.578    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/normal_piperun
    SLICE_X49Y60         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.511    98.491    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X49Y60                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/C
                         clock pessimism              0.487    98.978    
                         clock uncertainty           -0.219    98.759    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.413    98.346    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF
  -------------------------------------------------------------------
                         required time                         98.346    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 90.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.342%)  route 0.182ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.594    -0.570    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X76Y62                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.224    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X74Y61         FDRE                                         r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.868    -0.805    u1/microblazer_i/axi_gpio_LED/U0/s_axi_aclk
    SLICE_X74Y61                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X74Y61         FDRE (Hold_fdre_C_D)         0.086    -0.467    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblazer_clk_wiz_1_0_1
Waveform:           { 0 50 }
Period:             100.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     100.000  97.424   RAMB36_X1Y11     u1/microblazer_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X50Y60     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X50Y60     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblazer_clk_wiz_1_0_1
  To Clock:  clkfbout_microblazer_clk_wiz_1_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblazer_clk_wiz_1_0_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y17   u1/microblazer_i/clk_wiz_1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.541ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.842ns (28.978%)  route 2.064ns (71.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 19.918 - 16.667 ) 
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.617     3.649    u1/microblazer_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X59Y68                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.419     4.068 r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.861     4.928    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.299     5.227 r  u1/microblazer_i/mdm_1/U0/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.670     5.898    u1/microblazer_i/mdm_1/U0/n_0_SYNC_FDRE_i_2
    SLICE_X58Y68         LUT5 (Prop_lut5_I2_O)        0.124     6.022 r  u1/microblazer_i/mdm_1/U0/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.532     6.554    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X58Y66         FDRE                                         r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.499    19.918    u1/microblazer_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X58Y66                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.376    20.294    
                         clock uncertainty           -0.035    20.259    
    SLICE_X58Y66         FDRE (Setup_fdre_C_CE)      -0.164    20.095    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 13.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.565     1.367    u1/microblazer_i/microblaze_0/U0/Dbg_Clk
    SLICE_X67Y59                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.066     1.574    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_reg[4]
    SLICE_X66Y59         FDCE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.837     1.763    u1/microblazer_i/microblaze_0/U0/Dbg_Clk
    SLICE_X66Y59                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.383     1.380    
    SLICE_X66Y59         FDCE (Hold_fdce_C_D)         0.076     1.456    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     33.333  31.178  BUFGCTRL_X0Y0  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980     16.666  15.686  SLICE_X54Y66   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980     16.666  15.686  SLICE_X54Y66   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.188ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.208ns  (logic 1.092ns (25.951%)  route 3.116ns (74.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.841 - 33.333 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 20.610 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.616    20.610    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X58Y69                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDCE (Prop_fdce_C_Q)         0.524    21.134 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=25, routed)          0.861    21.995    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.116    22.111 f  u1/microblazer_i/mdm_1/U0/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=1, routed)           0.661    22.772    u1/microblazer_i/microblaze_0/U0/Dbg_Reg_En[0]
    SLICE_X63Y67         LUT4 (Prop_lut4_I0_O)        0.328    23.100 f  u1/microblazer_i/microblaze_0/U0/Dbg_TDO_INST_0_i_11/O
                         net (fo=5, routed)           0.762    23.862    u1/microblazer_i/microblaze_0/U0/n_0_Dbg_TDO_INST_0_i_11
    SLICE_X64Y63         LUT5 (Prop_lut5_I4_O)        0.124    23.986 r  u1/microblazer_i/microblaze_0/U0/control_reg[0]_i_1/O
                         net (fo=8, routed)           0.832    24.818    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X63Y60         FDCE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.506    36.841    u1/microblazer_i/microblaze_0/U0/Dbg_Update
    SLICE_X63Y60                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[0]/C
                         clock pessimism              0.406    37.247    
                         clock uncertainty           -0.035    37.211    
    SLICE_X63Y60         FDCE (Setup_fdce_C_CE)      -0.205    37.006    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                 12.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.559     1.479    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X65Y68                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.787    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  u1/microblazer_i/mdm_1/U0/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u1/microblazer_i/mdm_1/U0/n_0_completion_ctrl[0]_i_1
    SLICE_X65Y68         FDRE                                         r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.894    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X65Y68                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.415     1.479    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.091     1.570    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     33.333  31.178  BUFGCTRL_X0Y1  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y69   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y69   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       90.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.751ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.760ns (20.732%)  route 6.729ns (79.268%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.628    -0.912    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X66Y63                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.312     1.918    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.153     2.071 r  u1/microblazer_i/microblaze_0/U0/Using_FPGA.of_PipeRun_Select_LUT4_i_1/O
                         net (fo=4, routed)           0.567     2.638    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/I273_out
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.327     2.965 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4/O
                         net (fo=1, routed)           0.000     2.965    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     3.329 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1_CARRY4/CO[0]
                         net (fo=176, routed)         1.844     5.173    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/OF_PipeRun
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.398     5.571 r  u1/microblazer_i/microblaze_0/U0/PC_EX_DFF_i_1/O
                         net (fo=32, routed)          2.007     7.578    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/normal_piperun
    SLICE_X49Y60         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.511    98.491    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X49Y60                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/C
                         clock pessimism              0.487    98.978    
                         clock uncertainty           -0.236    98.742    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.413    98.329    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 90.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.342%)  route 0.182ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.594    -0.570    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X76Y62                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.224    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X74Y61         FDRE                                         r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.868    -0.805    u1/microblazer_i/axi_gpio_LED/U0/s_axi_aclk
    SLICE_X74Y61                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.236    -0.317    
    SLICE_X74Y61         FDRE (Hold_fdre_C_D)         0.086    -0.231    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.751ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.760ns (20.732%)  route 6.729ns (79.268%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.628    -0.912    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X66Y63                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.312     1.918    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.153     2.071 r  u1/microblazer_i/microblaze_0/U0/Using_FPGA.of_PipeRun_Select_LUT4_i_1/O
                         net (fo=4, routed)           0.567     2.638    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/I273_out
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.327     2.965 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4/O
                         net (fo=1, routed)           0.000     2.965    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     3.329 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1_CARRY4/CO[0]
                         net (fo=176, routed)         1.844     5.173    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/OF_PipeRun
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.398     5.571 r  u1/microblazer_i/microblaze_0/U0/PC_EX_DFF_i_1/O
                         net (fo=32, routed)          2.007     7.578    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/normal_piperun
    SLICE_X49Y60         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.511    98.491    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X49Y60                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF/C
                         clock pessimism              0.487    98.978    
                         clock uncertainty           -0.236    98.742    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.413    98.329    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 90.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.342%)  route 0.182ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.594    -0.570    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X76Y62                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.224    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X74Y61         FDRE                                         r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.868    -0.805    u1/microblazer_i/axi_gpio_LED/U0/s_axi_aclk
    SLICE_X74Y61                                                      r  u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.236    -0.317    
    SLICE_X74Y61         FDRE (Hold_fdre_C_D)         0.086    -0.231    u1/microblazer_i/axi_gpio_LED/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       98.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.076ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.327%)  route 0.799ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.631    -0.909    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.456    -0.453 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.799     0.347    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y62         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.508    98.488    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y62                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.576    99.064    
                         clock uncertainty           -0.236    98.828    
    SLICE_X69Y62         FDCE (Recov_fdce_C_CLR)     -0.405    98.423    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.423    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 98.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.364%)  route 0.282ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.566    -0.598    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.282    -0.176    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X68Y52         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.841    -0.832    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y52                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X68Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       98.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.076ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.327%)  route 0.799ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.631    -0.909    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.456    -0.453 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.799     0.347    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y62         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.508    98.488    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y62                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.576    99.064    
                         clock uncertainty           -0.236    98.828    
    SLICE_X69Y62         FDCE (Recov_fdce_C_CLR)     -0.405    98.423    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.423    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 98.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.364%)  route 0.282ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.566    -0.598    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.282    -0.176    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X68Y52         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.841    -0.832    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y52                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.236    -0.343    
    SLICE_X68Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.076ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.327%)  route 0.799ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.631    -0.909    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.456    -0.453 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.799     0.347    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y62         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.508    98.488    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y62                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.576    99.064    
                         clock uncertainty           -0.236    98.828    
    SLICE_X69Y62         FDCE (Recov_fdce_C_CLR)     -0.405    98.423    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.423    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 98.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.364%)  route 0.282ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.566    -0.598    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.282    -0.176    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X68Y52         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.841    -0.832    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y52                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.236    -0.343    
    SLICE_X68Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.094ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.327%)  route 0.799ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.631    -0.909    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.456    -0.453 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.799     0.347    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y62         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        1.508    98.488    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y62                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.576    99.064    
                         clock uncertainty           -0.219    98.845    
    SLICE_X69Y62         FDCE (Recov_fdce_C_CLR)     -0.405    98.440    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.440    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 98.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.364%)  route 0.282ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.566    -0.598    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y60                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.282    -0.176    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X68Y52         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1178, routed)        0.841    -0.832    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y52                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X68Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.078ns  (logic 0.648ns (31.181%)  route 1.430ns (68.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 20.610 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.616    20.610    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X58Y69                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDCE (Prop_fdce_C_Q)         0.524    21.134 r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=25, routed)          0.901    22.035    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X62Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.159 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.529    22.688    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2
    SLICE_X62Y67         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.500    36.835    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X62Y67                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.205    
    SLICE_X62Y67         FDCE (Recov_fdce_C_CLR)     -0.319    36.886    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 14.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.734ns  (logic 0.191ns (26.031%)  route 0.543ns (73.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 18.556 - 16.667 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.559    18.145    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X59Y66                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.146    18.291 r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.290    18.581    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[0]
    SLICE_X58Y69         LUT5 (Prop_lut5_I1_O)        0.045    18.626 f  u1/microblazer_i/mdm_1/U0/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.253    18.879    u1/microblazer_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X58Y69         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.825    18.556    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X58Y69                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.156    
    SLICE_X58Y69         FDCE (Remov_fdce_C_CLR)     -0.063    18.093    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.093    
                         arrival time                          18.879    
  -------------------------------------------------------------------
                         slack                                  0.786    





